<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPAE C API: include/opae/types_enum.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPAE C API
   &#160;<span id="projectnumber">-..</span>
   </div>
   <div id="projectbrief">FPGA API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_beaf459716867cfd62f7e910a709c36d.html">opae</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">types_enum.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="types__enum_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright(c) 2017-2022, Intel Corporation</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Redistribution  and  use  in source  and  binary  forms,  with  or  without</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// * Redistributions of  source code  must retain the  above copyright notice,</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//   this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// * Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// * Neither the name  of Intel Corporation  nor the names of its contributors</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   may be used to  endorse or promote  products derived  from this  software</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   without specific prior written permission.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING,  BUT NOT LIMITED TO,  THE</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// IMPLIED WARRANTIES OF  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// ARE DISCLAIMED.  IN NO EVENT  SHALL THE COPYRIGHT OWNER  OR CONTRIBUTORS BE</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// LIABLE  FOR  ANY  DIRECT,  INDIRECT,  INCIDENTAL,  SPECIAL,  EXEMPLARY,  OR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// CONSEQUENTIAL  DAMAGES  (INCLUDING,  BUT  NOT LIMITED  TO,  PROCUREMENT  OF</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// SUBSTITUTE GOODS OR SERVICES;  LOSS OF USE,  DATA, OR PROFITS;  OR BUSINESS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// INTERRUPTION)  HOWEVER CAUSED  AND ON ANY THEORY  OF LIABILITY,  WHETHER IN</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// CONTRACT,  STRICT LIABILITY,  OR TORT  (INCLUDING NEGLIGENCE  OR OTHERWISE)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef __FPGA_TYPES_ENUM_H__</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define __FPGA_TYPES_ENUM_H__</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6d">   57</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327">   58</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327">FPGA_OK</a> = 0,         </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9">   59</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9">FPGA_INVALID_PARAM</a>,  </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4">   60</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4">FPGA_BUSY</a>,           </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4">   61</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4">FPGA_EXCEPTION</a>,      </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c">   62</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c">FPGA_NOT_FOUND</a>,      </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab">   63</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab">FPGA_NO_MEMORY</a>,      </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66">   64</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66">FPGA_NOT_SUPPORTED</a>,  </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5">   65</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5">FPGA_NO_DRIVER</a>,      </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322">   66</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322">FPGA_NO_DAEMON</a>,      </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e">   67</a></span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e">FPGA_NO_ACCESS</a>,      </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;   <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56">FPGA_RECONF_ERROR</a>    </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56">   69</a></span>&#160;} <a class="code" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6d">fpga_result</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6">   78</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f">   79</a></span>&#160;   <a class="code" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f">FPGA_EVENT_INTERRUPT</a> = 0,   </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800">   80</a></span>&#160;   <a class="code" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800">FPGA_EVENT_ERROR</a>,           </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;   <a class="code" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63">FPGA_EVENT_POWER_THERMAL</a>    </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63">   82</a></span>&#160;} <a class="code" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6">fpga_event_type</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* TODO: consider adding lifecycle events in the future</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * to help with orchestration.  Need a complete specification</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * before including them in the API.  Proposed events:</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * FPGA_EVENT_APPEAR</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * FPGA_EVENT_DISAPPEAR</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * FPGA_EVENT_CHANGE</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbe">   93</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786">   95</a></span>&#160;   <a class="code" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786">FPGA_ACCELERATOR_ASSIGNED</a> = 0,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;   <a class="code" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8">FPGA_ACCELERATOR_UNASSIGNED</a></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8">   98</a></span>&#160;} <a class="code" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbe">fpga_accelerator_state</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934">  105</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a">  109</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a">FPGA_DEVICE</a> = 0,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   <a class="code" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7">FPGA_ACCELERATOR</a></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7">  115</a></span>&#160;} <a class="code" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934">fpga_objtype</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cb">  122</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c">  125</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c">FPGA_IFC_DFL</a> = 0,</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962">  128</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962">FPGA_IFC_VFIO</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17">  131</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17">FPGA_IFC_SIM_DFL</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da">  134</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da">FPGA_IFC_SIM_VFIO</a>,</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691">  137</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691">FPGA_IFC_UIO</a>,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;} <a class="code" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cb">fpga_interface</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5">  145</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5">fpga_buffer_flags</a> {</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db">  146</a></span>&#160;   <a class="code" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db">FPGA_BUF_PREALLOCATED</a> = (1u &lt;&lt; 0), </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957">  147</a></span>&#160;   <a class="code" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957">FPGA_BUF_QUIET</a> = (1u &lt;&lt; 1),        </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;   <a class="code" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200">FPGA_BUF_READ_ONLY</a> = (1u &lt;&lt; 2)     </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200">  149</a></span>&#160;};</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6">  156</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6">fpga_open_flags</a> {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;   <a class="code" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c">FPGA_OPEN_SHARED</a> = (1u &lt;&lt; 0)</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c">  159</a></span>&#160;};</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7">  166</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7">fpga_reconf_flags</a> {</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8">  168</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8">FPGA_RECONF_FORCE</a> = (1u &lt;&lt; 0),</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;   <a class="code" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1">FPGA_RECONF_SKIP_USRCLK</a> = (1u &lt;&lt; 1)</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1">  171</a></span>&#160;};</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afb">  173</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afb">fpga_sysobject_flags</a> {</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231">  174</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231">FPGA_OBJECT_SYNC</a> = (1u &lt;&lt; 0), </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425">  175</a></span>&#160;   <a class="code" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425">FPGA_OBJECT_GLOB</a> = (1u &lt;&lt; 1), </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   <a class="code" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4">FPGA_OBJECT_RAW</a> =</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4">  177</a></span>&#160;      (1u &lt;&lt; 2), </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;   <a class="code" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844">FPGA_OBJECT_RECURSE_ONE</a> =</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      (1u</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844">  180</a></span>&#160;       &lt;&lt; 3), </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;   <a class="code" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b">FPGA_OBJECT_RECURSE_ALL</a> =</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      (1u</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;       &lt;&lt; 4) </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b">  184</a></span>&#160;};</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299">  186</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299">fpga_sysobject_type</a> {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;   <a class="code" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c">FPGA_OBJECT_CONTAINER</a> =</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c">  188</a></span>&#160;      (1u &lt;&lt; 0), </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;   <a class="code" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c">FPGA_OBJECT_ATTRIBUTE</a> =</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      (1u &lt;&lt; 1) </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c">  192</a></span>&#160;};</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094">  198</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094">fpga_metric_type</a> {</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1">  199</a></span>&#160;   <a class="code" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1">FPGA_METRIC_TYPE_POWER</a>,             <span class="comment">// Metric power</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0">  200</a></span>&#160;   <a class="code" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0">FPGA_METRIC_TYPE_THERMAL</a>,           <span class="comment">// Metric Thermal</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0">  201</a></span>&#160;   <a class="code" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0">FPGA_METRIC_TYPE_PERFORMANCE_CTR</a>,   <span class="comment">// Metric Performance counter</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2">  202</a></span>&#160;   <a class="code" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2">FPGA_METRIC_TYPE_AFU</a>,               <span class="comment">// Metric AFU</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;   <a class="code" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b">FPGA_METRIC_TYPE_UNKNOWN</a>            <span class="comment">// Unknown</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b">  204</a></span>&#160;};</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcc">  210</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcc">fpga_metric_datatype</a> {</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446">  211</a></span>&#160;   <a class="code" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446">FPGA_METRIC_DATATYPE_INT</a>,       <span class="comment">// Metric datatype integer</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba">  212</a></span>&#160;   <a class="code" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba">FPGA_METRIC_DATATYPE_FLOAT</a>,     <span class="comment">// Metric datatype float</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a">  213</a></span>&#160;   <a class="code" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a">FPGA_METRIC_DATATYPE_DOUBLE</a>,    <span class="comment">// Metric datatype double</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684">  214</a></span>&#160;   <a class="code" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684">FPGA_METRIC_DATATYPE_BOOL</a>,      <span class="comment">// Metric datatype bool</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;   <a class="code" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc">FPGA_METRIC_DATATYPE_UNKNOWN</a>    <span class="comment">// Metric datatype unknown</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc">  216</a></span>&#160;};</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// __FPGA_TYPES_ENUM_H__</span></div>
<div class="ttc" id="atypes__enum_8h_html_a04334291d3fe08ee2385f534629f3094"><div class="ttname"><a href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094">fpga_metric_type</a></div><div class="ttdeci">fpga_metric_type</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00198">types_enum.h:198</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0"><div class="ttname"><a href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0">FPGA_METRIC_TYPE_PERFORMANCE_CTR</a></div><div class="ttdeci">@ FPGA_METRIC_TYPE_PERFORMANCE_CTR</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00201">types_enum.h:201</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1"><div class="ttname"><a href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1">FPGA_METRIC_TYPE_POWER</a></div><div class="ttdeci">@ FPGA_METRIC_TYPE_POWER</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00199">types_enum.h:199</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0"><div class="ttname"><a href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0">FPGA_METRIC_TYPE_THERMAL</a></div><div class="ttdeci">@ FPGA_METRIC_TYPE_THERMAL</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00200">types_enum.h:200</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b"><div class="ttname"><a href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b">FPGA_METRIC_TYPE_UNKNOWN</a></div><div class="ttdeci">@ FPGA_METRIC_TYPE_UNKNOWN</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00204">types_enum.h:203</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2"><div class="ttname"><a href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2">FPGA_METRIC_TYPE_AFU</a></div><div class="ttdeci">@ FPGA_METRIC_TYPE_AFU</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00202">types_enum.h:202</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6d"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6d">fpga_result</a></div><div class="ttdeci">fpga_result</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00057">types_enum.h:57</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab">FPGA_NO_MEMORY</a></div><div class="ttdeci">@ FPGA_NO_MEMORY</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00063">types_enum.h:63</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56">FPGA_RECONF_ERROR</a></div><div class="ttdeci">@ FPGA_RECONF_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00069">types_enum.h:68</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66">FPGA_NOT_SUPPORTED</a></div><div class="ttdeci">@ FPGA_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00064">types_enum.h:64</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e">FPGA_NO_ACCESS</a></div><div class="ttdeci">@ FPGA_NO_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00067">types_enum.h:67</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327">FPGA_OK</a></div><div class="ttdeci">@ FPGA_OK</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00058">types_enum.h:58</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9">FPGA_INVALID_PARAM</a></div><div class="ttdeci">@ FPGA_INVALID_PARAM</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00059">types_enum.h:59</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4">FPGA_BUSY</a></div><div class="ttdeci">@ FPGA_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00060">types_enum.h:60</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c">FPGA_NOT_FOUND</a></div><div class="ttdeci">@ FPGA_NOT_FOUND</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00062">types_enum.h:62</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4">FPGA_EXCEPTION</a></div><div class="ttdeci">@ FPGA_EXCEPTION</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00061">types_enum.h:61</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5">FPGA_NO_DRIVER</a></div><div class="ttdeci">@ FPGA_NO_DRIVER</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00065">types_enum.h:65</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322"><div class="ttname"><a href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322">FPGA_NO_DAEMON</a></div><div class="ttdeci">@ FPGA_NO_DAEMON</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00066">types_enum.h:66</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a3a32599a1213352a3217f6e068651fc6"><div class="ttname"><a href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6">fpga_open_flags</a></div><div class="ttdeci">fpga_open_flags</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00156">types_enum.h:156</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c"><div class="ttname"><a href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c">FPGA_OPEN_SHARED</a></div><div class="ttdeci">@ FPGA_OPEN_SHARED</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00159">types_enum.h:158</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a3ac77596a20038a5e0691ec8bb6c6299"><div class="ttname"><a href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299">fpga_sysobject_type</a></div><div class="ttdeci">fpga_sysobject_type</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00186">types_enum.h:186</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c"><div class="ttname"><a href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c">FPGA_OBJECT_CONTAINER</a></div><div class="ttdeci">@ FPGA_OBJECT_CONTAINER</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00188">types_enum.h:187</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c"><div class="ttname"><a href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c">FPGA_OBJECT_ATTRIBUTE</a></div><div class="ttdeci">@ FPGA_OBJECT_ATTRIBUTE</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00192">types_enum.h:189</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a6eccf38d4643d14fbc51f34e03131fa6"><div class="ttname"><a href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6">fpga_event_type</a></div><div class="ttdeci">fpga_event_type</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00078">types_enum.h:78</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f"><div class="ttname"><a href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f">FPGA_EVENT_INTERRUPT</a></div><div class="ttdeci">@ FPGA_EVENT_INTERRUPT</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00079">types_enum.h:79</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63"><div class="ttname"><a href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63">FPGA_EVENT_POWER_THERMAL</a></div><div class="ttdeci">@ FPGA_EVENT_POWER_THERMAL</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00082">types_enum.h:81</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800"><div class="ttname"><a href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800">FPGA_EVENT_ERROR</a></div><div class="ttdeci">@ FPGA_EVENT_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00080">types_enum.h:80</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a90d0d4dfde2d893585fb72ba51f0bfbe"><div class="ttname"><a href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbe">fpga_accelerator_state</a></div><div class="ttdeci">fpga_accelerator_state</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00093">types_enum.h:93</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8"><div class="ttname"><a href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8">FPGA_ACCELERATOR_UNASSIGNED</a></div><div class="ttdeci">@ FPGA_ACCELERATOR_UNASSIGNED</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00098">types_enum.h:97</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786"><div class="ttname"><a href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786">FPGA_ACCELERATOR_ASSIGNED</a></div><div class="ttdeci">@ FPGA_ACCELERATOR_ASSIGNED</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00095">types_enum.h:95</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a99f1b7a7fb02d7fa8e5823749b9005e5"><div class="ttname"><a href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5">fpga_buffer_flags</a></div><div class="ttdeci">fpga_buffer_flags</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00145">types_enum.h:145</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db"><div class="ttname"><a href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db">FPGA_BUF_PREALLOCATED</a></div><div class="ttdeci">@ FPGA_BUF_PREALLOCATED</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00146">types_enum.h:146</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957"><div class="ttname"><a href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957">FPGA_BUF_QUIET</a></div><div class="ttdeci">@ FPGA_BUF_QUIET</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00147">types_enum.h:147</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200"><div class="ttname"><a href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200">FPGA_BUF_READ_ONLY</a></div><div class="ttdeci">@ FPGA_BUF_READ_ONLY</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00149">types_enum.h:148</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9a4d903f00f7511b06eea9809d81aae7"><div class="ttname"><a href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7">fpga_reconf_flags</a></div><div class="ttdeci">fpga_reconf_flags</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00166">types_enum.h:166</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8"><div class="ttname"><a href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8">FPGA_RECONF_FORCE</a></div><div class="ttdeci">@ FPGA_RECONF_FORCE</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00168">types_enum.h:168</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1"><div class="ttname"><a href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1">FPGA_RECONF_SKIP_USRCLK</a></div><div class="ttdeci">@ FPGA_RECONF_SKIP_USRCLK</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00171">types_enum.h:170</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b2ddb9e533441e79f19d45fa0a24934"><div class="ttname"><a href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934">fpga_objtype</a></div><div class="ttdeci">fpga_objtype</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00105">types_enum.h:105</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7"><div class="ttname"><a href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7">FPGA_ACCELERATOR</a></div><div class="ttdeci">@ FPGA_ACCELERATOR</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00115">types_enum.h:114</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a"><div class="ttname"><a href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a">FPGA_DEVICE</a></div><div class="ttdeci">@ FPGA_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00109">types_enum.h:109</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b433f944fba4b80dd796dec286412cb"><div class="ttname"><a href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cb">fpga_interface</a></div><div class="ttdeci">fpga_interface</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00122">types_enum.h:122</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691"><div class="ttname"><a href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691">FPGA_IFC_UIO</a></div><div class="ttdeci">@ FPGA_IFC_UIO</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00137">types_enum.h:137</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da"><div class="ttname"><a href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da">FPGA_IFC_SIM_VFIO</a></div><div class="ttdeci">@ FPGA_IFC_SIM_VFIO</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00134">types_enum.h:134</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17"><div class="ttname"><a href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17">FPGA_IFC_SIM_DFL</a></div><div class="ttdeci">@ FPGA_IFC_SIM_DFL</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00131">types_enum.h:131</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962"><div class="ttname"><a href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962">FPGA_IFC_VFIO</a></div><div class="ttdeci">@ FPGA_IFC_VFIO</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00128">types_enum.h:128</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c"><div class="ttname"><a href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c">FPGA_IFC_DFL</a></div><div class="ttdeci">@ FPGA_IFC_DFL</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00125">types_enum.h:125</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9cacfdee4baf5ca62998913596412afb"><div class="ttname"><a href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afb">fpga_sysobject_flags</a></div><div class="ttdeci">fpga_sysobject_flags</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00173">types_enum.h:173</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231"><div class="ttname"><a href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231">FPGA_OBJECT_SYNC</a></div><div class="ttdeci">@ FPGA_OBJECT_SYNC</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00174">types_enum.h:174</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b"><div class="ttname"><a href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b">FPGA_OBJECT_RECURSE_ALL</a></div><div class="ttdeci">@ FPGA_OBJECT_RECURSE_ALL</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00184">types_enum.h:181</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425"><div class="ttname"><a href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425">FPGA_OBJECT_GLOB</a></div><div class="ttdeci">@ FPGA_OBJECT_GLOB</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00175">types_enum.h:175</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4"><div class="ttname"><a href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4">FPGA_OBJECT_RAW</a></div><div class="ttdeci">@ FPGA_OBJECT_RAW</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00177">types_enum.h:176</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844"><div class="ttname"><a href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844">FPGA_OBJECT_RECURSE_ONE</a></div><div class="ttdeci">@ FPGA_OBJECT_RECURSE_ONE</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00180">types_enum.h:178</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_ab10f51ceeb88998e5d0389cbd3d55bcc"><div class="ttname"><a href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcc">fpga_metric_datatype</a></div><div class="ttdeci">fpga_metric_datatype</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00210">types_enum.h:210</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a"><div class="ttname"><a href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a">FPGA_METRIC_DATATYPE_DOUBLE</a></div><div class="ttdeci">@ FPGA_METRIC_DATATYPE_DOUBLE</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00213">types_enum.h:213</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684"><div class="ttname"><a href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684">FPGA_METRIC_DATATYPE_BOOL</a></div><div class="ttdeci">@ FPGA_METRIC_DATATYPE_BOOL</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00214">types_enum.h:214</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba"><div class="ttname"><a href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba">FPGA_METRIC_DATATYPE_FLOAT</a></div><div class="ttdeci">@ FPGA_METRIC_DATATYPE_FLOAT</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00212">types_enum.h:212</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446"><div class="ttname"><a href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446">FPGA_METRIC_DATATYPE_INT</a></div><div class="ttdeci">@ FPGA_METRIC_DATATYPE_INT</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00211">types_enum.h:211</a></div></div>
<div class="ttc" id="atypes__enum_8h_html_ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc"><div class="ttname"><a href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc">FPGA_METRIC_DATATYPE_UNKNOWN</a></div><div class="ttdeci">@ FPGA_METRIC_DATATYPE_UNKNOWN</div><div class="ttdef"><b>Definition:</b> <a href="types__enum_8h_source.html#l00216">types_enum.h:215</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
