

================================================================
== Vitis HLS Report for 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop'
================================================================
* Date:           Tue Aug  1 18:02:59 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25605|    25605|  0.256 ms|  0.256 ms|  25605|  25605|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- first_chan_loop_first_chan_frame_loop  |    25603|    25603|         5|          1|          1|  25600|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       32|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      278|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      278|      378|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_21ns_23ns_43_1_1_U7  |mul_21ns_23ns_43_1_1  |        0|   2|  0|  32|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|  32|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_9ns_13ns_7ns_21_4_1_U8  |mac_muladd_9ns_13ns_7ns_21_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_130_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln255_fu_174_p2       |         +|   0|  0|  14|           7|           1|
    |iChan_3_fu_142_p2         |         +|   0|  0|  16|           9|           1|
    |sum_1_fu_226_p2           |         +|   0|  0|  28|          21|          21|
    |icmp_ln249_fu_124_p2      |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln255_fu_148_p2      |      icmp|   0|  0|  14|           7|           6|
    |ifzero_fu_180_p2          |      icmp|   0|  0|  14|           7|           6|
    |select_ln249_1_fu_211_p3  |    select|   0|  0|  21|           1|           1|
    |select_ln249_2_fu_162_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln249_fu_154_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 169|          85|          63|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_iChan_load           |   9|          2|    9|         18|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |iChan_fu_62                           |   9|          2|    9|         18|
    |i_fu_58                               |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   15|         30|
    |sum_fu_54                             |   9|          2|   21|         42|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   85|        170|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |iChan_fu_62                         |   9|   0|    9|          0|
    |i_fu_58                             |   7|   0|    7|          0|
    |icmp_ln255_reg_294                  |   1|   0|    1|          0|
    |ifzero_reg_314                      |   1|   0|    1|          0|
    |indvar_flatten_fu_66                |  15|   0|   15|          0|
    |select_ln249_2_reg_304              |   9|   0|    9|          0|
    |select_ln249_reg_299                |   7|   0|    7|          0|
    |select_ln249_reg_299_pp0_iter1_reg  |   7|   0|    7|          0|
    |sum_fu_54                           |  21|   0|   21|          0|
    |icmp_ln255_reg_294                  |  64|  32|    1|          0|
    |ifzero_reg_314                      |  64|  32|    1|          0|
    |select_ln249_2_reg_304              |  64|  32|    9|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 278|  96|   97|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_first_chan_loop_first_chan_frame_loop|  return value|
|ave_address0          |  out|    8|   ap_memory|                                                          ave|         array|
|ave_ce0               |  out|    1|   ap_memory|                                                          ave|         array|
|ave_we0               |  out|    1|   ap_memory|                                                          ave|         array|
|ave_d0                |  out|   14|   ap_memory|                                                          ave|         array|
|adc_vectors_address0  |  out|   21|   ap_memory|                                                  adc_vectors|         array|
|adc_vectors_ce0       |  out|    1|   ap_memory|                                                  adc_vectors|         array|
|adc_vectors_q0        |   in|   14|   ap_memory|                                                  adc_vectors|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

