<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD_SUB_UNIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADD_SUB_UNIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADD_SUB_UNIT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTHIRTYTWO_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTHIRTYTWO_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALUTHIRTYTWO_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_thirtywo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_thirtywo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_thirtywo.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALU_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ALU_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ALU_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ALU_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ALU_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ALU_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ALU_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ALU_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ALU_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ALU_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ALU_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ALU_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ALU_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ALU_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparison_Unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparison_Unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Comparison_Unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NotA_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NotA_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rol_op.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Rol_op.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Rol_op.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ror_op.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ror_op.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ror_op.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Rotate_Unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shift_Rotate_Unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shift_Rotate_Unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Srl_op.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Srl_op.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Srl_op.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="alu_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="alu_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="alu_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_top_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_top_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_top_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="check_signed_gre_eq.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="check_signed_gre_eq.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="check_signed_gre_eq.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="check_unsigned_gre_eq.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="check_unsigned_gre_eq.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="check_unsigned_gre_eq.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decrement.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decrement.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decrement.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decrement_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decrement_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_and.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_and.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_and.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_subtract.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_subtract.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_subtract.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_xor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_xor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_xor.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="incerement_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="increment.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="increment.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="increment.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="increment_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="or_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="or_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="or_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rol_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ror_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sRL_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sra_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sra_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sra_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="subtrac2t_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="subtract_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="subtract_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="thirtytwobitadder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="thirtytwobitadder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="thirtytwobitadder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="thirtytwobitsubtractor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="thirtytwobitsubtractor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="thirtytwobitsubtractor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="thirtytwotest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="thirtytwotest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="thirtytwotest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="xor_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1638115259" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1638115259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648506997" xil_pn:in_ck="7748870916596495701" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1648506996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD_SUB_UNIT.vhd"/>
      <outfile xil_pn:name="ALUTHIRTYTWO_TEST.vhd"/>
      <outfile xil_pn:name="ALU_thirtywo.vhd"/>
      <outfile xil_pn:name="Comparison_Unit.vhd"/>
      <outfile xil_pn:name="Logical_Unit.vhd"/>
      <outfile xil_pn:name="Rol_op.vhd"/>
      <outfile xil_pn:name="Ror_op.vhd"/>
      <outfile xil_pn:name="Shift_Rotate_Unity.vhd"/>
      <outfile xil_pn:name="Sll_op.vhd"/>
      <outfile xil_pn:name="Sra_op.vhd"/>
      <outfile xil_pn:name="Srl_op.vhd"/>
      <outfile xil_pn:name="check_equal.vhd"/>
      <outfile xil_pn:name="check_not_equal.vhd"/>
      <outfile xil_pn:name="check_signed_gre_eq.vhd"/>
      <outfile xil_pn:name="check_signed_less.vhd"/>
      <outfile xil_pn:name="check_unsigned_gre_eq.vhd"/>
      <outfile xil_pn:name="check_unsigned_less.vhd"/>
      <outfile xil_pn:name="four_bit_and.vhd"/>
      <outfile xil_pn:name="four_bit_or.vhd"/>
      <outfile xil_pn:name="four_bit_xor.vhd"/>
      <outfile xil_pn:name="subtrac2t_test.vhd"/>
      <outfile xil_pn:name="thirtytwo_bit_nor.vhd"/>
      <outfile xil_pn:name="thirtytwobitadder.vhd"/>
      <outfile xil_pn:name="thirtytwobitsubtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1648399461" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5517770517749342815" xil_pn:start_ts="1648399461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648399461" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1089723798770830595" xil_pn:start_ts="1648399461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648396000" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4584507002966989246" xil_pn:start_ts="1648396000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648506997" xil_pn:in_ck="7748870916596495701" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1648506997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD_SUB_UNIT.vhd"/>
      <outfile xil_pn:name="ALUTHIRTYTWO_TEST.vhd"/>
      <outfile xil_pn:name="ALU_thirtywo.vhd"/>
      <outfile xil_pn:name="Comparison_Unit.vhd"/>
      <outfile xil_pn:name="Logical_Unit.vhd"/>
      <outfile xil_pn:name="Rol_op.vhd"/>
      <outfile xil_pn:name="Ror_op.vhd"/>
      <outfile xil_pn:name="Shift_Rotate_Unity.vhd"/>
      <outfile xil_pn:name="Sll_op.vhd"/>
      <outfile xil_pn:name="Sra_op.vhd"/>
      <outfile xil_pn:name="Srl_op.vhd"/>
      <outfile xil_pn:name="check_equal.vhd"/>
      <outfile xil_pn:name="check_not_equal.vhd"/>
      <outfile xil_pn:name="check_signed_gre_eq.vhd"/>
      <outfile xil_pn:name="check_signed_less.vhd"/>
      <outfile xil_pn:name="check_unsigned_gre_eq.vhd"/>
      <outfile xil_pn:name="check_unsigned_less.vhd"/>
      <outfile xil_pn:name="four_bit_and.vhd"/>
      <outfile xil_pn:name="four_bit_or.vhd"/>
      <outfile xil_pn:name="four_bit_xor.vhd"/>
      <outfile xil_pn:name="subtrac2t_test.vhd"/>
      <outfile xil_pn:name="thirtytwo_bit_nor.vhd"/>
      <outfile xil_pn:name="thirtytwobitadder.vhd"/>
      <outfile xil_pn:name="thirtytwobitsubtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1648507006" xil_pn:in_ck="7748870916596495701" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1797314634753010492" xil_pn:start_ts="1648506997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTHIRTYTWO_TEST_beh.prj"/>
      <outfile xil_pn:name="ALUTHIRTYTWO_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1648535434" xil_pn:in_ck="-2864040440245652916" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2044678200472554247" xil_pn:start_ts="1648535433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTHIRTYTWO_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2949700868030264257" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1433491035546400263" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6207769261847257503" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1638202192" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8516619752646484847" xil_pn:start_ts="1638202192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1638205979" xil_pn:in_ck="-5537788756785514020" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3993353369221026908" xil_pn:start_ts="1638205969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638202864" xil_pn:in_ck="103203654630290976" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5751134056699347852" xil_pn:start_ts="1638202864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638205986" xil_pn:in_ck="3263125491408949946" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4339051009260631288" xil_pn:start_ts="1638205979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638206009" xil_pn:in_ck="3313667597922676763" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1638205986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638206038" xil_pn:in_ck="-7643582813124227180" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1638206009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638206065" xil_pn:in_ck="103203654630283351" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1638206038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638202998" xil_pn:in_ck="153744354735379073" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1638202998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638202989" xil_pn:in_ck="153744354735379073" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1638202984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638202981" xil_pn:in_ck="153744354735379073" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7946589813949879364" xil_pn:start_ts="1638202980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1638206038" xil_pn:in_ck="-3357890461889263081" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1638206026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
