

================================================================
== Vivado HLS Report for 'sub'
================================================================
* Date:           Mon Jun 27 14:37:19 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        sub
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.80|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       2|     66|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |a_V_2_fu_87_p2  |     -    |      0|  0|  64|          64|          64|
    |ap_sig_bdd_77   |    and   |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  65|          65|          65|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_io_resp_V_ap_ack  |   1|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |   1|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  1|   0|    1|          0|
    |ap_reg_ioackin_io_resp_V_ap_ack  |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  2|   0|    2|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |      sub     | return value |
|ap_rst            |  in |    1| ap_ctrl_none |      sub     | return value |
|io_cmd_V          |  in |  160|     ap_hs    |   io_cmd_V   |    pointer   |
|io_cmd_V_ap_vld   |  in |    1|     ap_hs    |   io_cmd_V   |    pointer   |
|io_cmd_V_ap_ack   | out |    1|     ap_hs    |   io_cmd_V   |    pointer   |
|io_resp_V         | out |   74|     ap_hs    |   io_resp_V  |    pointer   |
|io_resp_V_ap_vld  | out |    1|     ap_hs    |   io_resp_V  |    pointer   |
|io_resp_V_ap_ack  |  in |    1|     ap_hs    |   io_resp_V  |    pointer   |
+------------------+-----+-----+--------------+--------------+--------------+

