$date
	Wed May 30 00:38:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! outmux [7:0] $end
$var reg 4 " S [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ data [7:0] $end
$var reg 1 % enb $end
$scope module Mux1 $end
$var wire 4 & S [3:0] $end
$var wire 1 # clk $end
$var wire 8 ' data [7:0] $end
$var wire 1 % enb $end
$var reg 8 ( outmux [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
1%
bx $
0#
bx "
bx !
$end
#2
b0 "
b0 &
b1010 $
b1010 '
1#
#4
0#
#6
b1010 !
b1010 (
1#
#8
0#
#10
b10 "
b10 &
1#
#12
0#
#14
b11110111 !
b11110111 (
1#
#16
0#
#18
b100 "
b100 &
1#
#20
0#
#22
b11111011 !
b11111011 (
1#
#24
b101 "
b101 &
0#
#26
b1011100 !
b1011100 (
1#
#28
0#
#30
b110 "
b110 &
1#
#32
0#
#34
b11111101 !
b11111101 (
1#
#36
b1001 "
b1001 &
0#
#38
b1111100 !
b1111100 (
1#
#40
0#
#42
b11 "
b11 &
1#
#44
0#
#46
b11100 !
b11100 (
1#
#48
0#
