v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|video_pixel[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|hsync2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|res_clk:c_res_clk|i_phi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|row_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|row_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,div50[2],top:c_top|video81:c_video81|row_count[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,div50[2],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,Tick1us,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|OldNMI_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrB_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrB_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrB_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegBusA_r[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BTR_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Ap[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrA_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Alternate,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrA_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrA_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PreserveC_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Z16_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Read_To_Reg_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Read_To_Reg_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Read_To_Reg_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Read_To_Reg_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Read_To_Reg_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Arith16_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IntE_FF2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Fp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Save_ALU_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ALU_Op_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ALU_Op_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ALU_Op_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ALU_Op_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|BusB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Pre_XY_F_M[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Pre_XY_F_M[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Pre_XY_F_M[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IntE_FF1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|INT_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|res_clk:c_res_clk|timer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|res_clk:c_res_clk|timer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Auto_Wait_t2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Auto_Wait_t1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsL[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IncDecZ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|No_BTR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|res_clk:c_res_clk|timer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|DI_Reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|PC[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ACC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|SP[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RegAddrC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TmpAddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|XY_State[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|XY_State[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IStatus[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IStatus[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|F[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|MCycles[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|XY_Ind,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|I[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,s_n_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ISet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|NMICycle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|ISet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|MCycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|MCycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|MCycle[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|IntCycle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|Halt_FF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TState[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TState[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|TState[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_romp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_romp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|chr_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_chr13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|faking,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|M1_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|MREQ_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_ram[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_ram[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_rom0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|RFSH_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|A[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|modes97:c_modes97|mode_v_inv,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|NMI_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|DO[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|MCycles[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|MCycles[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,top:c_top|video81:c_video81|line_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,T80s:c_Z80|T80:u0|R[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,top:c_top|res_clk:c_res_clk|i_phi,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,s_n_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|row_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|row_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|row_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,top:c_top|video81:c_video81|line_cnt[6],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,top:c_top|io81:c_io81|vsync,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clk50,Global Clock,
