Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 43F72A732EA
	for <lists+qemu-devel@lfdr.de>; Thu, 27 Mar 2025 14:05:01 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1txmt3-0007Vy-8r; Thu, 27 Mar 2025 09:03:09 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1txmt0-0007VB-UB
 for qemu-devel@nongnu.org; Thu, 27 Mar 2025 09:03:06 -0400
Received: from mail-pl1-x62c.google.com ([2607:f8b0:4864:20::62c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1txmsz-0001xi-1S
 for qemu-devel@nongnu.org; Thu, 27 Mar 2025 09:03:06 -0400
Received: by mail-pl1-x62c.google.com with SMTP id
 d9443c01a7336-224191d92e4so18049905ad.3
 for <qemu-devel@nongnu.org>; Thu, 27 Mar 2025 06:03:03 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1743080582; x=1743685382; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=QhUmyCnCJH47I6FdFjUF7qnokOxyiOlkbqeZeFnvYxM=;
 b=n9nDblnMH8pHH+7O5Jz4/CyzIXDpmpZZRtUDereR98Rd3ffceA1aeES1z+EZfM3U4a
 izlGnvHkjDLpTwmXNWSKygwVyEG4rbgP6zztuD1t+9quGN6fUDXUwI7YXei03236/o/A
 OYc82tehUAthartqTrLQ7cbaoG7vs5jen05/PCjNQj9Cml3r+Rfuk0crWX7xDyPM5Cxt
 7mcLm5PbrKOvD3OMF7wbjTZNbr/H8lpkyxjAfOQtilM3nEdCfMItb85v7TCxOYf7OCrR
 GnBt+qE4JRfP9LGByEYVgqh9hbiTz79uiNMn+ZUXMSckzSv0wIW2IqKTD8XTuYxdvuAp
 Z7wg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1743080582; x=1743685382;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=QhUmyCnCJH47I6FdFjUF7qnokOxyiOlkbqeZeFnvYxM=;
 b=R/7hsQ6KQR8bllHUryU3q+kHb85dL5l+0tQu6RGHVhP3gDIMzN53UL79l0y5mNLzxi
 2V39jZLO7JuOUHFydnHqfslKNsmWgYoD9w4uH11jeiyJZEmql8wyshEYcNawUX5boskY
 grcJI1DHBy6ZTxGKJBrTpCTmwuicFyCa+FRpsD1+ew0UVCyB9xsUxOA0b/PcG3F/vhFA
 WiS6wIVg9ZdQUwEFt2Qy3zewQ+q9bsi8ZJOnNvqKM1JAqaTMA4D5Iss6BPeTrpakIcux
 m7WnzQhKC1hti4DoQD5R8oNqQ2HQJmwTP+r8UmV+aap3AbZmsmmX3UAom2Mc+KB8nR7w
 GZFg==
X-Gm-Message-State: AOJu0Yyd7EatJ9abmfhG9IOgRqNcCA7r4tsWPfUwSRpEHjzWgVJGi3FN
 2LT//jWjCJEkLNn4tlLN1Xuz/sTH4oEYQ5AwysoeDB9nXm1aYwGRaNUpvi9AmiWuAgRD0jLCg/0
 7
X-Gm-Gg: ASbGncurh8Nsi2M/nIN3Zntg/QAs3ciEha5t9rtx+rjWWbfjf5UPmQfPPcp+gNAAM1F
 BkgnCUArgyMGPAsKdW5pce27HOMNvel1USdQB0MuS9A9+usnSFKlM/bpbP8fmdTrtGJ1zj9c95k
 9RopRT6Q0+7PSXwfSf5GKJOxLDv0obMndKrCrD9s8MI+Xnpx92r4oz5e491TVw9VwD6PVvMq/Ds
 JLnh/2DnQng5pHTtVusC8zp2eGHJd9xA2QD0iFLDoUyKGsaFIMlx8NCCBKauGpJNCHaakLWiEX/
 h7vjz+M+y32aI9D6J6IhmTwpreD/dhCZ8eea2vcH2jLi15q1cqaWDIblKMviOJS0Ob36jYWF3qP
 46GUMKtb1lEAf6aJrqNueMoKQ1taEo7UqKg==
X-Google-Smtp-Source: AGHT+IFSaBar3pl65ES5L8QcW7meBKWZz2rUipMMTldGWW48KYx6BCANTEmqEh4ZD1BOKYSTR3h5XQ==
X-Received: by 2002:a05:6a21:99a1:b0:1f5:79c4:5da2 with SMTP id
 adf61e73a8af0-1fea2f4bd97mr7210398637.31.1743080582259; 
 Thu, 27 Mar 2025 06:03:02 -0700 (PDT)
Received: from grind.dc1.ventanamicro.com
 (201-69-66-189.dial-up.telesp.net.br. [201.69.66.189])
 by smtp.gmail.com with ESMTPSA id
 41be03b00d2f7-af8a2805e0esm12654038a12.29.2025.03.27.06.02.59
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 27 Mar 2025 06:03:01 -0700 (PDT)
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, alistair.francis@wdc.com, liwei1518@gmail.com,
 zhiwei_liu@linux.alibaba.com, palmer@rivosinc.com,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Subject: [PATCH for-10.1] hw/riscv: do not mark any machine as default
Date: Thu, 27 Mar 2025 10:02:56 -0300
Message-ID: <20250327130256.653357-1-dbarboza@ventanamicro.com>
X-Mailer: git-send-email 2.48.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62c;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pl1-x62c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Commit 5b4beba124 ("RISC-V Spike Machines") added the Spike machine and
made it default for qemu-system-riscv32/64. It was the first RISC-V
machine added in QEMU so setting it as default was sensible.

Today we have 7 risc64 and 6 riscv32 machines and having 'spike' as
default machine is not intuitive. For example, [1] is a bug that was
opened with the 'virt' board in mind, but given that the user didn't
pass a '-machine' option, the user was using 'spike' without knowing.

The QEMU archs that defines a default machine usually defines it as the
most used machine, e.g. PowerPC uses 'pseries' as default. So in theory
we could change the default to the 'virt' machine, but that would make
existing command lines that don't specify a machine option to act
weird: they would silently use 'virt' instead of 'spike'.

Being explicit in the command line is desirable when we have a handful
of boards available, so remove the default machine setting from RISC-V
and make it obligatory to specify the board.

After this patch we'll throw an error if no machine is specified:

$ ./build/qemu-system-riscv64 --nographic qemu-system-riscv64: No
machine specified, and there is no default Use -machine help to list
supported machines

'spike' users that aren't specifying their machines in the command line
will be impacted and will need to add '-M spike' in their scripts.

[1] https://gitlab.com/qemu-project/qemu/-/issues/2467

Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
---
 hw/riscv/spike.c | 1 -
 1 file changed, 1 deletion(-)

diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
index 74a20016f1..ba88d3a07b 100644
--- a/hw/riscv/spike.c
+++ b/hw/riscv/spike.c
@@ -349,7 +349,6 @@ static void spike_machine_class_init(ObjectClass *oc, void *data)
     mc->desc = "RISC-V Spike board";
     mc->init = spike_board_init;
     mc->max_cpus = SPIKE_CPUS_MAX;
-    mc->is_default = true;
     mc->default_cpu_type = TYPE_RISCV_CPU_BASE;
     mc->possible_cpu_arch_ids = riscv_numa_possible_cpu_arch_ids;
     mc->cpu_index_to_instance_props = riscv_numa_cpu_index_to_props;
-- 
2.48.1


