<stg><name>dut</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="4">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="4" to="5">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="7" to="8">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="8" to="9">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="9" to="10">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="11">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="11" to="12">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="13">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="13" to="14">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="14" to="15">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="15" to="16">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="16" to="17">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="17" to="18">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="18" to="19">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="19" to="20">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="128" op_0_bw="64">
<![CDATA[
:2  %mem_conv1_0 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="128" op_0_bw="64">
<![CDATA[
:3  %mem_conv1_1 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="128" op_0_bw="64">
<![CDATA[
:4  %mem_conv1_2 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="128" op_0_bw="64">
<![CDATA[
:5  %mem_conv1_3 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="128" op_0_bw="64">
<![CDATA[
:6  %mem_conv1_4 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="128" op_0_bw="64">
<![CDATA[
:7  %mem_conv1_5 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="128" op_0_bw="64">
<![CDATA[
:8  %mem_conv1_6 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="128" op_0_bw="64">
<![CDATA[
:9  %mem_conv1_7 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv1_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="128" op_0_bw="64">
<![CDATA[
:10  %mem_conv2_0 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="128" op_0_bw="64">
<![CDATA[
:11  %mem_conv2_1 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="128" op_0_bw="64">
<![CDATA[
:12  %mem_conv2_2 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="128" op_0_bw="64">
<![CDATA[
:13  %mem_conv2_3 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="128" op_0_bw="64">
<![CDATA[
:14  %mem_conv2_4 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="128" op_0_bw="64">
<![CDATA[
:15  %mem_conv2_5 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="128" op_0_bw="64">
<![CDATA[
:16  %mem_conv2_6 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="128" op_0_bw="64">
<![CDATA[
:17  %mem_conv2_7 = alloca [147 x i128], align 8

]]></node>
<StgValue><ssdm name="mem_conv2_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="128" op_0_bw="64">
<![CDATA[
:21  %input = alloca [1176 x i128], align 8

]]></node>
<StgValue><ssdm name="input"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i25 [ 0, %0 ], [ %next_mul, %2 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:2  %phi_urem = phi i12 [ 0, %0 ], [ %idx_urem, %2 ]

]]></node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %exitcond = icmp eq i12 %i, -1024

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %i_1 = add i12 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %next_urem = add i12 %phi_urem, 1

]]></node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_76 = icmp ult i12 %next_urem, 1176

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:2  %idx_urem = select i1 %tmp_76, i12 %next_urem, i12 0

]]></node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:4  %next_mul = add i25 %phi_mul, 7134

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_26 = zext i12 %phi_urem to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="11" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [1176 x i128]* %input, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="128" op_0_bw="11">
<![CDATA[
:7  %input_load = load i128* %input_addr, align 8

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="2" op_0_bw="2" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i25.i32.i32(i25 %phi_mul, i32 23, i32 24)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:9  %tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_19, i5 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_28 = or i7 %tmp_27, 31

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %tmp_77 = icmp ugt i7 %tmp_27, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128">
<![CDATA[
:1  call fastcc void @dut_conv1.1([1176 x i128]* %input, [147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="128" op_0_bw="11">
<![CDATA[
:7  %input_load = load i128* %input_addr, align 8

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="7">
<![CDATA[
:12  %tmp_78 = zext i7 %tmp_27 to i8

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="7">
<![CDATA[
:13  %tmp_79 = zext i7 %tmp_28 to i8

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="128" op_0_bw="32">
<![CDATA[
:14  %tmp_80 = zext i32 %tmp_V_2 to i128

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %tmp_81 = xor i8 %tmp_78, 127

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:16  %tmp_82 = select i1 %tmp_77, i8 %tmp_78, i8 %tmp_79

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:17  %tmp_83 = select i1 %tmp_77, i8 %tmp_79, i8 %tmp_78

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:18  %tmp_84 = select i1 %tmp_77, i8 %tmp_81, i8 %tmp_78

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_85 = xor i8 %tmp_82, 127

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="128" op_0_bw="8">
<![CDATA[
:20  %tmp_86 = zext i8 %tmp_84 to i128

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="128" op_0_bw="8">
<![CDATA[
:21  %tmp_87 = zext i8 %tmp_83 to i128

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="128" op_0_bw="8">
<![CDATA[
:22  %tmp_88 = zext i8 %tmp_85 to i128

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:23  %tmp_89 = shl i128 %tmp_80, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_90 = call i128 @llvm.part.select.i128(i128 %tmp_89, i32 127, i32 0)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:25  %tmp_91 = select i1 %tmp_77, i128 %tmp_90, i128 %tmp_89

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:26  %tmp_92 = shl i128 -1, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:27  %tmp_93 = lshr i128 -1, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:28  %p_demorgan = and i128 %tmp_92, %tmp_93

]]></node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:29  %tmp_94 = xor i128 %p_demorgan, -1

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:30  %tmp_95 = and i128 %input_load, %tmp_94

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:31  %tmp_96 = and i128 %tmp_91, %p_demorgan

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:32  %tmp_97 = or i128 %tmp_95, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="128" op_1_bw="11">
<![CDATA[
:33  store i128 %tmp_97, i128* %input_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128">
<![CDATA[
:1  call fastcc void @dut_conv1.1([1176 x i128]* %input, [147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128" op_17_bw="6" op_18_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7, [147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, i6 6, i6 28)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128" op_17_bw="6" op_18_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7, [147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, i6 6, i6 28)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128">
<![CDATA[
:3  call fastcc void @dut_conv1([147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, [147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128">
<![CDATA[
:3  call fastcc void @dut_conv1([147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, [147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128" op_17_bw="6" op_18_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7, [147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, i6 16, i6 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128" op_10_bw="128" op_11_bw="128" op_12_bw="128" op_13_bw="128" op_14_bw="128" op_15_bw="128" op_16_bw="128" op_17_bw="6" op_18_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv2_1, [147 x i128]* %mem_conv2_2, [147 x i128]* %mem_conv2_3, [147 x i128]* %mem_conv2_4, [147 x i128]* %mem_conv2_5, [147 x i128]* %mem_conv2_6, [147 x i128]* %mem_conv2_7, [147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, i6 16, i6 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128">
<![CDATA[
:5  call fastcc void @dut_dense_mlp.2([147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, [147 x i128]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="96" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="128">
<![CDATA[
:5  call fastcc void @dut_dense_mlp.2([147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv1_1, [147 x i128]* %mem_conv1_2, [147 x i128]* %mem_conv1_3, [147 x i128]* %mem_conv1_4, [147 x i128]* %mem_conv1_5, [147 x i128]* %mem_conv1_6, [147 x i128]* %mem_conv1_7, [147 x i128]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="97" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  call fastcc void @dut_dense_mlp.1([147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="98" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  call fastcc void @dut_dense_mlp.1([147 x i128]* %mem_conv2_0, [147 x i128]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="99" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:7  call fastcc void @dut_dense_mlp([147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:7  call fastcc void @dut_dense_mlp([147 x i128]* %mem_conv1_0, [147 x i128]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %mem_conv2_0_addr = getelementptr [147 x i128]* %mem_conv2_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="mem_conv2_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="128" op_0_bw="8">
<![CDATA[
:8  %mem_conv2_0_load = load i128* %mem_conv2_0_addr, align 8

]]></node>
<StgValue><ssdm name="mem_conv2_0_load"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %mem_conv2_0_addr_1 = getelementptr [147 x i128]* %mem_conv2_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="mem_conv2_0_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="128" op_0_bw="8">
<![CDATA[
:12  %mem_conv2_0_load_1 = load i128* %mem_conv2_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="mem_conv2_0_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="105" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="128" op_0_bw="8">
<![CDATA[
:8  %mem_conv2_0_load = load i128* %mem_conv2_0_addr, align 8

]]></node>
<StgValue><ssdm name="mem_conv2_0_load"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="128">
<![CDATA[
:9  %tmp_72 = trunc i128 %mem_conv2_0_load to i32

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="128" op_0_bw="8">
<![CDATA[
:12  %mem_conv2_0_load_1 = load i128* %mem_conv2_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="mem_conv2_0_load_1"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="128">
<![CDATA[
:13  %tmp_73 = trunc i128 %mem_conv2_0_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %mem_conv2_0_load, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="23" op_0_bw="128">
<![CDATA[
:16  %tmp_74 = trunc i128 %mem_conv2_0_load to i23

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %mem_conv2_0_load_1, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="23" op_0_bw="128">
<![CDATA[
:18  %tmp_75 = trunc i128 %mem_conv2_0_load_1 to i23

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %notrhs = icmp eq i23 %tmp_74, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %notlhs5 = icmp ne i8 %tmp_s, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:23  %notrhs6 = icmp eq i23 %tmp_75, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_2_i = bitcast i32 %tmp_72 to float

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4_i = bitcast i32 %tmp_73 to float

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_32 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_33 = or i1 %notrhs6, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp_34 = and i1 %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_35 = fcmp olt float %tmp_2_i, %tmp_4_i

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %tmp_36 = and i1 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="1">
<![CDATA[
:28  %output_V = zext i1 %tmp_36 to i32

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0">
<![CDATA[
:30  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="149" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="150" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="151" name="conv1_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="conv2_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="fc1_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="fc1_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="fc2_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="fc2_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="fc3_weight" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc3_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="159" from="_ssdm_op_SpecInterface" to="empty" fromId="158" toId="21">
</dataflow>
<dataflow id="160" from="strm_out_V_V" to="empty" fromId="150" toId="21">
</dataflow>
<dataflow id="162" from="ap_fifo_str" to="empty" fromId="161" toId="21">
</dataflow>
<dataflow id="164" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="165" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="166" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="167" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="169" from="p_str" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="170" from="p_str" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="171" from="p_str" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="173" from="stg_172" to="empty" fromId="172" toId="21">
</dataflow>
<dataflow id="174" from="stg_172" to="empty" fromId="172" toId="21">
</dataflow>
<dataflow id="176" from="stg_175" to="empty" fromId="175" toId="21">
</dataflow>
<dataflow id="177" from="stg_175" to="empty" fromId="175" toId="21">
</dataflow>
<dataflow id="178" from="p_str" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecInterface" to="empty_31" fromId="158" toId="22">
</dataflow>
<dataflow id="180" from="strm_in_V_V" to="empty_31" fromId="149" toId="22">
</dataflow>
<dataflow id="181" from="ap_fifo_str" to="empty_31" fromId="161" toId="22">
</dataflow>
<dataflow id="182" from="stg_163" to="empty_31" fromId="163" toId="22">
</dataflow>
<dataflow id="183" from="stg_163" to="empty_31" fromId="163" toId="22">
</dataflow>
<dataflow id="184" from="stg_163" to="empty_31" fromId="163" toId="22">
</dataflow>
<dataflow id="185" from="stg_163" to="empty_31" fromId="163" toId="22">
</dataflow>
<dataflow id="186" from="p_str" to="empty_31" fromId="168" toId="22">
</dataflow>
<dataflow id="187" from="p_str" to="empty_31" fromId="168" toId="22">
</dataflow>
<dataflow id="188" from="p_str" to="empty_31" fromId="168" toId="22">
</dataflow>
<dataflow id="189" from="stg_172" to="empty_31" fromId="172" toId="22">
</dataflow>
<dataflow id="190" from="stg_172" to="empty_31" fromId="172" toId="22">
</dataflow>
<dataflow id="191" from="stg_175" to="empty_31" fromId="175" toId="22">
</dataflow>
<dataflow id="192" from="stg_175" to="empty_31" fromId="175" toId="22">
</dataflow>
<dataflow id="193" from="p_str" to="empty_31" fromId="168" toId="22">
</dataflow>
<dataflow id="195" from="stg_194" to="mem_conv1_0" fromId="194" toId="23">
</dataflow>
<dataflow id="196" from="stg_194" to="mem_conv1_1" fromId="194" toId="24">
</dataflow>
<dataflow id="197" from="stg_194" to="mem_conv1_2" fromId="194" toId="25">
</dataflow>
<dataflow id="198" from="stg_194" to="mem_conv1_3" fromId="194" toId="26">
</dataflow>
<dataflow id="199" from="stg_194" to="mem_conv1_4" fromId="194" toId="27">
</dataflow>
<dataflow id="200" from="stg_194" to="mem_conv1_5" fromId="194" toId="28">
</dataflow>
<dataflow id="201" from="stg_194" to="mem_conv1_6" fromId="194" toId="29">
</dataflow>
<dataflow id="202" from="stg_194" to="mem_conv1_7" fromId="194" toId="30">
</dataflow>
<dataflow id="203" from="stg_194" to="mem_conv2_0" fromId="194" toId="31">
</dataflow>
<dataflow id="204" from="stg_194" to="mem_conv2_1" fromId="194" toId="32">
</dataflow>
<dataflow id="205" from="stg_194" to="mem_conv2_2" fromId="194" toId="33">
</dataflow>
<dataflow id="206" from="stg_194" to="mem_conv2_3" fromId="194" toId="34">
</dataflow>
<dataflow id="207" from="stg_194" to="mem_conv2_4" fromId="194" toId="35">
</dataflow>
<dataflow id="208" from="stg_194" to="mem_conv2_5" fromId="194" toId="36">
</dataflow>
<dataflow id="209" from="stg_194" to="mem_conv2_6" fromId="194" toId="37">
</dataflow>
<dataflow id="210" from="stg_194" to="mem_conv2_7" fromId="194" toId="38">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecBitsMap" to="stg_39" fromId="211" toId="39">
</dataflow>
<dataflow id="213" from="strm_in_V_V" to="stg_39" fromId="149" toId="39">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecBitsMap" to="stg_40" fromId="211" toId="40">
</dataflow>
<dataflow id="215" from="strm_out_V_V" to="stg_40" fromId="150" toId="40">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecTopModule" to="stg_41" fromId="216" toId="41">
</dataflow>
<dataflow id="219" from="dut_str" to="stg_41" fromId="218" toId="41">
</dataflow>
<dataflow id="220" from="stg_194" to="input" fromId="194" toId="42">
</dataflow>
<dataflow id="222" from="stg_221" to="i" fromId="221" toId="44">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="stg_43" to="i" fromId="43" toId="44">
</dataflow>
<dataflow id="224" from="i_1" to="i" fromId="49" toId="44">
<BackEdge/>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="stg_87" to="i" fromId="87" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="227" from="stg_226" to="phi_mul" fromId="226" toId="45">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="stg_43" to="phi_mul" fromId="43" toId="45">
</dataflow>
<dataflow id="229" from="next_mul" to="phi_mul" fromId="55" toId="45">
<BackEdge/>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="stg_87" to="phi_mul" fromId="87" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="231" from="stg_221" to="phi_urem" fromId="221" toId="46">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="stg_43" to="phi_urem" fromId="43" toId="46">
</dataflow>
<dataflow id="233" from="idx_urem" to="phi_urem" fromId="53" toId="46">
<BackEdge/>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="stg_87" to="phi_urem" fromId="87" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="235" from="i" to="exitcond" fromId="44" toId="47">
</dataflow>
<dataflow id="237" from="stg_236" to="exitcond" fromId="236" toId="47">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="238" toId="48">
</dataflow>
<dataflow id="241" from="stg_240" to="empty_32" fromId="240" toId="48">
</dataflow>
<dataflow id="242" from="stg_240" to="empty_32" fromId="240" toId="48">
</dataflow>
<dataflow id="243" from="stg_240" to="empty_32" fromId="240" toId="48">
</dataflow>
<dataflow id="244" from="i" to="i_1" fromId="44" toId="49">
</dataflow>
<dataflow id="246" from="stg_245" to="i_1" fromId="245" toId="49">
</dataflow>
<dataflow id="247" from="exitcond" to="stg_50" fromId="47" toId="50">
</dataflow>
<dataflow id="248" from="phi_urem" to="next_urem" fromId="46" toId="51">
</dataflow>
<dataflow id="249" from="stg_245" to="next_urem" fromId="245" toId="51">
</dataflow>
<dataflow id="250" from="next_urem" to="tmp_76" fromId="51" toId="52">
</dataflow>
<dataflow id="252" from="stg_251" to="tmp_76" fromId="251" toId="52">
</dataflow>
<dataflow id="253" from="tmp_76" to="idx_urem" fromId="52" toId="53">
</dataflow>
<dataflow id="254" from="next_urem" to="idx_urem" fromId="51" toId="53">
</dataflow>
<dataflow id="255" from="stg_221" to="idx_urem" fromId="221" toId="53">
</dataflow>
<dataflow id="257" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="256" toId="54">
</dataflow>
<dataflow id="258" from="strm_in_V_V" to="tmp_V_2" fromId="149" toId="54">
</dataflow>
<dataflow id="259" from="phi_mul" to="next_mul" fromId="45" toId="55">
</dataflow>
<dataflow id="261" from="stg_260" to="next_mul" fromId="260" toId="55">
</dataflow>
<dataflow id="262" from="phi_urem" to="tmp_26" fromId="46" toId="56">
</dataflow>
<dataflow id="263" from="input" to="input_addr" fromId="42" toId="57">
</dataflow>
<dataflow id="265" from="stg_264" to="input_addr" fromId="264" toId="57">
</dataflow>
<dataflow id="266" from="tmp_26" to="input_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="267" from="input_addr" to="input_load" fromId="57" toId="58">
</dataflow>
<dataflow id="269" from="_ssdm_op_PartSelect.i2.i25.i32.i32" to="tmp_19" fromId="268" toId="59">
</dataflow>
<dataflow id="270" from="phi_mul" to="tmp_19" fromId="45" toId="59">
</dataflow>
<dataflow id="272" from="stg_271" to="tmp_19" fromId="271" toId="59">
</dataflow>
<dataflow id="274" from="stg_273" to="tmp_19" fromId="273" toId="59">
</dataflow>
<dataflow id="276" from="_ssdm_op_BitConcatenate.i7.i2.i5" to="tmp_27" fromId="275" toId="60">
</dataflow>
<dataflow id="277" from="tmp_19" to="tmp_27" fromId="59" toId="60">
</dataflow>
<dataflow id="279" from="stg_278" to="tmp_27" fromId="278" toId="60">
</dataflow>
<dataflow id="280" from="tmp_27" to="tmp_28" fromId="60" toId="61">
</dataflow>
<dataflow id="282" from="stg_281" to="tmp_28" fromId="281" toId="61">
</dataflow>
<dataflow id="283" from="tmp_27" to="tmp_77" fromId="60" toId="62">
</dataflow>
<dataflow id="284" from="tmp_28" to="tmp_77" fromId="61" toId="62">
</dataflow>
<dataflow id="286" from="dut_conv1.1" to="stg_63" fromId="285" toId="63">
</dataflow>
<dataflow id="287" from="input" to="stg_63" fromId="42" toId="63">
</dataflow>
<dataflow id="288" from="mem_conv2_0" to="stg_63" fromId="31" toId="63">
</dataflow>
<dataflow id="289" from="mem_conv2_1" to="stg_63" fromId="32" toId="63">
</dataflow>
<dataflow id="290" from="mem_conv2_2" to="stg_63" fromId="33" toId="63">
</dataflow>
<dataflow id="291" from="mem_conv2_3" to="stg_63" fromId="34" toId="63">
</dataflow>
<dataflow id="292" from="mem_conv2_4" to="stg_63" fromId="35" toId="63">
</dataflow>
<dataflow id="293" from="mem_conv2_5" to="stg_63" fromId="36" toId="63">
</dataflow>
<dataflow id="294" from="mem_conv2_6" to="stg_63" fromId="37" toId="63">
</dataflow>
<dataflow id="295" from="mem_conv2_7" to="stg_63" fromId="38" toId="63">
</dataflow>
<dataflow id="296" from="conv1_weight" to="stg_63" fromId="151" toId="63">
</dataflow>
<dataflow id="297" from="input_addr" to="input_load" fromId="57" toId="64">
</dataflow>
<dataflow id="298" from="tmp_27" to="tmp_78" fromId="60" toId="65">
</dataflow>
<dataflow id="299" from="tmp_28" to="tmp_79" fromId="61" toId="66">
</dataflow>
<dataflow id="300" from="tmp_V_2" to="tmp_80" fromId="54" toId="67">
</dataflow>
<dataflow id="301" from="tmp_78" to="tmp_81" fromId="65" toId="68">
</dataflow>
<dataflow id="303" from="stg_302" to="tmp_81" fromId="302" toId="68">
</dataflow>
<dataflow id="304" from="tmp_77" to="tmp_82" fromId="62" toId="69">
</dataflow>
<dataflow id="305" from="tmp_78" to="tmp_82" fromId="65" toId="69">
</dataflow>
<dataflow id="306" from="tmp_79" to="tmp_82" fromId="66" toId="69">
</dataflow>
<dataflow id="307" from="tmp_77" to="tmp_83" fromId="62" toId="70">
</dataflow>
<dataflow id="308" from="tmp_79" to="tmp_83" fromId="66" toId="70">
</dataflow>
<dataflow id="309" from="tmp_78" to="tmp_83" fromId="65" toId="70">
</dataflow>
<dataflow id="310" from="tmp_77" to="tmp_84" fromId="62" toId="71">
</dataflow>
<dataflow id="311" from="tmp_81" to="tmp_84" fromId="68" toId="71">
</dataflow>
<dataflow id="312" from="tmp_78" to="tmp_84" fromId="65" toId="71">
</dataflow>
<dataflow id="313" from="tmp_82" to="tmp_85" fromId="69" toId="72">
</dataflow>
<dataflow id="314" from="stg_302" to="tmp_85" fromId="302" toId="72">
</dataflow>
<dataflow id="315" from="tmp_84" to="tmp_86" fromId="71" toId="73">
</dataflow>
<dataflow id="316" from="tmp_83" to="tmp_87" fromId="70" toId="74">
</dataflow>
<dataflow id="317" from="tmp_85" to="tmp_88" fromId="72" toId="75">
</dataflow>
<dataflow id="318" from="tmp_80" to="tmp_89" fromId="67" toId="76">
</dataflow>
<dataflow id="319" from="tmp_86" to="tmp_89" fromId="73" toId="76">
</dataflow>
<dataflow id="321" from="llvm.part.select.i128" to="tmp_90" fromId="320" toId="77">
</dataflow>
<dataflow id="322" from="tmp_89" to="tmp_90" fromId="76" toId="77">
</dataflow>
<dataflow id="324" from="stg_323" to="tmp_90" fromId="323" toId="77">
</dataflow>
<dataflow id="325" from="stg_163" to="tmp_90" fromId="163" toId="77">
</dataflow>
<dataflow id="326" from="tmp_77" to="tmp_91" fromId="62" toId="78">
</dataflow>
<dataflow id="327" from="tmp_90" to="tmp_91" fromId="77" toId="78">
</dataflow>
<dataflow id="328" from="tmp_89" to="tmp_91" fromId="76" toId="78">
</dataflow>
<dataflow id="330" from="stg_329" to="tmp_92" fromId="329" toId="79">
</dataflow>
<dataflow id="331" from="tmp_87" to="tmp_92" fromId="74" toId="79">
</dataflow>
<dataflow id="332" from="stg_329" to="tmp_93" fromId="329" toId="80">
</dataflow>
<dataflow id="333" from="tmp_88" to="tmp_93" fromId="75" toId="80">
</dataflow>
<dataflow id="334" from="tmp_92" to="p_demorgan" fromId="79" toId="81">
</dataflow>
<dataflow id="335" from="tmp_93" to="p_demorgan" fromId="80" toId="81">
</dataflow>
<dataflow id="336" from="p_demorgan" to="tmp_94" fromId="81" toId="82">
</dataflow>
<dataflow id="337" from="stg_329" to="tmp_94" fromId="329" toId="82">
</dataflow>
<dataflow id="338" from="input_load" to="tmp_95" fromId="64" toId="83">
</dataflow>
<dataflow id="339" from="tmp_94" to="tmp_95" fromId="82" toId="83">
</dataflow>
<dataflow id="340" from="tmp_91" to="tmp_96" fromId="78" toId="84">
</dataflow>
<dataflow id="341" from="p_demorgan" to="tmp_96" fromId="81" toId="84">
</dataflow>
<dataflow id="342" from="tmp_95" to="tmp_97" fromId="83" toId="85">
</dataflow>
<dataflow id="343" from="tmp_96" to="tmp_97" fromId="84" toId="85">
</dataflow>
<dataflow id="344" from="tmp_97" to="stg_86" fromId="85" toId="86">
</dataflow>
<dataflow id="345" from="input_addr" to="stg_86" fromId="57" toId="86">
</dataflow>
<dataflow id="346" from="dut_conv1.1" to="stg_88" fromId="285" toId="88">
</dataflow>
<dataflow id="347" from="input" to="stg_88" fromId="42" toId="88">
</dataflow>
<dataflow id="348" from="mem_conv2_0" to="stg_88" fromId="31" toId="88">
</dataflow>
<dataflow id="349" from="mem_conv2_1" to="stg_88" fromId="32" toId="88">
</dataflow>
<dataflow id="350" from="mem_conv2_2" to="stg_88" fromId="33" toId="88">
</dataflow>
<dataflow id="351" from="mem_conv2_3" to="stg_88" fromId="34" toId="88">
</dataflow>
<dataflow id="352" from="mem_conv2_4" to="stg_88" fromId="35" toId="88">
</dataflow>
<dataflow id="353" from="mem_conv2_5" to="stg_88" fromId="36" toId="88">
</dataflow>
<dataflow id="354" from="mem_conv2_6" to="stg_88" fromId="37" toId="88">
</dataflow>
<dataflow id="355" from="mem_conv2_7" to="stg_88" fromId="38" toId="88">
</dataflow>
<dataflow id="356" from="conv1_weight" to="stg_88" fromId="151" toId="88">
</dataflow>
<dataflow id="358" from="dut_max_pool" to="stg_89" fromId="357" toId="89">
</dataflow>
<dataflow id="359" from="mem_conv2_0" to="stg_89" fromId="31" toId="89">
</dataflow>
<dataflow id="360" from="mem_conv2_1" to="stg_89" fromId="32" toId="89">
</dataflow>
<dataflow id="361" from="mem_conv2_2" to="stg_89" fromId="33" toId="89">
</dataflow>
<dataflow id="362" from="mem_conv2_3" to="stg_89" fromId="34" toId="89">
</dataflow>
<dataflow id="363" from="mem_conv2_4" to="stg_89" fromId="35" toId="89">
</dataflow>
<dataflow id="364" from="mem_conv2_5" to="stg_89" fromId="36" toId="89">
</dataflow>
<dataflow id="365" from="mem_conv2_6" to="stg_89" fromId="37" toId="89">
</dataflow>
<dataflow id="366" from="mem_conv2_7" to="stg_89" fromId="38" toId="89">
</dataflow>
<dataflow id="367" from="mem_conv1_0" to="stg_89" fromId="23" toId="89">
</dataflow>
<dataflow id="368" from="mem_conv1_1" to="stg_89" fromId="24" toId="89">
</dataflow>
<dataflow id="369" from="mem_conv1_2" to="stg_89" fromId="25" toId="89">
</dataflow>
<dataflow id="370" from="mem_conv1_3" to="stg_89" fromId="26" toId="89">
</dataflow>
<dataflow id="371" from="mem_conv1_4" to="stg_89" fromId="27" toId="89">
</dataflow>
<dataflow id="372" from="mem_conv1_5" to="stg_89" fromId="28" toId="89">
</dataflow>
<dataflow id="373" from="mem_conv1_6" to="stg_89" fromId="29" toId="89">
</dataflow>
<dataflow id="374" from="mem_conv1_7" to="stg_89" fromId="30" toId="89">
</dataflow>
<dataflow id="376" from="stg_375" to="stg_89" fromId="375" toId="89">
</dataflow>
<dataflow id="378" from="stg_377" to="stg_89" fromId="377" toId="89">
</dataflow>
<dataflow id="379" from="dut_max_pool" to="stg_90" fromId="357" toId="90">
</dataflow>
<dataflow id="380" from="mem_conv2_0" to="stg_90" fromId="31" toId="90">
</dataflow>
<dataflow id="381" from="mem_conv2_1" to="stg_90" fromId="32" toId="90">
</dataflow>
<dataflow id="382" from="mem_conv2_2" to="stg_90" fromId="33" toId="90">
</dataflow>
<dataflow id="383" from="mem_conv2_3" to="stg_90" fromId="34" toId="90">
</dataflow>
<dataflow id="384" from="mem_conv2_4" to="stg_90" fromId="35" toId="90">
</dataflow>
<dataflow id="385" from="mem_conv2_5" to="stg_90" fromId="36" toId="90">
</dataflow>
<dataflow id="386" from="mem_conv2_6" to="stg_90" fromId="37" toId="90">
</dataflow>
<dataflow id="387" from="mem_conv2_7" to="stg_90" fromId="38" toId="90">
</dataflow>
<dataflow id="388" from="mem_conv1_0" to="stg_90" fromId="23" toId="90">
</dataflow>
<dataflow id="389" from="mem_conv1_1" to="stg_90" fromId="24" toId="90">
</dataflow>
<dataflow id="390" from="mem_conv1_2" to="stg_90" fromId="25" toId="90">
</dataflow>
<dataflow id="391" from="mem_conv1_3" to="stg_90" fromId="26" toId="90">
</dataflow>
<dataflow id="392" from="mem_conv1_4" to="stg_90" fromId="27" toId="90">
</dataflow>
<dataflow id="393" from="mem_conv1_5" to="stg_90" fromId="28" toId="90">
</dataflow>
<dataflow id="394" from="mem_conv1_6" to="stg_90" fromId="29" toId="90">
</dataflow>
<dataflow id="395" from="mem_conv1_7" to="stg_90" fromId="30" toId="90">
</dataflow>
<dataflow id="396" from="stg_375" to="stg_90" fromId="375" toId="90">
</dataflow>
<dataflow id="397" from="stg_377" to="stg_90" fromId="377" toId="90">
</dataflow>
<dataflow id="399" from="dut_conv1" to="stg_91" fromId="398" toId="91">
</dataflow>
<dataflow id="400" from="mem_conv1_0" to="stg_91" fromId="23" toId="91">
</dataflow>
<dataflow id="401" from="mem_conv1_1" to="stg_91" fromId="24" toId="91">
</dataflow>
<dataflow id="402" from="mem_conv1_2" to="stg_91" fromId="25" toId="91">
</dataflow>
<dataflow id="403" from="mem_conv1_3" to="stg_91" fromId="26" toId="91">
</dataflow>
<dataflow id="404" from="mem_conv1_4" to="stg_91" fromId="27" toId="91">
</dataflow>
<dataflow id="405" from="mem_conv1_5" to="stg_91" fromId="28" toId="91">
</dataflow>
<dataflow id="406" from="mem_conv1_6" to="stg_91" fromId="29" toId="91">
</dataflow>
<dataflow id="407" from="mem_conv1_7" to="stg_91" fromId="30" toId="91">
</dataflow>
<dataflow id="408" from="mem_conv2_0" to="stg_91" fromId="31" toId="91">
</dataflow>
<dataflow id="409" from="mem_conv2_1" to="stg_91" fromId="32" toId="91">
</dataflow>
<dataflow id="410" from="mem_conv2_2" to="stg_91" fromId="33" toId="91">
</dataflow>
<dataflow id="411" from="mem_conv2_3" to="stg_91" fromId="34" toId="91">
</dataflow>
<dataflow id="412" from="mem_conv2_4" to="stg_91" fromId="35" toId="91">
</dataflow>
<dataflow id="413" from="mem_conv2_5" to="stg_91" fromId="36" toId="91">
</dataflow>
<dataflow id="414" from="mem_conv2_6" to="stg_91" fromId="37" toId="91">
</dataflow>
<dataflow id="415" from="mem_conv2_7" to="stg_91" fromId="38" toId="91">
</dataflow>
<dataflow id="416" from="conv2_weight" to="stg_91" fromId="152" toId="91">
</dataflow>
<dataflow id="417" from="dut_conv1" to="stg_92" fromId="398" toId="92">
</dataflow>
<dataflow id="418" from="mem_conv1_0" to="stg_92" fromId="23" toId="92">
</dataflow>
<dataflow id="419" from="mem_conv1_1" to="stg_92" fromId="24" toId="92">
</dataflow>
<dataflow id="420" from="mem_conv1_2" to="stg_92" fromId="25" toId="92">
</dataflow>
<dataflow id="421" from="mem_conv1_3" to="stg_92" fromId="26" toId="92">
</dataflow>
<dataflow id="422" from="mem_conv1_4" to="stg_92" fromId="27" toId="92">
</dataflow>
<dataflow id="423" from="mem_conv1_5" to="stg_92" fromId="28" toId="92">
</dataflow>
<dataflow id="424" from="mem_conv1_6" to="stg_92" fromId="29" toId="92">
</dataflow>
<dataflow id="425" from="mem_conv1_7" to="stg_92" fromId="30" toId="92">
</dataflow>
<dataflow id="426" from="mem_conv2_0" to="stg_92" fromId="31" toId="92">
</dataflow>
<dataflow id="427" from="mem_conv2_1" to="stg_92" fromId="32" toId="92">
</dataflow>
<dataflow id="428" from="mem_conv2_2" to="stg_92" fromId="33" toId="92">
</dataflow>
<dataflow id="429" from="mem_conv2_3" to="stg_92" fromId="34" toId="92">
</dataflow>
<dataflow id="430" from="mem_conv2_4" to="stg_92" fromId="35" toId="92">
</dataflow>
<dataflow id="431" from="mem_conv2_5" to="stg_92" fromId="36" toId="92">
</dataflow>
<dataflow id="432" from="mem_conv2_6" to="stg_92" fromId="37" toId="92">
</dataflow>
<dataflow id="433" from="mem_conv2_7" to="stg_92" fromId="38" toId="92">
</dataflow>
<dataflow id="434" from="conv2_weight" to="stg_92" fromId="152" toId="92">
</dataflow>
<dataflow id="435" from="dut_max_pool" to="stg_93" fromId="357" toId="93">
</dataflow>
<dataflow id="436" from="mem_conv2_0" to="stg_93" fromId="31" toId="93">
</dataflow>
<dataflow id="437" from="mem_conv2_1" to="stg_93" fromId="32" toId="93">
</dataflow>
<dataflow id="438" from="mem_conv2_2" to="stg_93" fromId="33" toId="93">
</dataflow>
<dataflow id="439" from="mem_conv2_3" to="stg_93" fromId="34" toId="93">
</dataflow>
<dataflow id="440" from="mem_conv2_4" to="stg_93" fromId="35" toId="93">
</dataflow>
<dataflow id="441" from="mem_conv2_5" to="stg_93" fromId="36" toId="93">
</dataflow>
<dataflow id="442" from="mem_conv2_6" to="stg_93" fromId="37" toId="93">
</dataflow>
<dataflow id="443" from="mem_conv2_7" to="stg_93" fromId="38" toId="93">
</dataflow>
<dataflow id="444" from="mem_conv1_0" to="stg_93" fromId="23" toId="93">
</dataflow>
<dataflow id="445" from="mem_conv1_1" to="stg_93" fromId="24" toId="93">
</dataflow>
<dataflow id="446" from="mem_conv1_2" to="stg_93" fromId="25" toId="93">
</dataflow>
<dataflow id="447" from="mem_conv1_3" to="stg_93" fromId="26" toId="93">
</dataflow>
<dataflow id="448" from="mem_conv1_4" to="stg_93" fromId="27" toId="93">
</dataflow>
<dataflow id="449" from="mem_conv1_5" to="stg_93" fromId="28" toId="93">
</dataflow>
<dataflow id="450" from="mem_conv1_6" to="stg_93" fromId="29" toId="93">
</dataflow>
<dataflow id="451" from="mem_conv1_7" to="stg_93" fromId="30" toId="93">
</dataflow>
<dataflow id="453" from="stg_452" to="stg_93" fromId="452" toId="93">
</dataflow>
<dataflow id="455" from="stg_454" to="stg_93" fromId="454" toId="93">
</dataflow>
<dataflow id="456" from="dut_max_pool" to="stg_94" fromId="357" toId="94">
</dataflow>
<dataflow id="457" from="mem_conv2_0" to="stg_94" fromId="31" toId="94">
</dataflow>
<dataflow id="458" from="mem_conv2_1" to="stg_94" fromId="32" toId="94">
</dataflow>
<dataflow id="459" from="mem_conv2_2" to="stg_94" fromId="33" toId="94">
</dataflow>
<dataflow id="460" from="mem_conv2_3" to="stg_94" fromId="34" toId="94">
</dataflow>
<dataflow id="461" from="mem_conv2_4" to="stg_94" fromId="35" toId="94">
</dataflow>
<dataflow id="462" from="mem_conv2_5" to="stg_94" fromId="36" toId="94">
</dataflow>
<dataflow id="463" from="mem_conv2_6" to="stg_94" fromId="37" toId="94">
</dataflow>
<dataflow id="464" from="mem_conv2_7" to="stg_94" fromId="38" toId="94">
</dataflow>
<dataflow id="465" from="mem_conv1_0" to="stg_94" fromId="23" toId="94">
</dataflow>
<dataflow id="466" from="mem_conv1_1" to="stg_94" fromId="24" toId="94">
</dataflow>
<dataflow id="467" from="mem_conv1_2" to="stg_94" fromId="25" toId="94">
</dataflow>
<dataflow id="468" from="mem_conv1_3" to="stg_94" fromId="26" toId="94">
</dataflow>
<dataflow id="469" from="mem_conv1_4" to="stg_94" fromId="27" toId="94">
</dataflow>
<dataflow id="470" from="mem_conv1_5" to="stg_94" fromId="28" toId="94">
</dataflow>
<dataflow id="471" from="mem_conv1_6" to="stg_94" fromId="29" toId="94">
</dataflow>
<dataflow id="472" from="mem_conv1_7" to="stg_94" fromId="30" toId="94">
</dataflow>
<dataflow id="473" from="stg_452" to="stg_94" fromId="452" toId="94">
</dataflow>
<dataflow id="474" from="stg_454" to="stg_94" fromId="454" toId="94">
</dataflow>
<dataflow id="476" from="dut_dense_mlp.2" to="stg_95" fromId="475" toId="95">
</dataflow>
<dataflow id="477" from="mem_conv1_0" to="stg_95" fromId="23" toId="95">
</dataflow>
<dataflow id="478" from="mem_conv1_1" to="stg_95" fromId="24" toId="95">
</dataflow>
<dataflow id="479" from="mem_conv1_2" to="stg_95" fromId="25" toId="95">
</dataflow>
<dataflow id="480" from="mem_conv1_3" to="stg_95" fromId="26" toId="95">
</dataflow>
<dataflow id="481" from="mem_conv1_4" to="stg_95" fromId="27" toId="95">
</dataflow>
<dataflow id="482" from="mem_conv1_5" to="stg_95" fromId="28" toId="95">
</dataflow>
<dataflow id="483" from="mem_conv1_6" to="stg_95" fromId="29" toId="95">
</dataflow>
<dataflow id="484" from="mem_conv1_7" to="stg_95" fromId="30" toId="95">
</dataflow>
<dataflow id="485" from="mem_conv2_0" to="stg_95" fromId="31" toId="95">
</dataflow>
<dataflow id="486" from="fc1_weight" to="stg_95" fromId="153" toId="95">
</dataflow>
<dataflow id="487" from="fc1_bias" to="stg_95" fromId="154" toId="95">
</dataflow>
<dataflow id="488" from="dut_dense_mlp.2" to="stg_96" fromId="475" toId="96">
</dataflow>
<dataflow id="489" from="mem_conv1_0" to="stg_96" fromId="23" toId="96">
</dataflow>
<dataflow id="490" from="mem_conv1_1" to="stg_96" fromId="24" toId="96">
</dataflow>
<dataflow id="491" from="mem_conv1_2" to="stg_96" fromId="25" toId="96">
</dataflow>
<dataflow id="492" from="mem_conv1_3" to="stg_96" fromId="26" toId="96">
</dataflow>
<dataflow id="493" from="mem_conv1_4" to="stg_96" fromId="27" toId="96">
</dataflow>
<dataflow id="494" from="mem_conv1_5" to="stg_96" fromId="28" toId="96">
</dataflow>
<dataflow id="495" from="mem_conv1_6" to="stg_96" fromId="29" toId="96">
</dataflow>
<dataflow id="496" from="mem_conv1_7" to="stg_96" fromId="30" toId="96">
</dataflow>
<dataflow id="497" from="mem_conv2_0" to="stg_96" fromId="31" toId="96">
</dataflow>
<dataflow id="498" from="fc1_weight" to="stg_96" fromId="153" toId="96">
</dataflow>
<dataflow id="499" from="fc1_bias" to="stg_96" fromId="154" toId="96">
</dataflow>
<dataflow id="501" from="dut_dense_mlp.1" to="stg_97" fromId="500" toId="97">
</dataflow>
<dataflow id="502" from="mem_conv2_0" to="stg_97" fromId="31" toId="97">
</dataflow>
<dataflow id="503" from="mem_conv1_0" to="stg_97" fromId="23" toId="97">
</dataflow>
<dataflow id="504" from="fc2_weight" to="stg_97" fromId="155" toId="97">
</dataflow>
<dataflow id="505" from="fc2_bias" to="stg_97" fromId="156" toId="97">
</dataflow>
<dataflow id="506" from="dut_dense_mlp.1" to="stg_98" fromId="500" toId="98">
</dataflow>
<dataflow id="507" from="mem_conv2_0" to="stg_98" fromId="31" toId="98">
</dataflow>
<dataflow id="508" from="mem_conv1_0" to="stg_98" fromId="23" toId="98">
</dataflow>
<dataflow id="509" from="fc2_weight" to="stg_98" fromId="155" toId="98">
</dataflow>
<dataflow id="510" from="fc2_bias" to="stg_98" fromId="156" toId="98">
</dataflow>
<dataflow id="512" from="dut_dense_mlp" to="stg_99" fromId="511" toId="99">
</dataflow>
<dataflow id="513" from="mem_conv1_0" to="stg_99" fromId="23" toId="99">
</dataflow>
<dataflow id="514" from="mem_conv2_0" to="stg_99" fromId="31" toId="99">
</dataflow>
<dataflow id="515" from="fc3_weight" to="stg_99" fromId="157" toId="99">
</dataflow>
<dataflow id="516" from="dut_dense_mlp" to="stg_100" fromId="511" toId="100">
</dataflow>
<dataflow id="517" from="mem_conv1_0" to="stg_100" fromId="23" toId="100">
</dataflow>
<dataflow id="518" from="mem_conv2_0" to="stg_100" fromId="31" toId="100">
</dataflow>
<dataflow id="519" from="fc3_weight" to="stg_100" fromId="157" toId="100">
</dataflow>
<dataflow id="520" from="mem_conv2_0" to="mem_conv2_0_addr" fromId="31" toId="101">
</dataflow>
<dataflow id="521" from="stg_264" to="mem_conv2_0_addr" fromId="264" toId="101">
</dataflow>
<dataflow id="522" from="stg_264" to="mem_conv2_0_addr" fromId="264" toId="101">
</dataflow>
<dataflow id="523" from="mem_conv2_0_addr" to="mem_conv2_0_load" fromId="101" toId="102">
</dataflow>
<dataflow id="524" from="mem_conv2_0" to="mem_conv2_0_addr_1" fromId="31" toId="103">
</dataflow>
<dataflow id="525" from="stg_264" to="mem_conv2_0_addr_1" fromId="264" toId="103">
</dataflow>
<dataflow id="526" from="stg_194" to="mem_conv2_0_addr_1" fromId="194" toId="103">
</dataflow>
<dataflow id="527" from="mem_conv2_0_addr_1" to="mem_conv2_0_load_1" fromId="103" toId="104">
</dataflow>
<dataflow id="528" from="mem_conv2_0_addr" to="mem_conv2_0_load" fromId="101" toId="105">
</dataflow>
<dataflow id="529" from="mem_conv2_0_load" to="tmp_72" fromId="105" toId="106">
</dataflow>
<dataflow id="530" from="mem_conv2_0_addr_1" to="mem_conv2_0_load_1" fromId="103" toId="107">
</dataflow>
<dataflow id="531" from="mem_conv2_0_load_1" to="tmp_73" fromId="107" toId="108">
</dataflow>
<dataflow id="533" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp" fromId="532" toId="109">
</dataflow>
<dataflow id="534" from="mem_conv2_0_load" to="tmp" fromId="105" toId="109">
</dataflow>
<dataflow id="535" from="stg_271" to="tmp" fromId="271" toId="109">
</dataflow>
<dataflow id="537" from="stg_536" to="tmp" fromId="536" toId="109">
</dataflow>
<dataflow id="538" from="mem_conv2_0_load" to="tmp_74" fromId="105" toId="110">
</dataflow>
<dataflow id="539" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp_s" fromId="532" toId="111">
</dataflow>
<dataflow id="540" from="mem_conv2_0_load_1" to="tmp_s" fromId="107" toId="111">
</dataflow>
<dataflow id="541" from="stg_271" to="tmp_s" fromId="271" toId="111">
</dataflow>
<dataflow id="542" from="stg_536" to="tmp_s" fromId="536" toId="111">
</dataflow>
<dataflow id="543" from="mem_conv2_0_load_1" to="tmp_75" fromId="107" toId="112">
</dataflow>
<dataflow id="544" from="tmp" to="notlhs" fromId="109" toId="113">
</dataflow>
<dataflow id="546" from="stg_545" to="notlhs" fromId="545" toId="113">
</dataflow>
<dataflow id="547" from="tmp_74" to="notrhs" fromId="110" toId="114">
</dataflow>
<dataflow id="549" from="stg_548" to="notrhs" fromId="548" toId="114">
</dataflow>
<dataflow id="550" from="tmp_s" to="notlhs5" fromId="111" toId="115">
</dataflow>
<dataflow id="551" from="stg_545" to="notlhs5" fromId="545" toId="115">
</dataflow>
<dataflow id="552" from="tmp_75" to="notrhs6" fromId="112" toId="116">
</dataflow>
<dataflow id="553" from="stg_548" to="notrhs6" fromId="548" toId="116">
</dataflow>
<dataflow id="554" from="tmp_72" to="tmp_2_i" fromId="106" toId="117">
</dataflow>
<dataflow id="555" from="tmp_73" to="tmp_4_i" fromId="108" toId="118">
</dataflow>
<dataflow id="556" from="notrhs" to="tmp_32" fromId="114" toId="119">
</dataflow>
<dataflow id="557" from="notlhs" to="tmp_32" fromId="113" toId="119">
</dataflow>
<dataflow id="558" from="notrhs6" to="tmp_33" fromId="116" toId="120">
</dataflow>
<dataflow id="559" from="notlhs5" to="tmp_33" fromId="115" toId="120">
</dataflow>
<dataflow id="560" from="tmp_32" to="tmp_34" fromId="119" toId="121">
</dataflow>
<dataflow id="561" from="tmp_33" to="tmp_34" fromId="120" toId="121">
</dataflow>
<dataflow id="562" from="tmp_2_i" to="tmp_35" fromId="117" toId="122">
</dataflow>
<dataflow id="563" from="tmp_4_i" to="tmp_35" fromId="118" toId="122">
</dataflow>
<dataflow id="564" from="tmp_34" to="tmp_36" fromId="121" toId="123">
</dataflow>
<dataflow id="565" from="tmp_35" to="tmp_36" fromId="122" toId="123">
</dataflow>
<dataflow id="566" from="tmp_36" to="output_V" fromId="123" toId="124">
</dataflow>
<dataflow id="568" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_125" fromId="567" toId="125">
</dataflow>
<dataflow id="569" from="strm_out_V_V" to="stg_125" fromId="150" toId="125">
</dataflow>
<dataflow id="570" from="output_V" to="stg_125" fromId="124" toId="125">
</dataflow>
<dataflow id="571" from="exitcond" to="stg_2" fromId="47" toId="2">
</dataflow>
<dataflow id="572" from="tmp_77" to="stg_3" fromId="62" toId="3">
</dataflow>
</dataflows>


</stg>
