
Efinity Interface Designer Report
Version: 2023.2.307
Date: 2024-10-07 15:25

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Device: Ti60F225
Project: Bilinear_interpolation_prj

Package: 225-ball FBGA (final)
Timing Model: I3 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. Oscillator Usage Summary
   10. Clock Mux Usage Summary
   11. Configuration Control Usage Summary
   12. Configuration SEU Detection Usage Summary
   13. JTAG Usage Summary
   14. LVDS Rx Usage Summary
   15. LVDS Tx Usage Summary
   16. Bidirectional LVDS Usage Summary
   17. MIPI RX Lane Usage Summary
   18. MIPI TX Lane Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
clkmux: 4 / 4 (100.0%)
control: 0 / 1 (0.0%)
gpio: 3 / 23 (13.04%)
hsio: 16.5 / 70 (23.57%)
	gpio: 33
hsio_bg: 0 / 8 (0.0%)
hvio_poc: 0 / 4 (0.0%)
jtag: 0 / 4 (0.0%)
osc: 0 / 1 (0.0%)
pll: 1 / 4 (25.0%)
seu: 0 / 1 (0.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: Bilinear_interpolation_prj.interface.csv
Peripheral Block Configuration: Bilinear_interpolation_prj.lpf
Pinout Report: Bilinear_interpolation_prj.pinout.rpt
Pinout CSV: Bilinear_interpolation_prj.pinout.csv
Timing Report: Bilinear_interpolation_prj.pt_timing.rpt
Timing SDC Template: Bilinear_interpolation_prj.pt.sdc
Verilog Template: Bilinear_interpolation_prj_template.v
Option Register File: Bilinear_interpolation_prj_or.ini
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+-------------+
| I/O Bank | I/O Voltage |
+----------+-------------+
|    1A    |    1.8 V    |
|    1B    |    1.8 V    |
|    2A    |    1.8 V    |
|    2B    |    1.8 V    |
|    3A    |    1.8 V    |
|    3B    |    1.8 V    |
|    4A    |    1.8 V    |
|    4B    |    1.8 V    |
|    BL    |    1.8 V    |
|    BR    |    1.8 V    |
|    TL    |    1.8 V    |
|    TR    |    1.8 V    |
+----------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+---------------------+-----------------+------+
|       Pin Name      |     Resource    | Type |
+---------------------+-----------------+------+
|    biliner_clk_in   | PLL_TL0.CLKOUT2 | GCLK |
|   biliner_clk_out   | PLL_TL0.CLKOUT1 | GCLK |
|     hdmi_hsync_i    |  GPIOL_N_15.ALT | VREF |
|    hdmi_pix_en_i    |  GPIOL_P_15.ALT | VREF |
| hdmi_RGB_data_i[14] |  GPIOL_P_04.ALT | VREF |
| hdmi_RGB_data_i[15] |  GPIOL_N_04.ALT | VREF |
|     sys_clk_96M     | PLL_TL0.CLKOUT0 | GCLK |
+---------------------+-----------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      B0      |      0/14      |
|      B1      |      0/14      |
|      L0      |      0/4       |
|      L1      |      0/4       |
|      L2      |      0/4       |
|      L3      |      0/4       |
|      L4      |      0/4       |
|      L5      |      0/4       |
|      L6      |      0/4       |
|      L7      |      0/4       |
|      R0      |      0/4       |
|      R1      |      0/4       |
|      R2      |      0/4       |
|      R3      |      0/4       |
|      R4      |      0/4       |
|      R5      |      0/4       |
|      R6      |      0/4       |
|      R7      |      0/4       |
|      T0      |      0/14      |
|      T1      |      0/14      |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

+---------------------+----------------+
|    Instance Name    |    Function    |
+---------------------+----------------+
|     hdmi_hsync_i    |     TEST_N     |
|    hdmi_pix_en_i    |    NSTATUS     |
|  hdmi_RGB_data_i[4] |      CDI0      |
|  hdmi_RGB_data_i[5] |      CDI1      |
|  hdmi_RGB_data_i[8] |  PCR_READBACK  |
| hdmi_RGB_data_i[10] |     CBSEL0     |
| hdmi_RGB_data_i[11] |     CBSEL1     |
| hdmi_RGB_data_i[14] |      CDI2      |
| hdmi_RGB_data_i[15] |      CDI3      |
| hdmi_RGB_data_i[19] | EXT_CONFIG_CLK |
| hdmi_RGB_data_i[22] |      CSI       |
| hdmi_RGB_data_i[23] |      CSO       |
+---------------------+----------------+

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------------+------------+--------+----------+--------------+----------+--------------+--------------------+-------------+
|    Instance Name    |  Resource  |  Mode  | Register | Clock Region | I/O Bank | I/O Standard |      Pad Name      | Package Pin |
+---------------------+------------+--------+----------+--------------+----------+--------------+--------------------+-------------+
|     adv7611_rstn    | GPIOL_P_16 | output |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_P_16     |      D1     |
|      fpga_rxd_0     | GPIOT_N_16 | input  |          |              |    2B    | 1.8 V LVCMOS |     GPIOT_N_16     |     F10     |
|      fpga_rxd_1     |  GPIOL_09  | input  |          |              |    TL    | 1.8 V LVCMOS |      GPIOL_09      |      A4     |
|      fpga_txd_0     | GPIOT_P_16 | output |          |              |    2B    | 1.8 V LVCMOS |  GPIOT_P_16_EXTFB  |     E10     |
|      fpga_txd_1     |  GPIOR_13  | output |          |              |    TR    | 1.8 V LVCMOS |      GPIOR_13      |     A12     |
|     hdmi_hsync_i    | GPIOL_N_15 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_N_15_TEST_N  |      E2     |
|    hdmi_pix_clk_i   | GPIOL_N_14 | input  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_N_14     |      F2     |
|    hdmi_pix_en_i    | GPIOL_P_15 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_P_15_NSTATUS |      E1     |
|  hdmi_RGB_data_i[0] | GPIOL_P_09 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_P_09_CLK2_P  |      H1     |
|  hdmi_RGB_data_i[1] | GPIOL_N_09 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_N_09_CLK2_N  |      G1     |
|  hdmi_RGB_data_i[2] | GPIOL_P_07 | input  |          |              |    1A    | 1.8 V LVCMOS | GPIOL_P_07_CLK0_P  |      K1     |
|  hdmi_RGB_data_i[3] | GPIOL_N_07 | input  |          |              |    1A    | 1.8 V LVCMOS | GPIOL_N_07_CLK0_N  |      J1     |
|  hdmi_RGB_data_i[4] | GPIOL_P_03 | input  |          |              |    1A    | 1.8 V LVCMOS |  GPIOL_P_03_CDI0   |      M1     |
|  hdmi_RGB_data_i[5] | GPIOL_N_03 | input  |          |              |    1A    | 1.8 V LVCMOS |  GPIOL_N_03_CDI1   |      L1     |
|  hdmi_RGB_data_i[6] | GPIOL_P_11 | input  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_P_11     |      G5     |
|  hdmi_RGB_data_i[7] | GPIOL_N_11 | input  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_N_11     |      F5     |
|  hdmi_RGB_data_i[8] | GPIOL_P_10 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_P_10_CLK3_P  |      H2     |
|  hdmi_RGB_data_i[9] | GPIOL_N_10 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_N_10_CLK3_N  |      G2     |
| hdmi_RGB_data_i[10] | GPIOL_P_13 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_P_13_CBSEL0  |      F3     |
| hdmi_RGB_data_i[11] | GPIOL_N_13 | input  |          |              |    1B    | 1.8 V LVCMOS | GPIOL_N_13_CBSEL1  |      E3     |
| hdmi_RGB_data_i[12] | GPIOL_P_12 | input  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_P_12     |      G3     |
| hdmi_RGB_data_i[13] | GPIOL_N_12 | input  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_N_12     |      G4     |
| hdmi_RGB_data_i[14] | GPIOL_P_04 | input  |          |              |    1A    | 1.8 V LVCMOS |  GPIOL_P_04_CDI2   |      H5     |
| hdmi_RGB_data_i[15] | GPIOL_N_04 | input  |          |              |    1A    | 1.8 V LVCMOS |  GPIOL_N_04_CDI3   |      H4     |
| hdmi_RGB_data_i[16] | GPIOL_P_05 | input  |          |              |    1A    | 1.8 V LVCMOS |     GPIOL_P_05     |      K4     |
| hdmi_RGB_data_i[17] | GPIOL_N_05 | input  |          |              |    1A    | 1.8 V LVCMOS |     GPIOL_N_05     |      J3     |
| hdmi_RGB_data_i[18] | GPIOL_P_08 | input  |          |              |    1A    | 1.8 V LVCMOS | GPIOL_P_08_CLK1_P  |      J2     |
| hdmi_RGB_data_i[19] | GPIOL_N_08 | input  |          |              |    1A    | 1.8 V LVCMOS | GPIOL_N_08_CLK1_N  |      H3     |
| hdmi_RGB_data_i[20] | GPIOL_P_06 | input  |          |              |    1A    | 1.8 V LVCMOS |     GPIOL_P_06     |      K3     |
| hdmi_RGB_data_i[21] | GPIOL_N_06 | input  |          |              |    1A    | 1.8 V LVCMOS |     GPIOL_N_06     |      K2     |
| hdmi_RGB_data_i[22] | GPIOL_P_02 | input  |          |              |    1A    | 1.8 V LVCMOS |   GPIOL_P_02_CSI   |      N2     |
| hdmi_RGB_data_i[23] | GPIOL_N_02 | input  |          |              |    1A    | 1.8 V LVCMOS |   GPIOL_N_02_CSO   |      M2     |
|      hdmi_scl_o     | GPIOL_P_17 | output |          |              |    1B    | 1.8 V LVCMOS |  GPIOL_P_17_EXTFB  |      B1     |
|     hdmi_sda_io     | GPIOL_N_17 | inout  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_N_17     |      C2     |
|     hdmi_vsync_i    | GPIOL_P_14 | input  |          |              |    1B    | 1.8 V LVCMOS |     GPIOL_P_14     |      F1     |
|     sys_clk_24M     |  GPIOL_11  | input  |          |              |    TL    | 1.8 V LVCMOS |  GPIOL_11_PLLIN2   |      C5     |
+---------------------+------------+--------+----------+--------------+----------+--------------+--------------------+-------------+


Input GPIO Configuration:
=========================

+---------------------+---------------------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+
|    Instance Name    |      Input Pin      | Alternate Input Pin | Input Clock Pin | DDIO | Deserialization | Pull Up/Down | Dynamic Pull Up Pin | Schmitt Trigger | Bus Hold | Delay Mode | Delay |
+---------------------+---------------------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+
|      fpga_rxd_0     |      fpga_rxd_0     |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|      fpga_rxd_1     |      fpga_rxd_1     |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|     hdmi_hsync_i    |     hdmi_hsync_i    |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|    hdmi_pix_clk_i   |    hdmi_pix_clk_i   |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|    hdmi_pix_en_i    |    hdmi_pix_en_i    |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[0] |  hdmi_RGB_data_i[0] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[1] |  hdmi_RGB_data_i[1] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[2] |  hdmi_RGB_data_i[2] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[3] |  hdmi_RGB_data_i[3] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[4] |  hdmi_RGB_data_i[4] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[5] |  hdmi_RGB_data_i[5] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[6] |  hdmi_RGB_data_i[6] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[7] |  hdmi_RGB_data_i[7] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[8] |  hdmi_RGB_data_i[8] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|  hdmi_RGB_data_i[9] |  hdmi_RGB_data_i[9] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[10] | hdmi_RGB_data_i[10] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[11] | hdmi_RGB_data_i[11] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[12] | hdmi_RGB_data_i[12] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[13] | hdmi_RGB_data_i[13] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[14] | hdmi_RGB_data_i[14] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[15] | hdmi_RGB_data_i[15] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[16] | hdmi_RGB_data_i[16] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[17] | hdmi_RGB_data_i[17] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[18] | hdmi_RGB_data_i[18] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[19] | hdmi_RGB_data_i[19] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[20] | hdmi_RGB_data_i[20] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[21] | hdmi_RGB_data_i[21] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[22] | hdmi_RGB_data_i[22] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
| hdmi_RGB_data_i[23] | hdmi_RGB_data_i[23] |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|     hdmi_vsync_i    |     hdmi_vsync_i    |                     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
|     sys_clk_24M     |                     |     sys_clk_24M     |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
+---------------------+---------------------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+

Output GPIO Configuration:
==========================

+---------------+--------------+------------------+------+---------------+----------------+-----------+-------+
| Instance Name |  Output Pin  | Output Clock Pin | DDIO | Serialization | Drive Strength | Slew Rate | Delay |
+---------------+--------------+------------------+------+---------------+----------------+-----------+-------+
|  adv7611_rstn | adv7611_rstn |                  |      |    Disable    |       4        |  Disable  |   0   |
|   fpga_txd_0  |  fpga_txd_0  |                  |      |    Disable    |       4        |  Disable  |   0   |
|   fpga_txd_1  |  fpga_txd_1  |                  |      |    Disable    |       4        |  Disable  |   0   |
|   hdmi_scl_o  |  hdmi_scl_o  |                  |      |    Disable    |       4        |  Disable  |   0   |
+---------------+--------------+------------------+------+---------------+----------------+-----------+-------+

Inout GPIO Configuration:
=========================

+---------------+----------------+---------------------+-----------------+------------+-----------------+--------------+---------------------+-----------------+----------+------------------+-------------+-----------------+----------------+------------------+-------------+---------------+----------------+-----------+--------------+
| Instance Name |   Input Pin    | Alternate Input Pin | Input Clock Pin | Input DDIO | Deserialization | Pull Up/Down | Dynamic Pull Up Pin | Schmitt Trigger | Bus Hold | Input Delay Mode | Input Delay |    Output Pin   |     OE Pin     | Output Clock Pin | Output DDIO | Serialization | Drive Strength | Slew Rate | Output Delay |
+---------------+----------------+---------------------+-----------------+------------+-----------------+--------------+---------------------+-----------------+----------+------------------+-------------+-----------------+----------------+------------------+-------------+---------------+----------------+-----------+--------------+
|  hdmi_sda_io  | hdmi_sda_io_IN |                     |                 |            |     Disable     |     none     |                     |     Disable     | Disable  |     Disable      |      0      | hdmi_sda_io_OUT | hdmi_sda_io_OE |                  |             |    Disable    |       4        |  Disable  |      0       |
+---------------+----------------+---------------------+-----------------+------------+-----------------+--------------+---------------------+-----------------+----------+------------------+-------------+-----------------+----------------+------------------+-------------+---------------+----------------+-----------+--------------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

+---------------+----------+--------------+--------------+-----------------+---------------+----------------+-------------+-----------------+----------------+---------+---------+
| Instance Name | Resource | Clock Region | Clock Source | Reference Clock | Feedback Mode | Feedback Clock |   Clkout0   |     Clkout1     |    Clkout2     | Clkout3 | Clkout4 |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+-------------+-----------------+----------------+---------+---------+
|    sys_pll    | PLL_TL0  |              |   external   |   sys_clk_24M   |     local     |  sys_clk_96M   | sys_clk_96M | biliner_clk_out | biliner_clk_in |         |         |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+-------------+-----------------+----------------+---------+---------+

Instance Name                 : sys_pll
Resource                      : PLL_TL0
Locked Pin Name               : sys_rst_n
Clock Source                  : external
Reference Clock Resource      : GPIOL_11
Reference Clock               : sys_clk_24M
Feedback Mode                 : local
Feedback Clock                : sys_clk_96M

Reference Clock Frequency     : 24.0000 MHz
Reference Clock Period        : 41.6667 ns
Multiplier (M)                : 4
Pre-Divider (N)               : 1
VCO Frequency                 : 5376.0000 MHz
Post-Divider (O)              : 4
PLL Frequency                 : 1344.0000 MHz

Output Clock 0
Clock Pin Name                : sys_clk_96M
Output Divider                : 14
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 96.0000 MHz
Output Period                 : 10.4167 ns

Output Clock 1
Clock Pin Name                : biliner_clk_out
Output Divider                : 8
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 168.0000 MHz
Output Period                 : 5.9524 ns

Output Clock 2
Clock Pin Name                : biliner_clk_in
Output Divider                : 84
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 16.0000 MHz
Output Period                 : 62.5000 ns

Frequency calculations:
	VCO = REFCLK * ((M * FBK) /N)
	    = 24.0000 MHz * ((4*56) /1)
	    = 5376.0000 MHz
	PLL = VCO / O
	    = 5376.0000 MHz / 4
	    = 1344.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 1344.0000 MHz / 14
	        = 96.0000 MHz
	CLKOUT1 = PLL / CLKOUT1_DIV
	        = 1344.0000 MHz / 8
	        = 168.0000 MHz
	CLKOUT2 = PLL / CLKOUT2_DIV
	        = 1344.0000 MHz / 84
	        = 16.0000 MHz

SDC Constraints:
	create_clock -period 10.42 sys_clk_96M
	create_clock -period 5.95 biliner_clk_out
	create_clock -period 62.50 biliner_clk_in

---------- PLL Usage Summary (end) ----------

---------- 9. Oscillator Usage Summary (begin) ----------

No Oscillator was configured

---------- Oscillator Usage Summary (end) ----------

---------- 10. Clock Mux Usage Summary (begin) ----------

+----------+-----------------+
| Resource | Output Assigned |
+----------+-----------------+
| CLKMUX_B |        0        |
| CLKMUX_L |        3        |
| CLKMUX_R |        0        |
| CLKMUX_T |        0        |
+----------+-----------------+

***** CLOCKMUX 0 *****

Resource: CLKMUX_B

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 1 *****

Resource: CLKMUX_L

Clock mux assignment:

+-----------------+---------+--------------+-----------------+--------+
|      Input      | Mux Pin | Top Mux: Sel | Bottom Mux: Sel | Output |
+-----------------+---------+--------------+-----------------+--------+
| biliner_clk_out | PLL1[1] |              |     BOT_1: 2    | OUT[1] |
|   sys_clk_96M   | PLL1[0] |              |     BOT_4: 2    | OUT[4] |
|  biliner_clk_in | PLL1[2] |              |     BOT_5: 2    | OUT[5] |
+-----------------+---------+--------------+-----------------+--------+

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 2 *****

Resource: CLKMUX_R

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 3 *****

Resource: CLKMUX_T

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

---------- Clock Mux Usage Summary (end) ----------

---------- 11. Configuration Control Usage Summary (begin) ----------

No Configuration Control was configured

---------- Configuration Control Usage Summary (end) ----------

---------- 12. Configuration SEU Detection Usage Summary (begin) ----------

No Configuration SEU Detection was configured

---------- Configuration SEU Detection Usage Summary (end) ----------

---------- 13. JTAG Usage Summary (begin) ----------

No JTAG was configured

---------- JTAG Usage Summary (end) ----------

---------- 14. LVDS Rx Usage Summary (begin) ----------

No LVDS Rx was configured

---------- LVDS Rx Usage Summary (end) ----------

---------- 15. LVDS Tx Usage Summary (begin) ----------

No LVDS Tx was configured

---------- LVDS Tx Usage Summary (end) ----------

---------- 16. Bidirectional LVDS Usage Summary (begin) ----------

No Bidirectional LVDS was configured

---------- Bidirectional LVDS Usage Summary (end) ----------

---------- 17. MIPI RX Lane Usage Summary (begin) ----------

No MIPI RX Lane was configured

---------- MIPI RX Lane Usage Summary (end) ----------

---------- 18. MIPI TX Lane Usage Summary (begin) ----------

No MIPI TX Lane was configured

---------- MIPI TX Lane Usage Summary (end) ----------
