// Seed: 278076657
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri0 id_9,
    output wor id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13,
    input supply0 id_14
);
  wire id_16;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    output tri  id_3,
    output wire id_4,
    input  wire id_5,
    input  wand id_6,
    input  wand id_7,
    output tri1 id_8,
    input  tri0 id_9
);
  wire id_11;
  module_0(
      id_3, id_7, id_1, id_9, id_7, id_1, id_6, id_6, id_0, id_6, id_3, id_9, id_6, id_3, id_7
  );
  assign id_4 = 1;
endmodule
