

================================================================
== Vitis HLS Report for 'ipv4_drop_optional_ip_header_512_s'
================================================================
* Date:           Sat Mar 18 14:34:30 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.114 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      150|    -|
|Register             |        -|     -|     3950|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3950|      230|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_313_p2               |         +|   0|  0|  12|           4|           3|
    |ap_condition_197                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_253                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_259                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_263                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_267                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_270                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_275                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_279                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_285                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_332                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op118_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op121_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_120_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_134_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_fu_349_p2             |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_condition_303                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_81                   |        or|   0|  0|   2|           1|           1|
    |ap_condition_90                   |        or|   0|  0|   2|           1|           1|
    |select_ln239_fu_359_p3            |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_1_fu_402_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_fu_437_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  80|          37|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+------+-----------+
    |               Name              | LUT| Input Size| Bits | Total Bits|
    +---------------------------------+----+-----------+------+-----------+
    |ap_done                          |   9|          2|     1|          2|
    |doh_state                        |  54|         10|     3|         30|
    |length_V                         |   9|          2|     4|          8|
    |m_axis_rx_data_internal_blk_n    |   9|          2|     1|          2|
    |m_axis_rx_data_internal_din      |  31|          6|  1024|       6144|
    |prevWord_data_V_1                |  20|          4|   512|       2048|
    |rx_process2dropFifo_blk_n        |   9|          2|     1|          2|
    |rx_process2dropLengthFifo_blk_n  |   9|          2|     1|          2|
    +---------------------------------+----+-----------+------+-----------+
    |Total                            | 150|         30|  1547|       8238|
    +---------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------+------+----+------+-----------+
    |                Name                |  FF  | LUT| Bits | Const Bits|
    +------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                           |     1|   0|     1|          0|
    |ap_done_reg                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1             |     1|   0|     1|          0|
    |currWord_data_V_5_reg_519           |   512|   0|   512|          0|
    |currWord_data_V_reg_546             |   512|   0|   512|          0|
    |doh_state                           |     3|   0|     3|          0|
    |doh_state_load_reg_511              |     3|   0|     3|          0|
    |icmp_ln1064_reg_601                 |     1|   0|     1|          0|
    |length_V                            |     4|   0|     4|          0|
    |p_Result_27_i_reg_559               |     4|   0|     4|          0|
    |p_Result_32_i_reg_532               |    20|   0|    20|          0|
    |prevWord_data_V_1                   |   512|   0|   512|          0|
    |prevWord_keep_V_1                   |    64|   0|    64|          0|
    |reg_209                             |    64|   0|    64|          0|
    |rx_process2dropFifo_read_1_reg_573  |  1024|   0|  1024|          0|
    |tmp_2_i_reg_569                     |     1|   0|     1|          0|
    |tmp_3_i_reg_542                     |     1|   0|     1|          0|
    |tmp_4_i_reg_515                     |     1|   0|     1|          0|
    |tmp_5_i_reg_597                     |     1|   0|     1|          0|
    |tmp_5_reg_537                       |     1|   0|     1|          0|
    |tmp_i_51_reg_581                    |     1|   0|     1|          0|
    |tmp_i_reg_593                       |     1|   0|     1|          0|
    |tmp_reg_564                         |     1|   0|     1|          0|
    |trunc_ln144_5_reg_605               |   512|   0|   512|          0|
    |trunc_ln144_reg_585                 |   512|   0|   512|          0|
    |trunc_ln674_1_reg_527               |   160|   0|   160|          0|
    |trunc_ln674_reg_554                 |    32|   0|    32|          0|
    +------------------------------------+------+----+------+-----------+
    |Total                               |  3950|   0|  3950|          0|
    +------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+-----------------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+-----------------------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_continue                        |   in|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|  ipv4_drop_optional_ip_header<512>|  return value|
|rx_process2dropFifo_dout           |   in|  1024|     ap_fifo|                rx_process2dropFifo|       pointer|
|rx_process2dropFifo_empty_n        |   in|     1|     ap_fifo|                rx_process2dropFifo|       pointer|
|rx_process2dropFifo_read           |  out|     1|     ap_fifo|                rx_process2dropFifo|       pointer|
|rx_process2dropLengthFifo_dout     |   in|     4|     ap_fifo|          rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_empty_n  |   in|     1|     ap_fifo|          rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_read     |  out|     1|     ap_fifo|          rx_process2dropLengthFifo|       pointer|
|m_axis_rx_data_internal_din        |  out|  1024|     ap_fifo|            m_axis_rx_data_internal|       pointer|
|m_axis_rx_data_internal_full_n     |   in|     1|     ap_fifo|            m_axis_rx_data_internal|       pointer|
|m_axis_rx_data_internal_write      |  out|     1|     ap_fifo|            m_axis_rx_data_internal|       pointer|
+-----------------------------------+-----+------+------------+-----------------------------------+--------------+

