INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/siddh/vendingmachine/vendingmachine.srcs/sources_1/new/vd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vd
