{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523646822038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523646822038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 12:13:41 2018 " "Processing started: Fri Apr 13 12:13:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523646822038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523646822038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523646822053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523646822599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1523646822599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.sv" "" { Text "E:/TCES330/labs/HW1/Part3/Part3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523646844334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523646844334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_5_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5_to_1 " "Found entity 1: Mux_5_to_1" {  } { { "Mux_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523646844366 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_5_to_1_testbench " "Found entity 2: Mux_5_to_1_testbench" {  } { { "Mux_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523646844366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523646844366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3w_5_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_3w_5_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_5_to_1 " "Found entity 1: Mux_3w_5_to_1" {  } { { "Mux_3w_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part3/Mux_3w_5_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523646844366 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3w_5_to_1_testbench " "Found entity 2: Mux_3w_5_to_1_testbench" {  } { { "Mux_3w_5_to_1.sv" "" { Text "E:/TCES330/labs/HW1/Part3/Mux_3w_5_to_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523646844366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523646844366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523646844521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3w_5_to_1 Mux_3w_5_to_1:U1 " "Elaborating entity \"Mux_3w_5_to_1\" for hierarchy \"Mux_3w_5_to_1:U1\"" {  } { { "Part3.sv" "U1" { Text "E:/TCES330/labs/HW1/Part3/Part3.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523646844569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5_to_1 Mux_3w_5_to_1:U1\|Mux_5_to_1:M0 " "Elaborating entity \"Mux_5_to_1\" for hierarchy \"Mux_3w_5_to_1:U1\|Mux_5_to_1:M0\"" {  } { { "Mux_3w_5_to_1.sv" "M0" { Text "E:/TCES330/labs/HW1/Part3/Mux_3w_5_to_1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523646844631 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M0 Mux_2_to_1 " "Node instance \"M0\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M0" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 8 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M1 Mux_2_to_1 " "Node instance \"M1\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M1" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M2 Mux_2_to_1 " "Node instance \"M2\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M2" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M3 Mux_2_to_1 " "Node instance \"M3\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M3" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M0 Mux_2_to_1 " "Node instance \"M0\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M0" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 8 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M1 Mux_2_to_1 " "Node instance \"M1\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M1" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M2 Mux_2_to_1 " "Node instance \"M2\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M2" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M3 Mux_2_to_1 " "Node instance \"M3\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M3" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M0 Mux_2_to_1 " "Node instance \"M0\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M0" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 8 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M1 Mux_2_to_1 " "Node instance \"M1\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M1" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M2 Mux_2_to_1 " "Node instance \"M2\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M2" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M3 Mux_2_to_1 " "Node instance \"M3\" instantiates undefined entity \"Mux_2_to_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Mux_5_to_1.sv" "M3" { Text "E:/TCES330/labs/HW1/Part3/Mux_5_to_1.sv" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1523646844834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523646845381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 13 12:14:05 2018 " "Processing ended: Fri Apr 13 12:14:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523646845381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523646845381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523646845381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523646845381 ""}
