

================================================================
== Vivado HLS Report for 'phasegen'
================================================================
* Date:           Mon Nov 27 23:30:12 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        phasegen
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.25|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: params_V_addr (10)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:7  %params_V_addr = getelementptr [1024 x i32]* %params_V, i32 0, i32 128

ST_1: p_Val2_s (11)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:8  %p_Val2_s = load i32* %params_V_addr, align 4


 <State 2>: 3.25ns
ST_2: p_Val2_s (11)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:8  %p_Val2_s = load i32* %params_V_addr, align 4

ST_2: currvoice_V (12)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:9  %currvoice_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)

ST_2: params_V_addr_1 (13)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:10  %params_V_addr_1 = getelementptr [1024 x i32]* %params_V, i32 0, i32 129

ST_2: p_Val2_1 (14)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:11  %p_Val2_1 = load i32* %params_V_addr_1, align 4


 <State 3>: 3.25ns
ST_3: p_Val2_1 (14)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:11  %p_Val2_1 = load i32* %params_V_addr_1, align 4

ST_3: currlayer_V (15)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:12  %currlayer_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_1, i32 20, i32 22)

ST_3: tmp_1 (16)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:13  %tmp_1 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i20(i3 %currvoice_V, i20 0)

ST_3: r_V (17)  [1/1] 2.59ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:14  %r_V = add i23 %tmp_1, 1048576


 <State 4>: 3.25ns
ST_4: tmp_3_cast (18)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:15  %tmp_3_cast = zext i23 %r_V to i32

ST_4: StgValue_22 (19)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:16  store i32 %tmp_3_cast, i32* %params_V_addr, align 4

ST_4: tmp_5 (20)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:17  %tmp_5 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i20(i3 %currlayer_V, i20 0)

ST_4: r_V_1 (21)  [1/1] 2.59ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:18  %r_V_1 = add i23 %tmp_5, 1048576


 <State 5>: 3.25ns
ST_5: tmp_7_cast (22)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:19  %tmp_7_cast = zext i23 %r_V_1 to i32

ST_5: StgValue_26 (23)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:20  store i32 %tmp_7_cast, i32* %params_V_addr_1, align 4


 <State 6>: 3.25ns
ST_6: tmp_s (26)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:23  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3(i1 true, i3 %currlayer_V, i3 %currvoice_V)

ST_6: tmp_cast (27)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:24  %tmp_cast = zext i7 %tmp_s to i32

ST_6: params_V_addr_2 (28)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:25  %params_V_addr_2 = getelementptr [1024 x i32]* %params_V, i32 0, i32 %tmp_cast

ST_6: p_Val2_2 (29)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:26  %p_Val2_2 = load i32* %params_V_addr_2, align 4


 <State 7>: 3.25ns
ST_7: tmp_2 (24)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:21  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %currlayer_V, i3 %currvoice_V)

ST_7: idx (25)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:28
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:22  %idx = zext i6 %tmp_2 to i32

ST_7: p_Val2_2 (29)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:26  %p_Val2_2 = load i32* %params_V_addr_2, align 4

ST_7: params_V_addr_3 (30)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:27  %params_V_addr_3 = getelementptr [1024 x i32]* %params_V, i32 0, i32 %idx

ST_7: p_Val2_3 (31)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:28  %p_Val2_3 = load i32* %params_V_addr_3, align 4


 <State 8>: 3.25ns
ST_8: p_Val2_3 (31)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:28  %p_Val2_3 = load i32* %params_V_addr_3, align 4


 <State 9>: 2.90ns
ST_9: p_Val2_4 (32)  [1/1] 2.90ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:29  %p_Val2_4 = add i32 %p_Val2_2, %p_Val2_3

ST_9: tmp_phase_V (34)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:34
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:31  %tmp_phase_V = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 31)

ST_9: tmp_voice_V (35)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:36
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:32  %tmp_voice_V = zext i3 %currvoice_V to i4

ST_9: tmp11 (36)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:44
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:33  %tmp11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i3.i4.i24(i1 false, i3 %currlayer_V, i4 %tmp_voice_V, i24 %tmp_phase_V)

ST_9: StgValue_41 (37)  [2/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:44
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:34  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %outval_V, i32 %tmp11)


 <State 10>: 3.25ns
ST_10: StgValue_42 (3)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outval_V), !map !68

ST_10: StgValue_43 (4)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %params_V), !map !78

ST_10: StgValue_44 (5)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @phasegen_str) nounwind

ST_10: StgValue_45 (6)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:3  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %params_V, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_10: StgValue_46 (7)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:4  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %params_V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_47 (8)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:17
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_48 (9)  [1/1] 0.00ns
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32* %outval_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_10: StgValue_49 (33)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:31
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:30  store i32 %p_Val2_4, i32* %params_V_addr_3, align 4

ST_10: StgValue_50 (37)  [1/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:44
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:34  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %outval_V, i32 %tmp11)

ST_10: StgValue_51 (38)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:45
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:35  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('params_V_addr', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22) [10]  (0 ns)
	'load' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22) on array 'params_V' [11]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:22) on array 'params_V' [11]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:23) on array 'params_V' [14]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation (Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25) of variable 'tmp_3_cast', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:25 on array 'params_V' [19]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation (Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26) of variable 'tmp_7_cast', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:26 on array 'params_V' [23]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('params_V_addr_2', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29) [28]  (0 ns)
	'load' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:29) on array 'params_V' [29]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('params_V_addr_3', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30) [30]  (0 ns)
	'load' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30) on array 'params_V' [31]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30) on array 'params_V' [31]  (3.25 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'add' operation ('__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30) [32]  (2.9 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation (Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:31) of variable '__Val2__', Z:/Documents/workspace/zysh101/src/hls/phasegen.cpp:30 on array 'params_V' [33]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
