 ==  Bambu executed with: /tmp/.mount_bambu-d1JvKN/usr/bin/bambu -v 2 --top-fname=mm --compiler=I386_CLANG12 --simulate --simulator=VERILATOR --evaluation --device-name=xc7vx690t-3ffg1930-VVD ../test.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2023 Politecnico di Milano
 Version: PandA 2023.1 - Revision 04336c437a53bc96ae90b74052c455629946ec8b-main

Parameters parsed in 0.13 seconds

Target technology = FPGA
Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 10
  - combinational: 0
  - others: 10

Library Name     : STD_FU
  Total cells    : 33
  - combinational: 0
  - others: 33

Library Name     : STD_FU
  Total cells    : 8
  - combinational: 0
  - others: 8

Library Name     : STD_FU
  Total cells    : 56
  - combinational: 0
  - others: 56

Library Name     : STD_FU
  Total cells    : 1
  - combinational: 0
  - others: 1

Library Name     : CS_COMPONENT
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 0
  - combinational: 0
  - others: 0

Library Name     : STD_FU
  Total cells    : 3
  - combinational: 0
  - others: 3

Library Name     : STD_FU
  Total cells    : 21
  - combinational: 0
  - others: 21

Library Name     : STD
  Total cells    : 14
  - combinational: 0
  - others: 14

Library Name     : STD_COMMON
  Total cells    : 57
  - combinational: 0
  - others: 57

Library Name     : STD_FU
  Total cells    : 28
  - combinational: 0
  - others: 28

Library Name     : STD_PC
  Total cells    : 16
  - combinational: 0
  - others: 16

Library Name     : STD_SOFT_FLOAT
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD
  Total cells    : 72
  - combinational: 0
  - others: 72

Library Name     : STD_FU
  Total cells    : 2
  - combinational: 0
  - others: 2

Library Name     : STD_FU
  Total cells    : 9
  - combinational: 0
  - others: 9

Library Name     : WBWrapper
  Total cells    : 12
  - combinational: 0
  - others: 12

Available devices:
 - 5CSEMA5F31C6
 - 5SGXEA7N2F45C1
 - EP2C70F896C6
 - EP2C70F896C6-R
 - EP4SGX530KH40C2
 - LFE335EA8FN484C
 - LFE5U85F8BG756C
 - LFE5UM85F8BG756C
 - asap7-BC
 - asap7-TC
 - asap7-WC
 - nangate45
 - nx1h140tsp
 - nx1h35S
 - nx2h540tsc
 - xc4vlx100-10ff1513
 - xc5vlx110t-1ff1136
 - xc5vlx330t-2ff1738
 - xc5vlx50-3ff1153
 - xc6vlx240t-1ff1156
 - xc7a100t-1csg324-VVD
 - xc7vx330t-1ffg1157
 - xc7vx485t-2ffg1761-VVD
 - xc7vx690t-3ffg1930-VVD
 - xc7z020-1clg484
 - xc7z020-1clg484-VVD
 - xc7z020-1clg484-YOSYS-VVD
 - xc7z045-2ffg900-VVD
 - xcku060-3ffva1156-VVD
 - xcu280-2Lfsvh2892-VVD
Library Name     : STD_FU
  Total cells    : 3911
  - combinational: 0
  - others: 3911

!! Unknown ext. calls:
llvm.var.annotation
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: plus_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 2
  Bit Value Opt: cond_expr optimized, nbits = 3
  Bit Value Opt: cond_expr optimized, nbits = 4
  Bit Value Opt: cond_expr optimized, nbits = 5
  Bit Value Opt: bit_xor_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: ne_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 11
  Bit Value Opt: eq_expr optimized, nbits = 11
  Bit Value Opt: bit_and_expr optimized, nbits = 19
  Bit Value Opt: eq_expr optimized, nbits = 19
  Bit Value Opt: bit_and_expr optimized, nbits = 23
  Bit Value Opt: eq_expr optimized, nbits = 23
  Bit Value Opt: bit_and_expr optimized, nbits = 25
  Bit Value Opt: eq_expr optimized, nbits = 25
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: eq_expr optimized, nbits = 26
  Bit Value Opt: bit_and_expr optimized, nbits = 26
  Bit Value Opt: ne_expr optimized, nbits = 26
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_xor_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 1
  Bit Value Opt: ne_expr optimized, nbits = 1
  Bit Value Opt: cond_expr optimized, nbits = 1
  Bit Value Opt: bit_and_expr optimized, nbits = 22
  Bit Value Opt: ne_expr optimized, nbits = 22
  Bit Value Opt: bit_and_expr optimized, nbits = 47
  Bit Value Opt: ne_expr optimized, nbits = 47
  Bit Value Opt: bit_and_expr optimized, nbits = 9
  Bit Value Opt: ne_expr optimized, nbits = 9
  Bit Value Opt: bit_and_expr optimized, nbits = 24
  Bit Value Opt: ne_expr optimized, nbits = 24
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 6
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 5
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: plus_expr optimized, nbits = 2
  Bit Value Opt: eq_expr optimized, nbits = 2
  Bit Value Opt: plus_expr optimized, nbits = 4
  Bit Value Opt: bit_and_expr optimized, nbits = 2
  Bit Value Opt: bit_and_expr optimized, nbits = 1

  Functions to be synthesized:
    mm
    __float_mule8m23b_127nih
    __float_adde8m23b_127nih


  Memory allocation information:
  Sparse memory alignemnt set to 1024 bytes
    Internal variable: internal_424888 - 424888 - internal_424888 in function mm
      Id: 424888
      Base Address: 1024
      Size: 4
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 1
    Internal variable: internal_424911 - 424911 - internal_424911 in function mm
      Id: 424911
      Base Address: 1024
      Size: 1024
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 20
      Maximum number of loads per function: 4
    Internal variable: internal_425146 - 425146 - internal_425146 in function mm
      Id: 425146
      Base Address: 1024
      Size: 1024
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 20
      Maximum number of loads per function: 4
    Internal variable: internal_425149 - 425149 - internal_425149 in function mm
      Id: 425149
      Base Address: 1024
      Size: 1024
      Is a private memory
      The variable is always accessed with the same data size
      Number of functions in which is used: 1
      Maximum number of references per function: 17
      Maximum number of loads per function: 16
Warning: This function uses unknown addresses: mm
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    Spec accesses data having an address unknown at compile time
    Internal data is not externally accessible
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 32
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 0
    Internally allocated memory: 3076
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float_adde8m23b_127nih:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function __float_mule8m23b_127nih:
    Number of complex operations: 1
    Number of complex operations: 1
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function __float_adde8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14211997399999216
    Estimated max frequency (MHz): 101.44168902061249
  Time to perform scheduling: 0.05 seconds

  Number of function call sites = 4

  State Transition Graph Information of function __float_adde8m23b_127nih:
    Number of operations: 400
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float_mule8m23b_127nih:
    Number of control steps: 4
    Minimum slack: 0.14046665266666675
    Estimated max frequency (MHz): 101.4246785087923
  Time to perform scheduling: 0.02 seconds

  Number of function call sites = 4

  State Transition Graph Information of function __float_mule8m23b_127nih:
    Number of operations: 124
    Number of basic blocks: 3
    Number of states: 3
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float_adde8m23b_127nih:
    Bound operations:345/400
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float_mule8m23b_127nih:
    Bound operations:105/124
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float_adde8m23b_127nih:
    Number of storage values inserted: 47
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function __float_mule8m23b_127nih:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_adde8m23b_127nih:
    Number of modules instantiated: 400
    Number of performance conflicts: 28
    Estimated resources area (no Muxes and address logic): 4806
    Estimated area of MUX21: 0
    Total estimated area: 4806
    Estimated number of DSPs: 0
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_adde8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 47 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_adde8m23b_127nih: 189
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_adde8m23b_127nih: function pipelining may come for free
  Slack computed in 0.00 seconds
  Weight computation completed in 0.00 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Iteration 1 completed in 0.00 seconds
  Clique covering computation completed in 0.00 seconds

  Module binding information for function __float_mule8m23b_127nih:
    Number of modules instantiated: 124
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 1401
    Estimated area of MUX21: 0
    Total estimated area: 1401
    Estimated number of DSPs: 3
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float_mule8m23b_127nih:
    Register allocation algorithm obtains an optimal result: 6 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __float_mule8m23b_127nih: 99
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float_mule8m23b_127nih: function pipelining may come for free

  Module allocation information for function mm:
    Number of complex operations: 114
    Number of complex operations: 114
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function mm:
    Number of control steps: 56
    Minimum slack: 0.14046665066671632
    Estimated max frequency (MHz): 101.42467848821887
  Time to perform scheduling: 0.05 seconds

  Number of function call sites = 0

  State Transition Graph Information of function mm:
    Number of operations: 541
    Number of basic blocks: 12
    Number of states: 54
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function mm:
    Bound operations:102/541
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function mm:
    Number of storage values inserted: 202
  Time to compute storage value information: 0.00 seconds

  Slack computed in 0.00 seconds
  Weight computation completed in 0.04 seconds
  False-loop computation completed in 0.00 seconds
  Iteration 0 completed in 0.00 seconds

  Register binding information for function mm:
    Register allocation algorithm obtains a sub-optimal result: 150 registers(LB:38)
  Time to perform register binding: 0.04 seconds

  Iteration 1 completed in 0.00 seconds

  Register binding information for function mm:
    Register allocation algorithm obtains a sub-optimal result: 150 registers(LB:38)
  Time to perform register binding: 0.04 seconds

  Iteration 2 completed in 0.00 seconds
  Clique covering computation completed in 0.08 seconds

  Module binding information for function mm:
    Number of modules instantiated: 441
    Number of performance conflicts: 0
    Estimated resources area (no Muxes and address logic): 15844
    Estimated area of MUX21: 1115.6666666666665
    Total estimated area: 16959.666666666668
    Estimated number of DSPs: 0
  Time to perform module binding: 0.13 seconds


  Register binding information for function mm:
    Register allocation algorithm obtains a sub-optimal result: 150 registers(LB:38)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function mm:
    Number of allocated multiplexers (2-to-1 equivalent): 153
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function mm: 4417
[0m  Parameter in_a_f (424770) (testvector 0) allocated at 1073741824 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 0) allocated at 1073742848 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 0) allocated at 1073743872 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 1) allocated at 1073744896 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 1) allocated at 1073745920 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 1) allocated at 1073746944 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 2) allocated at 1073747968 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 2) allocated at 1073748992 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 2) allocated at 1073750016 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 3) allocated at 1073751040 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 3) allocated at 1073752064 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 3) allocated at 1073753088 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 4) allocated at 1073754112 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 4) allocated at 1073755136 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 4) allocated at 1073756160 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 5) allocated at 1073757184 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 5) allocated at 1073758208 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 5) allocated at 1073759232 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 6) allocated at 1073760256 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 6) allocated at 1073761280 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 6) allocated at 1073762304 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  Parameter in_a_f (424770) (testvector 7) allocated at 1073763328 : reserved_mem_size = 1024
Padding of 0 for parameter in_a_f
  Parameter in_b_f (424771) (testvector 7) allocated at 1073764352 : reserved_mem_size = 1024
Padding of 0 for parameter in_b_f
  Parameter out_c_f (424772) (testvector 7) allocated at 1073765376 : reserved_mem_size = 1024
Padding of 0 for parameter out_c_f
  C-based testbench generation for function mm: /home/zero/Desktop/COaT_project/FromPanda_mm_float_inside_opt/16x16/synthesis_no_opt/HLS_output//simulation/values.c
  Prepared testbench
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-fexcess-precision=standard' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]
clang-12: warning: optimization flag '-fexcess-precision=standard' is not supported [-Wignored-optimization-argument]

  Summary of resources:
     - ARRAY_1D_STD_BRAM_NN_SDS: 3
     - ARRAY_1D_STD_BRAM_NN_SDS_BASE: 3
     - ARRAY_1D_STD_DISTRAM_NN_SDS: 1
     - ASSIGN_UNSIGNED_FU: 1
     - BMEMORY_CTRLN: 1
     - IIdata_converter_FU: 2
     - IUdata_converter_FU: 2
     - MUX_GATE: 153
     - OR_GATE: 1
     - UIdata_converter_FU: 2
     - UUdata_converter_FU: 183
     - addr_expr_FU: 4
     - constant_value: 243
     - flipflop_AR: 5
     - lshift_expr_FU: 2
     - lut_expr_FU: 163
     - multi_read_cond_FU: 1
     - read_cond_FU: 4
     - register_SE: 135
     - register_STD: 96
     - rshift_expr_FU: 2
     - ui_bit_and_expr_FU: 71
     - ui_bit_ior_concat_expr_FU: 10
     - ui_bit_ior_expr_FU: 79
     - ui_bit_xor_expr_FU: 2
     - ui_cond_expr_FU: 21
     - ui_eq_expr_FU: 15
     - ui_extract_bit_expr_FU: 400
     - ui_lshift_expr_FU: 171
     - ui_lt_expr_FU: 1
     - ui_minus_expr_FU: 1
     - ui_mult_expr_FU: 4
     - ui_ne_expr_FU: 15
     - ui_plus_expr_FU: 26
     - ui_pointer_plus_expr_FU: 105
     - ui_rshift_expr_FU: 59
     - ui_ternary_plus_expr_FU: 4
     - ui_ternary_pm_expr_FU: 1
Start reading vector           1's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           2's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           3's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           4's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           5's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           6's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           7's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

Start reading vector           8's values from input file.

Reading of vector values from input file completed. Simulation started.
Simulation ended after                19443 cycles.

Simulation completed with success

No more values found. Simulation(s) executed:           8.

- /home/zero/Desktop/COaT_project/FromPanda_mm_float_inside_opt/16x16/synthesis_no_opt/HLS_output//simulation/testbench_mm_tb.v:251: Verilog $finish
No more values found. Simulation(s) executed:           8.

- /home/zero/Desktop/COaT_project/FromPanda_mm_float_inside_opt/16x16/synthesis_no_opt/HLS_output//simulation/testbench_mm_tb.v:292: Verilog $finish
- /home/zero/Desktop/COaT_project/FromPanda_mm_float_inside_opt/16x16/synthesis_no_opt/HLS_output//simulation/testbench_mm_tb.v:292: Second verilog $finish, exiting
1. Simulation completed with SUCCESS; Execution time 19443 cycles;
2. Simulation completed with SUCCESS; Execution time 19443 cycles;
3. Simulation completed with SUCCESS; Execution time 19443 cycles;
4. Simulation completed with SUCCESS; Execution time 19443 cycles;
5. Simulation completed with SUCCESS; Execution time 19443 cycles;
6. Simulation completed with SUCCESS; Execution time 19443 cycles;
7. Simulation completed with SUCCESS; Execution time 19443 cycles;
8. Simulation completed with SUCCESS; Execution time 19443 cycles;
Analyzing Xilinx synthesis results
  Total cycles             : 155544 cycles
  Number of executions     : 8
  Average execution        : 19443 cycles
  Slices                   : 1375
  Luts                     : 3882
  Lut FF Pairs             : 3882
  Power                    : 0.36599999999999999
  Registers                : 2903
  DSPs                     : 8
  BRAMs                    : 6
  Clock period             : 10
  Design minimum period    : 12.934000000000001
  Design slack             : -2.9340000000000011
  Frequency                : 77.315602288541825
  AreaxTime                : 976228.908084
  Time                     : 251.475762
  Tot. Time                : 2011.806096
