"%s: last desc final len: %d\n"	,	L_17
raddr_lo	,	V_89
TSI721_DMA_MINSTSSZ	,	V_30
"%s: SG entry %d is too large\n"	,	L_12
tsi721_tx_desc	,	V_11
spin_lock_init	,	F_73
dma_addr_t	,	T_2
TSI721_DMAC_DSSZ_SIZE	,	F_15
tsi721_bdma_handler	,	F_23
ENOSYS	,	V_162
TSI721_DMA_TX_QUEUE_SZ	,	V_130
dev	,	V_21
tsi721_device_control	,	F_69
tsi721_dma_sts	,	V_31
"Failed to register DMA device\n"	,	L_35
dchan	,	V_4
DMA_MEM_TO_DEV	,	V_149
"BUG: Attempt to use non-idle channel\n"	,	L_9
TSI721_DMAC_INT_ERR	,	V_119
tsi721_desc_fill_init	,	F_27
ch_stat	,	V_64
irq_name	,	V_55
for_each_sg	,	F_35
"%s: for channel %d\n"	,	L_25
request_irq	,	F_17
active	,	V_71
tasklet	,	V_72
nr_channels	,	V_165
EIO	,	V_58
"BUG: Attempt to start non-idle channel\n"	,	L_6
DMA_COMPLETE	,	V_125
DMA_PRIVATE	,	V_175
rc	,	V_49
sts	,	V_70
TSI721_DMAC_DRDCNT	,	V_111
srd_ptr	,	V_103
TSI721_DMAC_DPTRL	,	V_40
GFP_KERNEL	,	V_27
tsi721_tx_submit	,	F_45
device	,	V_20
t1	,	V_91
LIST_HEAD	,	F_70
tsi721_submit_sg	,	F_33
DMA_TERMINATE_ALL	,	V_161
free_irq	,	F_18
"%s: Exit\n"	,	L_20
list_del_init	,	F_68
device_node	,	V_172
device_issue_pending	,	V_180
sg	,	V_80
s_dist	,	V_94
tsi721_bdma_chan	,	V_1
next_lo	,	V_35
arg	,	V_159
tsi721_device	,	V_5
vector	,	V_53
rext	,	V_145
mport	,	V_166
TSI721_DMAC_INT_ALL	,	V_45
txd	,	V_13
scatterlist	,	V_79
tsi721_bdma_ch_free	,	F_20
add_count	,	V_110
irq	,	V_73
i	,	V_104
kcalloc	,	F_51
regs	,	V_38
j	,	V_105
tsi721_issue_pending	,	F_64
dma_async_device_register	,	F_77
dma_desc_per_channel	,	V_131
TSI721_DMAC_DSBL_MASK	,	V_42
ioread32	,	F_16
tsi721_bdma_msix	,	V_54
TSI721_VECT_DMA0_INT	,	V_57
"sg%d/%d addr: 0x%llx len: %d\n"	,	L_11
tasklet_kill	,	F_59
tsi721_tx_status	,	F_62
RDW_ALL_NWRITE_R	,	V_153
raddr_hi	,	V_90
sts_ptr	,	V_22
"bd_ptr = %p did=%d raddr=0x%llx\n"	,	L_16
dma_zalloc_coherent	,	F_10
dev_dbg	,	F_9
"%s: HW descriptor ring is full @ %d\n"	,	L_14
dir	,	V_141
sg_is_last	,	F_37
INIT_LIST_HEAD	,	F_60
sys_size	,	V_81
NREAD	,	V_148
"%s: Enter\n"	,	L_18
sgl	,	V_139
priv	,	V_10
bd_base	,	V_29
sts_base	,	V_32
rio_addr_u	,	V_88
TSI721_BDMA_MAX_BCOUNT	,	V_113
DTYPE1	,	V_84
TSI721_DMAC_INT_IOFDONE	,	V_122
err_out	,	V_56
DTYPE3	,	V_34
iowrite32	,	F_14
desc_node	,	V_16
list	,	V_160
dma_async_tx_descriptor	,	V_12
channels	,	V_167
callback_param	,	V_101
sg_dma_address	,	F_28
free_list	,	V_102
idx	,	V_50
TSI721_DMAC_INT_STFULL	,	V_120
dma_cookie_status	,	F_63
desc	,	V_78
"%s: DMA ERROR - DMAC%d_STS = 0x%x\n"	,	L_22
dma_cookie_complete	,	F_43
"READ"	,	L_31
BUG_ON	,	F_58
device_control	,	V_182
roundup_pow_of_two	,	F_11
tasklet_init	,	F_74
to_tsi721_desc	,	F_4
dev_err	,	F_26
rtype	,	V_85
TSI721_DMAD_IOF	,	V_97
tsi721_bdma_interrupt_enable	,	F_21
dma_chan	,	V_2
param	,	V_100
LAST_NWRITE_R	,	V_156
cpu_to_le32	,	F_13
device_free_chan_resources	,	V_178
bd_phys	,	V_23
sts_phys	,	V_24
TSI721_DMAC_INTE	,	V_69
chancnt	,	V_173
bd_num	,	V_17
tsi721_desc_fill_end	,	F_29
wr_type	,	V_150
dma_tx_state	,	V_137
cap_mask	,	V_174
ALL_NWRITE_R	,	V_154
tx_submit	,	V_133
spin_unlock	,	F_44
spin_unlock_bh	,	F_47
device_alloc_chan_resources	,	V_177
"%s: Unsupported DMA direction option\n"	,	L_33
ptr	,	V_74
async_tx_test_ack	,	F_67
tsi721_prep_rio_sg	,	F_65
dma	,	V_9
dma_cookie_assign	,	F_48
ENOMEM	,	V_28
"%s: DMAC%d_INT = 0x%x\n"	,	L_21
rd_idx	,	V_109
DMA_IN_PROGRESS	,	V_129
dma_transfer_direction	,	V_140
list_empty	,	F_39
to_tsi721_chan	,	F_1
bcount	,	V_87
enable	,	V_68
lock	,	V_123
id	,	V_26
TSI721_DMACH_MAINT	,	V_170
device_tx_status	,	V_179
"%s: chan_%d (wrc=%d)\n"	,	L_8
ddev	,	V_7
tsi721_alloc_chan_resources	,	F_50
chan_id	,	V_171
cookie	,	V_127
list_for_each_entry_safe	,	F_66
"%s: BD ring status: rdi=%d wri=%d\n"	,	L_10
TSI721_DMAC_INT_DONE	,	V_121
bufptr_lo	,	V_92
wr_count_next	,	V_62
tsi721_sync_dma_irq	,	F_55
device_prep_slave_sg	,	V_181
tsi721_dma_tx_err	,	F_30
txstate	,	V_138
IRQ_HANDLED	,	V_75
"Unable to get MSI-X for BDMA%d-INT\n"	,	L_5
synchronize_irq	,	F_56
TSI721_DMAC_STS	,	V_65
__func__	,	V_76
tsi721_dma_tasklet	,	F_41
next_addr	,	V_107
dmac_int	,	V_117
dma_to_mport	,	F_34
"%s: prev desc final len: %d\n"	,	L_13
cmd	,	V_158
TSI721_DMA_MAXCH	,	V_168
rio_addr	,	V_82
status	,	V_124
ENODEV	,	V_128
"Failed to build desc: err=%d\n"	,	L_15
kfree	,	F_61
CONFIG_PCI_MSI	,	F_8
flags	,	V_47
dma_async_tx_descriptor_init	,	F_52
"WRITE"	,	L_32
list_add_tail	,	F_49
tsi721_start_dma	,	F_25
destid	,	V_86
TSI721_DMAC_CTL_INIT	,	V_59
TSI721_DMAC_BASE	,	F_72
TSI721_DMAC_CTL	,	V_60
wr_count	,	V_61
err	,	V_108
active_list	,	V_15
type_id	,	V_33
msix	,	V_52
TSI721_DMAC_INT	,	V_46
EFAULT	,	V_67
RDW_LAST_NWRITE_R	,	V_155
EINVAL	,	V_83
DMA_DEV_TO_MEM	,	V_147
"desc status FIFO @ %p (phys = %llx) size=0x%x\n"	,	L_3
bdma	,	V_169
udelay	,	F_19
dma_status	,	V_136
dma_free_coherent	,	F_12
"%s: No SG list\n"	,	L_29
chan	,	V_3
to_tsi721	,	F_3
dmac_sts	,	V_118
dma_device	,	V_6
rio_mport	,	V_8
queue	,	V_115
list_first_entry	,	F_6
data	,	V_116
bdma_chan	,	V_14
TSI721_DMAC_DSRP	,	V_106
tsi721_dma_first_active	,	F_5
"BUG: Attempt to start DMA with no BDs ready\n"	,	L_7
TSI721_USING_MSIX	,	V_48
list_splice_init	,	F_40
tsi721_dma_is_idle	,	F_22
TSI721_DMAC_DSBL	,	V_43
pdev	,	V_135
u32	,	T_3
rio_dma_ext	,	V_144
TSI721_DMAC_CTL_SUSP	,	V_163
interrupt	,	V_96
bd_ptr	,	V_19
TSI721_DMAC_DSBH	,	V_41
"DMA descriptors @ %p (phys = %llx)\n"	,	L_2
tsi721_clr_stat	,	F_32
" channel %d, aborting\n"	,	L_27
tasklet_schedule	,	F_24
dma_cookie_t	,	T_6
TSI721_DMAC_DWRCNT	,	V_77
RDW_ALL_NWRITE	,	V_151
tsi721_dma_desc	,	V_18
bufptr_hi	,	V_93
"%s: DMAC%d descriptor status FIFO is full\n"	,	L_23
tinfo	,	V_142
list_add	,	F_53
dma_cookie_init	,	F_54
DMA_PREP_INTERRUPT	,	V_126
"%s: wrong state of descriptor %p\n"	,	L_24
dma_cap_zero	,	F_75
DMA_SLAVE	,	V_176
sg_len	,	V_112
tsi721_bdma_ch_init	,	F_7
dma_ctrl_cmd	,	V_157
TSI721_DMAC_DPTRH	,	V_39
TSI721_DMAC_STS_RUN	,	V_66
sts_size	,	V_25
"Unable to get MSI-X for BDMA%d-DONE\n"	,	L_4
dma_async_tx_callback	,	T_5
tsi721_advance_work	,	F_38
dma_cap_set	,	F_76
TSI721_DMAD_BCOUNT1	,	V_98
"Unable to initialize data DMA"	,	L_26
list_move	,	F_31
dma_rtype	,	V_146
next_hi	,	V_37
spin_lock	,	F_42
DMA_CTRL_ACK	,	V_134
s_size	,	V_95
"%s: %s\n"	,	L_30
TSI721_VECT_DMA0_DONE	,	V_51
_d	,	V_143
ALL_NWRITE	,	V_152
"%s: Entry\n"	,	L_34
"Failed to allocate logical descriptors\n"	,	L_28
irqreturn_t	,	T_4
tsi721_register_dma	,	F_71
sg_dma_len	,	F_36
sts_rdptr	,	V_63
TSI721_DMAC_INT_SUSP	,	V_164
"ERR: tsi721_submit_sg failed with err=%d\n"	,	L_19
tx_desc	,	V_132
container_of	,	F_2
u64	,	T_1
"Init Block DMA Engine, CH%d\n"	,	L_1
callback	,	V_99
TSI721_DMAC_DPTRL_MASK	,	V_36
entry_done	,	V_114
TSI721_DMAC_DSSZ	,	V_44
tsi721_free_chan_resources	,	F_57
spin_lock_bh	,	F_46
