# MIPS-Pipeline-Processor
- HW architecture description from scratch for each entity. The output was debugs with ModelSim - VHDL 
- I've uploaded only the source code files.
- Git is great

## This is a summer project  for my VHDL course. 
### Enjoy =D 
