Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 17 18:02:19 2022
| Host         : EECS-DIGITAL-14 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (28)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cam_clk_in_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.042        0.000                      0                 7399       -0.091       -0.202                      5                 7399        3.000        0.000                       0                  2702  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.042        0.000                      0                 7399       -0.091       -0.202                      5                 7399        6.712        0.000                       0                  2698  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.042ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.202ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 genblk1[3].filterm/mconv/total_r0__9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[3].filterm/mconv/total_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 7.605ns (57.776%)  route 5.558ns (42.224%))
  Logic Levels:           19  (CARRY4=12 LUT2=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 13.793 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_gen/clkout1_buf/O
                         net (fo=2697, estimated)     1.624    -1.000    genblk1[3].filterm/mconv/clk_out1
    SLICE_X55Y57         FDRE                                         r  genblk1[3].filterm/mconv/total_r0__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  genblk1[3].filterm/mconv/total_r0__9/Q
                         net (fo=7, estimated)        1.002     0.458    genblk1[3].filterm/mconv/total_r0__9_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I1_O)        0.152     0.610 r  genblk1[3].filterm/mconv/total_r[3]_i_33/O
                         net (fo=2, estimated)        0.368     0.978    genblk1[3].filterm/mconv/total_r[3]_i_33_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I0_O)        0.326     1.304 r  genblk1[3].filterm/mconv/total_r[3]_i_37/O
                         net (fo=1, routed)           0.000     1.304    genblk1[3].filterm/mconv/total_r[3]_i_37_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.684 r  genblk1[3].filterm/mconv/total_r_reg[3]_i_27/CO[3]
                         net (fo=1, estimated)        0.000     1.684    genblk1[3].filterm/mconv/total_r_reg[3]_i_27_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.007 r  genblk1[3].filterm/mconv/total_r_reg[11]_i_32/O[1]
                         net (fo=2, estimated)        0.473     2.480    genblk1[3].filterm/mconv/total_r_reg[11]_i_32_n_6
    SLICE_X57Y59         LUT2 (Prop_lut2_I1_O)        0.306     2.786 r  genblk1[3].filterm/mconv/total_r[11]_i_35/O
                         net (fo=1, routed)           0.000     2.786    genblk1[3].filterm/mconv/total_r[11]_i_35_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.366 r  genblk1[3].filterm/mconv/total_r_reg[11]_i_26/O[2]
                         net (fo=2, estimated)        0.627     3.993    genblk1[3].filterm/mconv/total_r_reg[11]_i_26_n_5
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     4.569 r  genblk1[3].filterm/mconv/total_r_reg[11]_i_20/CO[3]
                         net (fo=1, estimated)        0.000     4.569    genblk1[3].filterm/mconv/total_r_reg[11]_i_20_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.791 r  genblk1[3].filterm/mconv/total_r_reg[15]_i_37/O[0]
                         net (fo=2, estimated)        0.724     5.515    genblk1[3].filterm/mconv/total_r_reg[15]_i_37_n_7
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.299     5.814 r  genblk1[3].filterm/mconv/total_r[15]_i_41/O
                         net (fo=1, routed)           0.000     5.814    genblk1[3].filterm/mconv/total_r[15]_i_41_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.241 r  genblk1[3].filterm/mconv/total_r_reg[15]_i_25/O[1]
                         net (fo=2, estimated)        0.587     6.828    genblk1[3].filterm/mconv/total_r_reg[15]_i_25_n_6
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.306     7.134 r  genblk1[3].filterm/mconv/total_r[15]_i_28/O
                         net (fo=1, routed)           0.000     7.134    genblk1[3].filterm/mconv/total_r[15]_i_28_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.364 r  genblk1[3].filterm/mconv/total_r_reg[15]_i_16/O[1]
                         net (fo=1, estimated)        0.599     7.963    genblk1[3].filterm/mconv/total_r_reg[15]_i_16_n_6
    SLICE_X49Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.670 r  genblk1[3].filterm/mconv/total_r_reg[11]_i_7__0/CO[3]
                         net (fo=1, estimated)        0.000     8.670    genblk1[3].filterm/mconv/total_r_reg[11]_i_7__0_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  genblk1[3].filterm/mconv/total_r_reg[15]_i_8__0/O[1]
                         net (fo=2, estimated)        0.460     9.464    genblk1[3].filterm/mconv/total_r_reg[15]_i_8__0_n_6
    SLICE_X51Y58         LUT2 (Prop_lut2_I1_O)        0.303     9.767 r  genblk1[3].filterm/mconv/total_r[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.767    genblk1[3].filterm/mconv/total_r[11]_i_8__1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.168 r  genblk1[3].filterm/mconv/total_r_reg[11]_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000    10.168    genblk1[3].filterm/mconv/total_r_reg[11]_i_2__0_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.502 r  genblk1[3].filterm/mconv/total_r_reg[15]_i_2__0/O[1]
                         net (fo=4, estimated)        0.718    11.220    genblk1[3].filterm/mconv/total_r_reg[15]_i_2__0_n_6
    SLICE_X51Y63         LUT2 (Prop_lut2_I0_O)        0.303    11.523 r  genblk1[3].filterm/mconv/total_r[15]_i_6__0/O
                         net (fo=1, routed)           0.000    11.523    genblk1[3].filterm/mconv/total_r[15]_i_6__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.163 r  genblk1[3].filterm/mconv/total_r_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.163    genblk1[3].filterm/mconv/total_r0[15]
    SLICE_X51Y63         FDRE                                         r  genblk1[3].filterm/mconv/total_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    10.563 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    12.196    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_gen/clkout1_buf/O
                         net (fo=2697, estimated)     1.506    13.793    genblk1[3].filterm/mconv/clk_out1
    SLICE_X51Y63         FDRE                                         r  genblk1[3].filterm/mconv/total_r_reg[15]/C
                         clock pessimism              0.480    14.273    
                         clock uncertainty           -0.130    14.143    
    SLICE_X51Y63         FDRE (Setup_fdre_C_D)        0.062    14.205    genblk1[3].filterm/mconv/total_r_reg[15]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 rotate_m/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_buffer/BRAM_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.841%)  route 0.281ns (63.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_gen/clkout1_buf/O
                         net (fo=2697, estimated)     0.565    -0.563    rotate_m/clk_out1
    SLICE_X60Y53         FDRE                                         r  rotate_m/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  rotate_m/pixel_out_reg[6]/Q
                         net (fo=3, estimated)        0.281    -0.117    frame_buffer/pixel_out[6]
    RAMB36_X1Y9          RAMB36E1                                     r  frame_buffer/BRAM_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_gen/clkout1_buf/O
                         net (fo=2697, estimated)     0.951    -0.701    frame_buffer/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  frame_buffer/BRAM_reg_0_6/CLKARDCLK
                         clock pessimism              0.520    -0.181    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.026    frame_buffer/BRAM_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                 -0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501     DSP48_X2Y28      mirror_m/pixel_addr_out_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y61     blank_pipe_reg[5]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y61     blank_pipe_reg[5]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKFBIN



