0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sim_1/new/TB.v,1716667992,verilog,,,,TB,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/add_8b.v,1716650490,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/comp_eq.v,,add_8b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/comp_eq.v,1716631514,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/compute_behav.v,,comp_eq,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/compute_behav.v,1716634486,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/compute_structural.v,,compute_behav,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/compute_structural.v,1716652439,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/counter_11b.v,,compute_structural,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/counter_11b.v,1716649873,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/counter_8b.v,,counter_11b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/counter_8b.v,1716649885,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/ram_2048x8b.v,,counter_8b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/ram_2048x8b.v,1716666219,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/reg_8b.v,,ram_2048x8b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/reg_8b.v,1716634497,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/shift_left.v,,reg_8b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/shift_left.v,1716648776,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/sub_8b.v,,shift_left,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/sub_8b.v,1716650473,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/subtract.v,,sub_8b,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/subtract.v,1716631609,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/top.v,,subtract,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sources_1/new/top.v,1716666251,verilog,,C:/Users/denis/Verilog_projects/Lab_12/ex_3/ex_3.srcs/sim_1/new/TB.v,,top,,,,,,,,
