
// SPDX-License-Identifier: MIT

#pragma once

typedef enum {
    EXT_IRQ_WIFI_MAC_INTR           = 0,
    EXT_IRQ_WIFI_MAC_NMI            = 1,
    EXT_IRQ_WIFI_PWR_INTR           = 2,
    EXT_IRQ_WIFI_BB_INTR            = 3,
    EXT_IRQ_BT_MAC_INTR             = 4,
    EXT_IRQ_BT_BB_INTR              = 5,
    EXT_IRQ_BT_BB_NMI               = 6,
    EXT_IRQ_LP_TIMER_INTR           = 7,
    EXT_IRQ_COEX_INTR               = 8,
    EXT_IRQ_BLE_TIMER_INTR          = 9,
    EXT_IRQ_BLE_SEC_INTR            = 10,
    EXT_IRQ_I2C_MST_INTR            = 11,
    EXT_IRQ_ZB_MAC_INTR             = 12,
    EXT_IRQ_PMU_INTR                = 13,
    EXT_IRQ_EFUSE_INTR              = 14,
    EXT_IRQ_LP_RTC_TIMER_INTR       = 15,
    EXT_IRQ_LP_UART_INTR            = 16,
    EXT_IRQ_LP_I2C_INTR             = 17,
    EXT_IRQ_LP_WDT_INTR             = 18,
    EXT_IRQ_LP_PERI_TIMEOUT_INTR    = 19,
    EXT_IRQ_LP_APM_M0_INTR          = 20,
    EXT_IRQ_LP_APM_M1_INTR          = 21,
    EXT_IRQ_CPU_INTR_FROM_CPU_0     = 22,
    EXT_IRQ_CPU_INTR_FROM_CPU_1     = 23,
    EXT_IRQ_CPU_INTR_FROM_CPU_2     = 24,
    EXT_IRQ_CPU_INTR_FROM_CPU_3     = 25,
    EXT_IRQ_ASSIST_DEBUG_INTR       = 26,
    EXT_IRQ_TRACE_INTR              = 27,
    EXT_IRQ_CACHE_INTR              = 28,
    EXT_IRQ_CPU_PERI_TIMEOUT_INTR   = 29,
    EXT_IRQ_GPIO_INTERRUPT_PRO      = 30,
    EXT_IRQ_GPIO_INTERRUPT_PRO_NMI  = 31,
    EXT_IRQ_PAU_INTR                = 32,
    EXT_IRQ_HP_PERI_TIMEOUT_INTR    = 33,
    EXT_IRQ_MODEM_PERI_TIMEOUT_INTR = 34,
    EXT_IRQ_HP_APM_M0_INTR          = 35,
    EXT_IRQ_HP_APM_M1_INTR          = 36,
    EXT_IRQ_HP_APM_M2_INTR          = 37,
    EXT_IRQ_HP_APM_M3_INTR          = 38,
    EXT_IRQ_LP_APM0_INTR            = 39,
    EXT_IRQ_MSPI_INTR               = 40,
    EXT_IRQ_I2S1_INTR               = 41,
    EXT_IRQ_UHCI0_INTR              = 42,
    EXT_IRQ_UART0_INTR              = 43,
    EXT_IRQ_UART1_INTR              = 44,
    EXT_IRQ_LEDC_INTR               = 45,
    EXT_IRQ_CAN0_INTR               = 46,
    EXT_IRQ_CAN1_INTR               = 47,
    EXT_IRQ_USB_INTR                = 48,
    EXT_IRQ_RMT_INTR                = 49,
    EXT_IRQ_I2C_EXT0_INTR           = 50,
    EXT_IRQ_TG0_T0_INTR             = 51,
    EXT_IRQ_TG0_T1_INTR             = 52,
    EXT_IRQ_TG0_WDT_INTR            = 53,
    EXT_IRQ_TG1_T0_INTR             = 54,
    EXT_IRQ_TG1_T1_INTR             = 55,
    EXT_IRQ_TG1_WDT_INTR            = 56,
    EXT_IRQ_SYSTIMER_TARGET0_INTR   = 57,
    EXT_IRQ_SYSTIMER_TARGET1_INTR   = 58,
    EXT_IRQ_SYSTIMER_TARGET2_INTR   = 59,
    EXT_IRQ_APB_ADC_INTR            = 60,
    EXT_IRQ_PWM_INTR                = 61,
    EXT_IRQ_PCNT_INTR               = 62,
    EXT_IRQ_PARL_IO_INTR            = 63,
    EXT_IRQ_SLC0_INTR               = 64,
    EXT_IRQ_SLC1_INTR               = 65,
    EXT_IRQ_DMA_IN_CH0_INTR         = 66,
    EXT_IRQ_DMA_IN_CH1_INTR         = 67,
    EXT_IRQ_DMA_IN_CH2_INTR         = 68,
    EXT_IRQ_DMA_OUT_CH0_INTR        = 69,
    EXT_IRQ_DMA_OUT_CH1_INTR        = 70,
    EXT_IRQ_DMA_OUT_CH2_INTR        = 71,
    EXT_IRQ_GPSPI2_INTR             = 72,
    EXT_IRQ_AES_INTR                = 73,
    EXT_IRQ_SHA_INTR                = 74,
    EXT_IRQ_RSA_INTR                = 75,
    EXT_IRQ_ECC_INTR                = 76,
    EXT_IRQ_INT_STATUS_0            = 77,
    EXT_IRQ_INT_STATUS_1            = 78,
    EXT_IRQ_INT_STATUS_2            = 79,
    EXT_IRQ_CLOCK_GATE              = 80,
} ext_irq_t;
