---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_hl_addiw]]
==== HL.ADDIW

*Syntax:* hl.addiw SrcL, uimm, ->{t, u, Rd}

*Description:* Long (48-bit) instruction encoding.

*Encoding:*

image::../generated/encodings/enc_hl_addiw.svg[HL.ADDIW encoding,width=800]

*Uop-Class:* ALU

*Compression:* HL48 (len=48)

*Uop-Class payload:* `{"source": "group_rule", "uop_kind": "ALU"}`
