<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- Copyright (C) 1988-2014 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<!-- Created by GNU Texinfo 5.2, http://www.gnu.org/software/texinfo/ -->
<head>
<title>Using the GNU Compiler Collection (GCC): ARM NEON Intrinsics</title>

<meta name="description" content="Using the GNU Compiler Collection (GCC): ARM NEON Intrinsics">
<meta name="keywords" content="Using the GNU Compiler Collection (GCC): ARM NEON Intrinsics">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="index.html#Top" rel="start" title="Top">
<link href="Option-Index.html#Option-Index" rel="index" title="Option Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Target-Builtins.html#Target-Builtins" rel="up" title="Target Builtins">
<link href="ARM-ACLE-Intrinsics.html#ARM-ACLE-Intrinsics" rel="next" title="ARM ACLE Intrinsics">
<link href="ARM-iWMMXt-Built_002din-Functions.html#ARM-iWMMXt-Built_002din-Functions" rel="prev" title="ARM iWMMXt Built-in Functions">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.indentedblock {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smallindentedblock {margin-left: 3.2em; font-size: smaller}
div.smalllisp {margin-left: 3.2em}
kbd {font-style:oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nocodebreak {white-space:nowrap}
span.nolinebreak {white-space:nowrap}
span.roman {font-family:serif; font-weight:normal}
span.sansserif {font-family:sans-serif; font-weight:normal}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">
<a name="ARM-NEON-Intrinsics"></a>
<div class="header">
<p>
Next: <a href="ARM-ACLE-Intrinsics.html#ARM-ACLE-Intrinsics" accesskey="n" rel="next">ARM ACLE Intrinsics</a>, Previous: <a href="ARM-iWMMXt-Built_002din-Functions.html#ARM-iWMMXt-Built_002din-Functions" accesskey="p" rel="prev">ARM iWMMXt Built-in Functions</a>, Up: <a href="Target-Builtins.html#Target-Builtins" accesskey="u" rel="up">Target Builtins</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<a name="ARM-NEON-Intrinsics-1"></a>
<h4 class="subsection">6.57.8 ARM NEON Intrinsics</h4>

<p>These built-in intrinsics for the ARM Advanced SIMD extension are available
when the <samp>-mfpu=neon</samp> switch is used:
</p>

<a name="Addition"></a>
<h4 class="subsubsection">6.57.8.1 Addition</h4>

<ul>
<li> uint32x2_t vadd_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vadd_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vadd_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vadd_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vadd_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vadd_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vadd_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vadd_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vadd_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vaddq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vaddq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vaddq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vaddq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vaddq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vaddq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vaddq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vaddq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.i64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vaddq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vadd.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vaddl_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaddl.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vaddl_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaddl.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vaddl_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaddl.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vaddl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaddl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vaddl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaddl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vaddl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaddl.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vaddw_u32 (uint64x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaddw.u32 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vaddw_u16 (uint32x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaddw.u16 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vaddw_u8 (uint16x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaddw.u8 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vaddw_s32 (int64x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaddw.s32 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vaddw_s16 (int32x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaddw.s16 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vaddw_s8 (int16x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaddw.s8 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vhadd_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vhadd_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vhadd_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vhadd_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vhadd_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vhadd_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vhaddq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vhaddq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vhaddq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vhaddq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vhaddq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vhaddq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vhadd.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrhadd_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrhadd_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrhadd_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrhadd_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrhadd_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrhadd_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrhaddq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vrhaddq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrhaddq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vrhaddq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vrhaddq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrhaddq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrhadd.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqadd_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqadd_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqadd_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqadd_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqadd_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqadd_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vqadd_u64 (uint64x1_t, uint64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vqadd_s64 (int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vqaddq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vqaddq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vqaddq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqaddq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqaddq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqaddq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vqaddq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.u64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqaddq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqadd.s64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vaddhn_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaddhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vaddhn_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaddhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vaddhn_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaddhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vaddhn_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaddhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x4_t vaddhn_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaddhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x8_t vaddhn_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaddhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vraddhn_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vraddhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vraddhn_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vraddhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vraddhn_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vraddhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vraddhn_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vraddhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x4_t vraddhn_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vraddhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x8_t vraddhn_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vraddhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Multiplication"></a>
<h4 class="subsubsection">6.57.8.2 Multiplication</h4>

<ul>
<li> uint32x2_t vmul_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmul_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmul_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmul_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmul_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmul_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vmul_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vmul_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.p8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmulq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmulq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vmulq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmulq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmulq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vmulq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vmulq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vmulq_p8 (poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.p8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqdmulh_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqdmulh_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqdmulhq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqdmulhq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqrdmulh_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqrdmulh_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqrdmulhq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqrdmulhq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vmull_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmull_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmull_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vmull_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmull_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmull_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vmull_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.p8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqdmull_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmull.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqdmull_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmull.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Multiply_002daccumulate"></a>
<h4 class="subsubsection">6.57.8.3 Multiply-accumulate</h4>

<ul>
<li> uint32x2_t vmla_u32 (uint32x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmla_u16 (uint16x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmla_u8 (uint8x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmla_s32 (int32x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmla_s16 (int16x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmla_s8 (int8x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vmla_f32 (float32x2_t, float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmlaq_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmlaq_u16 (uint16x8_t, uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vmlaq_u8 (uint8x16_t, uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmlaq_s32 (int32x4_t, int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmlaq_s16 (int16x8_t, int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vmlaq_s8 (int8x16_t, int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vmlaq_f32 (float32x4_t, float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vmlal_u32 (uint64x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmlal_u16 (uint32x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmlal_u8 (uint16x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vmlal_s32 (int64x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmlal_s16 (int32x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmlal_s8 (int16x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqdmlal_s32 (int64x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqdmlal_s16 (int32x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Multiply_002dsubtract"></a>
<h4 class="subsubsection">6.57.8.4 Multiply-subtract</h4>

<ul>
<li> uint32x2_t vmls_u32 (uint32x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmls_u16 (uint16x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmls_u8 (uint8x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmls_s32 (int32x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmls_s16 (int16x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmls_s8 (int8x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vmls_f32 (float32x2_t, float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmlsq_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmlsq_u16 (uint16x8_t, uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vmlsq_u8 (uint8x16_t, uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmlsq_s32 (int32x4_t, int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmlsq_s16 (int16x8_t, int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vmlsq_s8 (int8x16_t, int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vmlsq_f32 (float32x4_t, float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vmlsl_u32 (uint64x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmlsl_u16 (uint32x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmlsl_u8 (uint16x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vmlsl_s32 (int64x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmlsl_s16 (int32x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmlsl_s8 (int16x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqdmlsl_s32 (int64x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlsl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqdmlsl_s16 (int32x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlsl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Fused_002dmultiply_002daccumulate"></a>
<h4 class="subsubsection">6.57.8.5 Fused-multiply-accumulate</h4>

<ul>
<li> float32x2_t vfma_f32 (float32x2_t, float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vfma.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vfmaq_f32 (float32x4_t, float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vfma.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Fused_002dmultiply_002dsubtract"></a>
<h4 class="subsubsection">6.57.8.6 Fused-multiply-subtract</h4>

<ul>
<li> float32x2_t vfms_f32 (float32x2_t, float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vfms.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vfmsq_f32 (float32x4_t, float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vfms.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Round-to-integral-_0028to-nearest_002c-ties-to-even_0029"></a>
<h4 class="subsubsection">6.57.8.7 Round to integral (to nearest, ties to even)</h4>

<ul>
<li> float32x2_t vrndn_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrintn.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrndqn_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrintn.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Round-to-integral-_0028to-nearest_002c-ties-away-from-zero_0029"></a>
<h4 class="subsubsection">6.57.8.8 Round to integral (to nearest, ties away from zero)</h4>

<ul>
<li> float32x2_t vrnda_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrinta.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrndqa_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrinta.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Round-to-integral-_0028towards-_002bInf_0029"></a>
<h4 class="subsubsection">6.57.8.9 Round to integral (towards +Inf)</h4>

<ul>
<li> float32x2_t vrndp_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrintp.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrndqp_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrintp.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Round-to-integral-_0028towards-_002dInf_0029"></a>
<h4 class="subsubsection">6.57.8.10 Round to integral (towards -Inf)</h4>

<ul>
<li> float32x2_t vrndm_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrintm.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrndqm_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrintm.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Round-to-integral-_0028towards-0_0029"></a>
<h4 class="subsubsection">6.57.8.11 Round to integral (towards 0)</h4>

<ul>
<li> float32x2_t vrnd_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrintz.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrndq_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrintz.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Subtraction"></a>
<h4 class="subsubsection">6.57.8.12 Subtraction</h4>

<ul>
<li> uint32x2_t vsub_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vsub_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vsub_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vsub_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vsub_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vsub_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vsub_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vsub_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vsub_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vsubq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsubq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vsubq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsubq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsubq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vsubq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsubq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsubq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.i64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vsubq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsub.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsubl_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsubl.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vsubl_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsubl.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsubl_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsubl.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsubl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsubl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsubl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsubl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsubl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsubl.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsubw_u32 (uint64x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsubw.u32 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vsubw_u16 (uint32x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsubw.u16 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsubw_u8 (uint16x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsubw.u8 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsubw_s32 (int64x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsubw.s32 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsubw_s16 (int32x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsubw.s16 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsubw_s8 (int16x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsubw.s8 <var>q0</var>, <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vhsub_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vhsub_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vhsub_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vhsub_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vhsub_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vhsub_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vhsubq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vhsubq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vhsubq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vhsubq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vhsubq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vhsubq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vhsub.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqsub_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqsub_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqsub_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqsub_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqsub_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqsub_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vqsub_u64 (uint64x1_t, uint64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vqsub_s64 (int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vqsubq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vqsubq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vqsubq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqsubq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqsubq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqsubq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vqsubq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.u64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqsubq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqsub.s64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vsubhn_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsubhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vsubhn_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsubhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vsubhn_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsubhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vsubhn_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vsubhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x4_t vsubhn_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vsubhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x8_t vsubhn_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vsubhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrsubhn_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrsubhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrsubhn_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrsubhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrsubhn_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrsubhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrsubhn_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrsubhn.i64 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrsubhn_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrsubhn.i32 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrsubhn_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrsubhn.i16 <var>d0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028equal_002dto_0029"></a>
<h4 class="subsubsection">6.57.8.13 Comparison (equal-to)</h4>

<ul>
<li> uint32x2_t vceq_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vceq_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vceq_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vceq_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vceq_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vceq_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vceq_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vceq_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vceqq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vceqq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vceqq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vceqq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vceqq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vceqq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vceqq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vceqq_p8 (poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vceq.i8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028greater_002dthan_002dor_002dequal_002dto_0029"></a>
<h4 class="subsubsection">6.57.8.14 Comparison (greater-than-or-equal-to)</h4>

<ul>
<li> uint32x2_t vcge_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vcge_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vcge_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcge_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcge_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vcge_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vcge_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcgeq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcgeq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcgeq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcgeq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcgeq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcgeq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcgeq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028less_002dthan_002dor_002dequal_002dto_0029"></a>
<h4 class="subsubsection">6.57.8.15 Comparison (less-than-or-equal-to)</h4>

<ul>
<li> uint32x2_t vcle_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vcle_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vcle_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcle_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcle_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vcle_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vcle_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcleq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcleq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcleq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcleq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcleq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcleq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcleq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcge.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028greater_002dthan_0029"></a>
<h4 class="subsubsection">6.57.8.16 Comparison (greater-than)</h4>

<ul>
<li> uint32x2_t vcgt_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vcgt_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vcgt_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcgt_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcgt_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vcgt_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vcgt_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcgtq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcgtq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcgtq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcgtq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcgtq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcgtq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcgtq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028less_002dthan_0029"></a>
<h4 class="subsubsection">6.57.8.17 Comparison (less-than)</h4>

<ul>
<li> uint32x2_t vclt_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vclt_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vclt_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vclt_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vclt_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vclt_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vclt_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcltq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcltq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcltq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcltq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcltq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vcltq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcltq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcgt.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028absolute-greater_002dthan_002dor_002dequal_002dto_0029"></a>
<h4 class="subsubsection">6.57.8.18 Comparison (absolute greater-than-or-equal-to)</h4>

<ul>
<li> uint32x2_t vcage_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vacge.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcageq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vacge.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028absolute-less_002dthan_002dor_002dequal_002dto_0029"></a>
<h4 class="subsubsection">6.57.8.19 Comparison (absolute less-than-or-equal-to)</h4>

<ul>
<li> uint32x2_t vcale_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vacge.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcaleq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vacge.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028absolute-greater_002dthan_0029"></a>
<h4 class="subsubsection">6.57.8.20 Comparison (absolute greater-than)</h4>

<ul>
<li> uint32x2_t vcagt_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vacgt.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcagtq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vacgt.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Comparison-_0028absolute-less_002dthan_0029"></a>
<h4 class="subsubsection">6.57.8.21 Comparison (absolute less-than)</h4>

<ul>
<li> uint32x2_t vcalt_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vacgt.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcaltq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vacgt.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Test-bits"></a>
<h4 class="subsubsection">6.57.8.22 Test bits</h4>

<ul>
<li> uint32x2_t vtst_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vtst_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtst_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vtst_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vtst_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtst_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtst_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vtstq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vtstq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vtstq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vtstq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vtstq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vtstq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vtstq_p8 (poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vtst.8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Absolute-difference"></a>
<h4 class="subsubsection">6.57.8.23 Absolute difference</h4>

<ul>
<li> uint32x2_t vabd_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vabd_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vabd_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vabd_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vabd_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vabd_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vabd_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vabdq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vabdq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vabdq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vabdq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vabdq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vabdq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vabdq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabd.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vabdl_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabdl.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vabdl_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabdl.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vabdl_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabdl.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vabdl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabdl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vabdl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabdl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vabdl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabdl.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Absolute-difference-and-accumulate"></a>
<h4 class="subsubsection">6.57.8.24 Absolute difference and accumulate</h4>

<ul>
<li> uint32x2_t vaba_u32 (uint32x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vaba_u16 (uint16x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vaba_u8 (uint8x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vaba_s32 (int32x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vaba_s16 (int16x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vaba_s8 (int8x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vabaq_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vabaq_u16 (uint16x8_t, uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vabaq_u8 (uint8x16_t, uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vabaq_s32 (int32x4_t, int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vabaq_s16 (int16x8_t, int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vabaq_s8 (int8x16_t, int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vaba.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vabal_u32 (uint64x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabal.u32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vabal_u16 (uint32x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabal.u16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vabal_u8 (uint16x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabal.u8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vabal_s32 (int64x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vabal_s16 (int32x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vabal_s8 (int16x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabal.s8 <var>q0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Maximum"></a>
<h4 class="subsubsection">6.57.8.25 Maximum</h4>

<ul>
<li> uint32x2_t vmax_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmax_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmax_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmax_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmax_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmax_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vmax_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmaxq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmaxq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vmaxq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmaxq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmaxq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vmaxq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vmaxq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmax.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Minimum"></a>
<h4 class="subsubsection">6.57.8.26 Minimum</h4>

<ul>
<li> uint32x2_t vmin_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmin_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmin_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmin_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmin_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmin_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vmin_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vminq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vminq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vminq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vminq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vminq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vminq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vminq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmin.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Pairwise-add"></a>
<h4 class="subsubsection">6.57.8.27 Pairwise add</h4>

<ul>
<li> uint32x2_t vpadd_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vpadd_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vpadd_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vpadd_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.i32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vpadd_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.i16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vpadd_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.i8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vpadd_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpadd.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vpaddl_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.u32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vpaddl_u16 (uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.u16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vpaddl_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.u8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vpaddl_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vpaddl_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vpaddl_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vpaddlq_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.u32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vpaddlq_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.u16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vpaddlq_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.u8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vpaddlq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vpaddlq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vpaddlq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vpaddl.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Pairwise-add_002c-single_005fopcode-widen-and-accumulate"></a>
<h4 class="subsubsection">6.57.8.28 Pairwise add, single_opcode widen and accumulate</h4>

<ul>
<li> uint64x1_t vpadal_u32 (uint64x1_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.u32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vpadal_u16 (uint32x2_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.u16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vpadal_u8 (uint16x4_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.u8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vpadal_s32 (int64x1_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vpadal_s16 (int32x2_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vpadal_s8 (int16x4_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vpadalq_u32 (uint64x2_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.u32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vpadalq_u16 (uint32x4_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.u16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vpadalq_u8 (uint16x8_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.u8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vpadalq_s32 (int64x2_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vpadalq_s16 (int32x4_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vpadalq_s8 (int16x8_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vpadal.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Folding-maximum"></a>
<h4 class="subsubsection">6.57.8.29 Folding maximum</h4>

<ul>
<li> uint32x2_t vpmax_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vpmax_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vpmax_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vpmax_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vpmax_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vpmax_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vpmax_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpmax.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Folding-minimum"></a>
<h4 class="subsubsection">6.57.8.30 Folding minimum</h4>

<ul>
<li> uint32x2_t vpmin_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vpmin_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vpmin_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vpmin_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vpmin_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vpmin_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vpmin_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vpmin.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>




<a name="Reciprocal-step"></a>
<h4 class="subsubsection">6.57.8.31 Reciprocal step</h4>

<ul>
<li> float32x2_t vrecps_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrecps.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrecpsq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrecps.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x2_t vrsqrts_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrsqrts.f32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrsqrtsq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrsqrts.f32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Vector-shift-left"></a>
<h4 class="subsubsection">6.57.8.32 Vector shift left</h4>

<ul>
<li> uint32x2_t vshl_u32 (uint32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vshl_u16 (uint16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vshl_u8 (uint8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vshl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vshl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vshl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vshl_u64 (uint64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vshl_s64 (int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vshlq_u32 (uint32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vshlq_u16 (uint16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vshlq_u8 (uint8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vshlq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vshlq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vshlq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vshlq_u64 (uint64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.u64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vshlq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vshl.s64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrshl_u32 (uint32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrshl_u16 (uint16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrshl_u8 (uint8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrshl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrshl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrshl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vrshl_u64 (uint64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vrshl_s64 (int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrshlq_u32 (uint32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vrshlq_u16 (uint16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrshlq_u8 (uint8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vrshlq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vrshlq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrshlq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vrshlq_u64 (uint64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.u64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vrshlq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrshl.s64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqshl_u32 (uint32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqshl_u16 (uint16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqshl_u8 (uint8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqshl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqshl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqshl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vqshl_u64 (uint64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vqshl_s64 (int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vqshlq_u32 (uint32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vqshlq_u16 (uint16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vqshlq_u8 (uint8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqshlq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqshlq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqshlq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vqshlq_u64 (uint64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqshlq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqrshl_u32 (uint32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqrshl_u16 (uint16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqrshl_u8 (uint8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqrshl_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s32 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqrshl_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s16 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqrshl_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s8 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vqrshl_u64 (uint64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vqrshl_s64 (int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s64 <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vqrshlq_u32 (uint32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vqrshlq_u16 (uint16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vqrshlq_u8 (uint8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqrshlq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s32 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqrshlq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s16 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqrshlq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s8 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vqrshlq_u64 (uint64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.u64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqrshlq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqrshl.s64 <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Vector-shift-left-by-constant"></a>
<h4 class="subsubsection">6.57.8.33 Vector shift left by constant</h4>

<ul>
<li> uint32x2_t vshl_n_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vshl_n_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vshl_n_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vshl_n_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vshl_n_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vshl_n_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vshl_n_u64 (uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vshl_n_s64 (int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vshlq_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vshlq_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vshlq_n_u8 (uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vshlq_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vshlq_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vshlq_n_s8 (int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vshlq_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vshlq_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshl.i64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqshl_n_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqshl_n_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqshl_n_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqshl_n_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqshl_n_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqshl_n_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vqshl_n_u64 (uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vqshl_n_s64 (int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vqshlq_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vqshlq_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vqshlq_n_u8 (uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqshlq_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqshlq_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqshlq_n_s8 (int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vqshlq_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.u64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vqshlq_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshl.s64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vqshlu_n_s64 (int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqshlu_n_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqshlu_n_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqshlu_n_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vqshluq_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vqshluq_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vqshluq_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vqshluq_n_s8 (int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshlu.s8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vshll_n_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshll.u32 <var>q0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vshll_n_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshll.u16 <var>q0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vshll_n_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshll.u8 <var>q0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vshll_n_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshll.s32 <var>q0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vshll_n_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshll.s16 <var>q0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vshll_n_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshll.s8 <var>q0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>




<a name="Vector-shift-right-by-constant"></a>
<h4 class="subsubsection">6.57.8.34 Vector shift right by constant</h4>

<ul>
<li> uint32x2_t vshr_n_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vshr_n_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vshr_n_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vshr_n_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vshr_n_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vshr_n_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vshr_n_u64 (uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vshr_n_s64 (int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vshrq_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vshrq_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vshrq_n_u8 (uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vshrq_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vshrq_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vshrq_n_s8 (int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vshrq_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.u64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vshrq_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshr.s64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrshr_n_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrshr_n_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrshr_n_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrshr_n_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrshr_n_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrshr_n_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vrshr_n_u64 (uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vrshr_n_s64 (int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrshrq_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vrshrq_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrshrq_n_u8 (uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vrshrq_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vrshrq_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrshrq_n_s8 (int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vrshrq_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.u64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vrshrq_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshr.s64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vshrn_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshrn.i64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vshrn_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshrn.i32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vshrn_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshrn.i16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vshrn_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshrn.i64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vshrn_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshrn.i32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vshrn_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vshrn.i16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrshrn_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshrn.i64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrshrn_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshrn.i32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrshrn_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshrn.i16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrshrn_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshrn.i64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrshrn_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshrn.i32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrshrn_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrshrn.i16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqshrn_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrn.u64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqshrn_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrn.u32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqshrn_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrn.u16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqshrn_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrn.s64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqshrn_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrn.s32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqshrn_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrn.s16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqrshrn_n_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrn.u64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqrshrn_n_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrn.u32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqrshrn_n_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrn.u16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqrshrn_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrn.s64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqrshrn_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrn.s32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqrshrn_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrn.s16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqshrun_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrun.s64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqshrun_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrun.s32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqshrun_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqshrun.s16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqrshrun_n_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrun.s64 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqrshrun_n_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrun.s32 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqrshrun_n_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrshrun.s16 <var>d0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>




<a name="Vector-shift-right-by-constant-and-accumulate"></a>
<h4 class="subsubsection">6.57.8.35 Vector shift right by constant and accumulate</h4>

<ul>
<li> uint32x2_t vsra_n_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vsra_n_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vsra_n_u8 (uint8x8_t, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vsra_n_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vsra_n_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vsra_n_s8 (int8x8_t, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vsra_n_u64 (uint64x1_t, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vsra_n_s64 (int64x1_t, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vsraq_n_u32 (uint32x4_t, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsraq_n_u16 (uint16x8_t, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vsraq_n_u8 (uint8x16_t, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsraq_n_s32 (int32x4_t, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsraq_n_s16 (int16x8_t, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vsraq_n_s8 (int8x16_t, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsraq_n_u64 (uint64x2_t, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.u64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsraq_n_s64 (int64x2_t, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsra.s64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrsra_n_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrsra_n_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrsra_n_u8 (uint8x8_t, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrsra_n_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrsra_n_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrsra_n_s8 (int8x8_t, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vrsra_n_u64 (uint64x1_t, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vrsra_n_s64 (int64x1_t, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrsraq_n_u32 (uint32x4_t, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vrsraq_n_u16 (uint16x8_t, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrsraq_n_u8 (uint8x16_t, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vrsraq_n_s32 (int32x4_t, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vrsraq_n_s16 (int16x8_t, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrsraq_n_s8 (int8x16_t, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vrsraq_n_u64 (uint64x2_t, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.u64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vrsraq_n_s64 (int64x2_t, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vrsra.s64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>




<a name="Vector-shift-right-and-insert"></a>
<h4 class="subsubsection">6.57.8.36 Vector shift right and insert</h4>

<ul>
<li> poly64x1_t vsri_n_p64 (poly64x1_t, poly64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vsri_n_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vsri_n_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vsri_n_u8 (uint8x8_t, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vsri_n_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vsri_n_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vsri_n_s8 (int8x8_t, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vsri_n_u64 (uint64x1_t, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vsri_n_s64 (int64x1_t, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vsri_n_p16 (poly16x4_t, poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vsri_n_p8 (poly8x8_t, poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly64x2_t vsriq_n_p64 (poly64x2_t, poly64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vsriq_n_u32 (uint32x4_t, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsriq_n_u16 (uint16x8_t, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vsriq_n_u8 (uint8x16_t, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsriq_n_s32 (int32x4_t, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsriq_n_s16 (int16x8_t, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vsriq_n_s8 (int8x16_t, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsriq_n_u64 (uint64x2_t, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsriq_n_s64 (int64x2_t, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vsriq_n_p16 (poly16x8_t, poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vsriq_n_p8 (poly8x16_t, poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsri.8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>




<a name="Vector-shift-left-and-insert"></a>
<h4 class="subsubsection">6.57.8.37 Vector shift left and insert</h4>

<ul>
<li> poly64x1_t vsli_n_p64 (poly64x1_t, poly64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vsli_n_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vsli_n_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vsli_n_u8 (uint8x8_t, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vsli_n_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vsli_n_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vsli_n_s8 (int8x8_t, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vsli_n_u64 (uint64x1_t, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vsli_n_s64 (int64x1_t, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.64 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vsli_n_p16 (poly16x4_t, poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.16 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vsli_n_p8 (poly8x8_t, poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.8 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly64x2_t vsliq_n_p64 (poly64x2_t, poly64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vsliq_n_u32 (uint32x4_t, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsliq_n_u16 (uint16x8_t, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vsliq_n_u8 (uint8x16_t, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsliq_n_s32 (int32x4_t, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsliq_n_s16 (int16x8_t, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vsliq_n_s8 (int8x16_t, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsliq_n_u64 (uint64x2_t, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsliq_n_s64 (int64x2_t, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.64 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vsliq_n_p16 (poly16x8_t, poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.16 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vsliq_n_p8 (poly8x16_t, poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vsli.8 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>




<a name="Absolute-value"></a>
<h4 class="subsubsection">6.57.8.38 Absolute value</h4>

<ul>
<li> float32x2_t vabs_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vabs_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vabs_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vabs_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vabsq_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vabsq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vabsq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vabsq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vabs.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqabs_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqabs.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqabs_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqabs.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqabs_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqabs.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqabsq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqabs.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqabsq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqabs.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqabsq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqabs.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Negation"></a>
<h4 class="subsubsection">6.57.8.39 Negation</h4>

<ul>
<li> float32x2_t vneg_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vneg_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vneg_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vneg_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vnegq_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vnegq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vnegq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vnegq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vneg.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqneg_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqneg.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqneg_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqneg.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqneg_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqneg.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vqnegq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqneg.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vqnegq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqneg.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vqnegq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vqneg.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Bitwise-not"></a>
<h4 class="subsubsection">6.57.8.40 Bitwise not</h4>

<ul>
<li> uint32x2_t vmvn_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmvn_u16 (uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmvn_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmvn_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmvn_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmvn_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vmvn_p8 (poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmvnq_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmvnq_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vmvnq_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmvnq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmvnq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vmvnq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vmvnq_p8 (poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmvn <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Count-leading-sign-bits"></a>
<h4 class="subsubsection">6.57.8.41 Count leading sign bits</h4>

<ul>
<li> int32x2_t vcls_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcls.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vcls_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcls.s16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vcls_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcls.s8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vclsq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcls.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vclsq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcls.s16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vclsq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcls.s8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Count-leading-zeros"></a>
<h4 class="subsubsection">6.57.8.42 Count leading zeros</h4>

<ul>
<li> uint32x2_t vclz_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vclz_u16 (uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vclz_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vclz_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vclz_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vclz_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vclzq_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vclzq_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vclzq_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vclzq_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vclzq_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vclzq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vclz.i8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Count-number-of-set-bits"></a>
<h4 class="subsubsection">6.57.8.43 Count number of set bits</h4>

<ul>
<li> uint8x8_t vcnt_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcnt.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vcnt_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcnt.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vcnt_p8 (poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vcnt.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vcntq_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcnt.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vcntq_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcnt.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vcntq_p8 (poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vcnt.8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Reciprocal-estimate"></a>
<h4 class="subsubsection">6.57.8.44 Reciprocal estimate</h4>

<ul>
<li> float32x2_t vrecpe_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrecpe.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrecpe_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrecpe.u32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrecpeq_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrecpe.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrecpeq_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrecpe.u32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Reciprocal-square_002droot-estimate"></a>
<h4 class="subsubsection">6.57.8.45 Reciprocal square-root estimate</h4>

<ul>
<li> float32x2_t vrsqrte_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrsqrte.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vrsqrte_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrsqrte.u32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrsqrteq_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrsqrte.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrsqrteq_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrsqrte.u32 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Get-lanes-from-a-vector"></a>
<h4 class="subsubsection">6.57.8.46 Get lanes from a vector</h4>

<ul>
<li> uint32_t vget_lane_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16_t vget_lane_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u16 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint8_t vget_lane_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u8 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32_t vget_lane_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16_t vget_lane_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.s16 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int8_t vget_lane_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.s8 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32_t vget_lane_f32 (float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly16_t vget_lane_p16 (poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u16 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly8_t vget_lane_p8 (poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u8 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint64_t vget_lane_u64 (uint64x1_t, const int)
</li></ul>


<ul>
<li> int64_t vget_lane_s64 (int64x1_t, const int)
</li></ul>


<ul>
<li> uint32_t vgetq_lane_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16_t vgetq_lane_u16 (uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u16 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint8_t vgetq_lane_u8 (uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u8 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32_t vgetq_lane_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16_t vgetq_lane_s16 (int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.s16 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int8_t vgetq_lane_s8 (int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.s8 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32_t vgetq_lane_f32 (float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly16_t vgetq_lane_p16 (poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u16 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly8_t vgetq_lane_p8 (poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.u8 <var>r0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint64_t vgetq_lane_u64 (uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>r0</var>, <var>r0</var>, <var>d0</var></code> <em>or</em> <code>fmrrd <var>r0</var>, <var>r0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64_t vgetq_lane_s64 (int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>r0</var>, <var>r0</var>, <var>d0</var></code> <em>or</em> <code>fmrrd <var>r0</var>, <var>r0</var>, <var>d0</var></code>
</li></ul>




<a name="Set-lanes-in-a-vector"></a>
<h4 class="subsubsection">6.57.8.47 Set lanes in a vector</h4>

<ul>
<li> uint32x2_t vset_lane_u32 (uint32_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vset_lane_u16 (uint16_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.16 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vset_lane_u8 (uint8_t, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.8 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> int32x2_t vset_lane_s32 (int32_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> int16x4_t vset_lane_s16 (int16_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.16 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> int8x8_t vset_lane_s8 (int8_t, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.8 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> float32x2_t vset_lane_f32 (float32_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vset_lane_p16 (poly16_t, poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.16 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vset_lane_p8 (poly8_t, poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.8 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vset_lane_u64 (uint64_t, uint64x1_t, const int)
</li></ul>


<ul>
<li> int64x1_t vset_lane_s64 (int64_t, int64x1_t, const int)
</li></ul>


<ul>
<li> uint32x4_t vsetq_lane_u32 (uint32_t, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vsetq_lane_u16 (uint16_t, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.16 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vsetq_lane_u8 (uint8_t, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.8 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> int32x4_t vsetq_lane_s32 (int32_t, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> int16x8_t vsetq_lane_s16 (int16_t, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.16 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> int8x16_t vsetq_lane_s8 (int8_t, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.8 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> float32x4_t vsetq_lane_f32 (float32_t, float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.32 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vsetq_lane_p16 (poly16_t, poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.16 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vsetq_lane_p8 (poly8_t, poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov.8 <var>d0</var>[<var>0</var>], <var>r0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vsetq_lane_u64 (uint64_t, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int64x2_t vsetq_lane_s64 (int64_t, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>r0</var>, <var>r0</var></code>
</li></ul>




<a name="Create-vector-from-literal-bit-pattern"></a>
<h4 class="subsubsection">6.57.8.48 Create vector from literal bit pattern</h4>

<ul>
<li> poly64x1_t vcreate_p64 (uint64_t)
</li></ul>


<ul>
<li> uint32x2_t vcreate_u32 (uint64_t)
</li></ul>


<ul>
<li> uint16x4_t vcreate_u16 (uint64_t)
</li></ul>


<ul>
<li> uint8x8_t vcreate_u8 (uint64_t)
</li></ul>


<ul>
<li> int32x2_t vcreate_s32 (uint64_t)
</li></ul>


<ul>
<li> int16x4_t vcreate_s16 (uint64_t)
</li></ul>


<ul>
<li> int8x8_t vcreate_s8 (uint64_t)
</li></ul>


<ul>
<li> uint64x1_t vcreate_u64 (uint64_t)
</li></ul>


<ul>
<li> int64x1_t vcreate_s64 (uint64_t)
</li></ul>


<ul>
<li> float32x2_t vcreate_f32 (uint64_t)
</li></ul>


<ul>
<li> poly16x4_t vcreate_p16 (uint64_t)
</li></ul>


<ul>
<li> poly8x8_t vcreate_p8 (uint64_t)
</li></ul>




<a name="Set-all-lanes-to-the-same-value"></a>
<h4 class="subsubsection">6.57.8.49 Set all lanes to the same value</h4>

<ul>
<li> uint32x2_t vdup_n_u32 (uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vdup_n_u16 (uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vdup_n_u8 (uint8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int32x2_t vdup_n_s32 (int32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int16x4_t vdup_n_s16 (int16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int8x8_t vdup_n_s8 (int8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> float32x2_t vdup_n_f32 (float32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vdup_n_p16 (poly16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vdup_n_p8 (poly8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly64x1_t vdup_n_p64 (poly64_t)
</li></ul>


<ul>
<li> uint64x1_t vdup_n_u64 (uint64_t)
</li></ul>


<ul>
<li> int64x1_t vdup_n_s64 (int64_t)
</li></ul>


<ul>
<li> poly64x2_t vdupq_n_p64 (poly64_t)
</li></ul>


<ul>
<li> uint32x4_t vdupq_n_u32 (uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vdupq_n_u16 (uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vdupq_n_u8 (uint8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int32x4_t vdupq_n_s32 (int32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int16x8_t vdupq_n_s16 (int16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int8x16_t vdupq_n_s8 (int8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> float32x4_t vdupq_n_f32 (float32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vdupq_n_p16 (poly16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vdupq_n_p8 (poly8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vdupq_n_u64 (uint64_t)
</li></ul>


<ul>
<li> int64x2_t vdupq_n_s64 (int64_t)
</li></ul>


<ul>
<li> uint32x2_t vmov_n_u32 (uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmov_n_u16 (uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmov_n_u8 (uint8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmov_n_s32 (int32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmov_n_s16 (int16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmov_n_s8 (int8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> float32x2_t vmov_n_f32 (float32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vmov_n_p16 (poly16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vmov_n_p8 (poly8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vmov_n_u64 (uint64_t)
</li></ul>


<ul>
<li> int64x1_t vmov_n_s64 (int64_t)
</li></ul>


<ul>
<li> uint32x4_t vmovq_n_u32 (uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmovq_n_u16 (uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vmovq_n_u8 (uint8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmovq_n_s32 (int32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmovq_n_s16 (int16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> int8x16_t vmovq_n_s8 (int8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> float32x4_t vmovq_n_f32 (float32_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vmovq_n_p16 (poly16_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vmovq_n_p8 (poly8_t)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>r0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vmovq_n_u64 (uint64_t)
</li></ul>


<ul>
<li> int64x2_t vmovq_n_s64 (int64_t)
</li></ul>


<ul>
<li> uint32x2_t vdup_lane_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vdup_lane_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint8x8_t vdup_lane_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vdup_lane_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vdup_lane_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int8x8_t vdup_lane_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x2_t vdup_lane_f32 (float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly16x4_t vdup_lane_p16 (poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly8x8_t vdup_lane_p8 (poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly64x1_t vdup_lane_p64 (poly64x1_t, const int)
</li></ul>


<ul>
<li> uint64x1_t vdup_lane_u64 (uint64x1_t, const int)
</li></ul>


<ul>
<li> int64x1_t vdup_lane_s64 (int64x1_t, const int)
</li></ul>


<ul>
<li> uint32x4_t vdupq_lane_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vdupq_lane_u16 (uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint8x16_t vdupq_lane_u8 (uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vdupq_lane_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vdupq_lane_s16 (int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int8x16_t vdupq_lane_s8 (int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vdupq_lane_f32 (float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.32 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly16x8_t vdupq_lane_p16 (poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.16 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly8x16_t vdupq_lane_p8 (poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vdup.8 <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> poly64x2_t vdupq_lane_p64 (poly64x1_t, const int)
</li></ul>


<ul>
<li> uint64x2_t vdupq_lane_u64 (uint64x1_t, const int)
</li></ul>


<ul>
<li> int64x2_t vdupq_lane_s64 (int64x1_t, const int)
</li></ul>




<a name="Combining-vectors"></a>
<h4 class="subsubsection">6.57.8.50 Combining vectors</h4>

<ul>
<li> poly64x2_t vcombine_p64 (poly64x1_t, poly64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vcombine_u32 (uint32x2_t, uint32x2_t)
</li></ul>


<ul>
<li> uint16x8_t vcombine_u16 (uint16x4_t, uint16x4_t)
</li></ul>


<ul>
<li> uint8x16_t vcombine_u8 (uint8x8_t, uint8x8_t)
</li></ul>


<ul>
<li> int32x4_t vcombine_s32 (int32x2_t, int32x2_t)
</li></ul>


<ul>
<li> int16x8_t vcombine_s16 (int16x4_t, int16x4_t)
</li></ul>


<ul>
<li> int8x16_t vcombine_s8 (int8x8_t, int8x8_t)
</li></ul>


<ul>
<li> uint64x2_t vcombine_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x2_t vcombine_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> float32x4_t vcombine_f32 (float32x2_t, float32x2_t)
</li></ul>


<ul>
<li> poly16x8_t vcombine_p16 (poly16x4_t, poly16x4_t)
</li></ul>


<ul>
<li> poly8x16_t vcombine_p8 (poly8x8_t, poly8x8_t)
</li></ul>




<a name="Splitting-vectors"></a>
<h4 class="subsubsection">6.57.8.51 Splitting vectors</h4>

<ul>
<li> poly64x1_t vget_high_p64 (poly64x2_t)
</li></ul>


<ul>
<li> uint32x2_t vget_high_u32 (uint32x4_t)
</li></ul>


<ul>
<li> uint16x4_t vget_high_u16 (uint16x8_t)
</li></ul>


<ul>
<li> uint8x8_t vget_high_u8 (uint8x16_t)
</li></ul>


<ul>
<li> int32x2_t vget_high_s32 (int32x4_t)
</li></ul>


<ul>
<li> int16x4_t vget_high_s16 (int16x8_t)
</li></ul>


<ul>
<li> int8x8_t vget_high_s8 (int8x16_t)
</li></ul>


<ul>
<li> uint64x1_t vget_high_u64 (uint64x2_t)
</li></ul>


<ul>
<li> int64x1_t vget_high_s64 (int64x2_t)
</li></ul>


<ul>
<li> float32x2_t vget_high_f32 (float32x4_t)
</li></ul>


<ul>
<li> poly16x4_t vget_high_p16 (poly16x8_t)
</li></ul>


<ul>
<li> poly8x8_t vget_high_p8 (poly8x16_t)
</li></ul>


<ul>
<li> uint32x2_t vget_low_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vget_low_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vget_low_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vget_low_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vget_low_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vget_low_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vget_low_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vget_low_p16 (poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vget_low_p8 (poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vmov <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly64x1_t vget_low_p64 (poly64x2_t)
</li></ul>


<ul>
<li> uint64x1_t vget_low_u64 (uint64x2_t)
</li></ul>


<ul>
<li> int64x1_t vget_low_s64 (int64x2_t)
</li></ul>




<a name="Conversions"></a>
<h4 class="subsubsection">6.57.8.52 Conversions</h4>

<ul>
<li> float32x2_t vcvt_f32_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.u32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vcvt_f32_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.s32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcvt_u32_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.u32.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vcvt_s32_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.s32.f32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x4_t vcvtq_f32_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.u32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vcvtq_f32_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.s32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcvtq_u32_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.u32.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vcvtq_s32_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.s32.f32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float16x4_t vcvt_f16_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f16.f32 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vcvt_f32_f16 (float16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.f16 <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vcvt_n_f32_u32 (uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.u32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> float32x2_t vcvt_n_f32_s32 (int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.s32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vcvt_n_u32_f32 (float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.u32.f32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vcvt_n_s32_f32 (float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.s32.f32 <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> float32x4_t vcvtq_n_f32_u32 (uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.u32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> float32x4_t vcvtq_n_f32_s32 (int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.f32.s32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vcvtq_n_u32_f32 (float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.u32.f32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vcvtq_n_s32_f32 (float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vcvt.s32.f32 <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>




<a name="Move_002c-single_005fopcode-narrowing"></a>
<h4 class="subsubsection">6.57.8.53 Move, single_opcode narrowing</h4>

<ul>
<li> uint32x2_t vmovn_u64 (uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmovn.i64 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vmovn_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmovn.i32 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vmovn_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmovn.i16 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vmovn_s64 (int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmovn.i64 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x4_t vmovn_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmovn.i32 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x8_t vmovn_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmovn.i16 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqmovn_u64 (uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovn.u64 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqmovn_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovn.u32 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqmovn_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovn.u16 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x2_t vqmovn_s64 (int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovn.s64 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x4_t vqmovn_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovn.s32 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x8_t vqmovn_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovn.s16 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vqmovun_s64 (int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovun.s64 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vqmovun_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovun.s32 <var>d0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vqmovun_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vqmovun.s16 <var>d0</var>, <var>q0</var></code>
</li></ul>




<a name="Move_002c-single_005fopcode-long"></a>
<h4 class="subsubsection">6.57.8.54 Move, single_opcode long</h4>

<ul>
<li> uint64x2_t vmovl_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmovl.u32 <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vmovl_u16 (uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmovl.u16 <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vmovl_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmovl.u8 <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x2_t vmovl_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vmovl.s32 <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x4_t vmovl_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vmovl.s16 <var>q0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x8_t vmovl_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vmovl.s8 <var>q0</var>, <var>d0</var></code>
</li></ul>




<a name="Table-lookup"></a>
<h4 class="subsubsection">6.57.8.55 Table lookup</h4>

<ul>
<li> poly8x8_t vtbl1_p8 (poly8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbl1_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbl1_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vtbl2_p8 (poly8x8x2_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbl2_s8 (int8x8x2_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbl2_u8 (uint8x8x2_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vtbl3_p8 (poly8x8x3_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbl3_s8 (int8x8x3_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbl3_u8 (uint8x8x3_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vtbl4_p8 (poly8x8x4_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbl4_s8 (int8x8x4_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbl4_u8 (uint8x8x4_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbl.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, <var>d0</var></code>
</li></ul>




<a name="Extended-table-lookup"></a>
<h4 class="subsubsection">6.57.8.56 Extended table lookup</h4>

<ul>
<li> poly8x8_t vtbx1_p8 (poly8x8_t, poly8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbx1_s8 (int8x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbx1_u8 (uint8x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vtbx2_p8 (poly8x8_t, poly8x8x2_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbx2_s8 (int8x8_t, int8x8x2_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbx2_u8 (uint8x8_t, uint8x8x2_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vtbx3_p8 (poly8x8_t, poly8x8x3_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbx3_s8 (int8x8_t, int8x8x3_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbx3_u8 (uint8x8_t, uint8x8x3_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vtbx4_p8 (poly8x8_t, poly8x8x4_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vtbx4_s8 (int8x8_t, int8x8x4_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vtbx4_u8 (uint8x8_t, uint8x8x4_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtbx.8 <var>d0</var>, {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, <var>d0</var></code>
</li></ul>




<a name="Multiply_002c-lane"></a>
<h4 class="subsubsection">6.57.8.57 Multiply, lane</h4>

<ul>
<li> float32x2_t vmul_lane_f32 (float32x2_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.f32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vmul_lane_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vmul_lane_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vmul_lane_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vmul_lane_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vmulq_lane_f32 (float32x4_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.f32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmulq_lane_u32 (uint32x4_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vmulq_lane_u16 (uint16x8_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmulq_lane_s32 (int32x4_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vmulq_lane_s16 (int16x8_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Long-multiply_002c-lane"></a>
<h4 class="subsubsection">6.57.8.58 Long multiply, lane</h4>

<ul>
<li> uint64x2_t vmull_lane_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmull.u32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmull_lane_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmull.u16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vmull_lane_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmull.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmull_lane_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmull.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Saturating-doubling-long-multiply_002c-lane"></a>
<h4 class="subsubsection">6.57.8.59 Saturating doubling long multiply, lane</h4>

<ul>
<li> int64x2_t vqdmull_lane_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmull.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqdmull_lane_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmull.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Saturating-doubling-multiply-high_002c-lane"></a>
<h4 class="subsubsection">6.57.8.60 Saturating doubling multiply high, lane</h4>

<ul>
<li> int32x4_t vqdmulhq_lane_s32 (int32x4_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vqdmulhq_lane_s16 (int16x8_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vqdmulh_lane_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vqdmulh_lane_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqrdmulhq_lane_s32 (int32x4_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vqrdmulhq_lane_s16 (int16x8_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vqrdmulh_lane_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vqrdmulh_lane_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Multiply_002daccumulate_002c-lane"></a>
<h4 class="subsubsection">6.57.8.61 Multiply-accumulate, lane</h4>

<ul>
<li> float32x2_t vmla_lane_f32 (float32x2_t, float32x2_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.f32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vmla_lane_u32 (uint32x2_t, uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vmla_lane_u16 (uint16x4_t, uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vmla_lane_s32 (int32x2_t, int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vmla_lane_s16 (int16x4_t, int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vmlaq_lane_f32 (float32x4_t, float32x4_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.f32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlaq_lane_u32 (uint32x4_t, uint32x4_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vmlaq_lane_u16 (uint16x8_t, uint16x8_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlaq_lane_s32 (int32x4_t, int32x4_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vmlaq_lane_s16 (int16x8_t, int16x8_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vmlal_lane_u32 (uint64x2_t, uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlal_lane_u16 (uint32x4_t, uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vmlal_lane_s32 (int64x2_t, int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlal_lane_s16 (int32x4_t, int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vqdmlal_lane_s32 (int64x2_t, int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmlal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqdmlal_lane_s16 (int32x4_t, int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmlal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Multiply_002dsubtract_002c-lane"></a>
<h4 class="subsubsection">6.57.8.62 Multiply-subtract, lane</h4>

<ul>
<li> float32x2_t vmls_lane_f32 (float32x2_t, float32x2_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.f32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vmls_lane_u32 (uint32x2_t, uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vmls_lane_u16 (uint16x4_t, uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vmls_lane_s32 (int32x2_t, int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vmls_lane_s16 (int16x4_t, int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vmlsq_lane_f32 (float32x4_t, float32x4_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.f32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlsq_lane_u32 (uint32x4_t, uint32x4_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vmlsq_lane_u16 (uint16x8_t, uint16x8_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlsq_lane_s32 (int32x4_t, int32x4_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vmlsq_lane_s16 (int16x8_t, int16x8_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vmlsl_lane_u32 (uint64x2_t, uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlsl_lane_u16 (uint32x4_t, uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vmlsl_lane_s32 (int64x2_t, int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlsl_lane_s16 (int32x4_t, int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vqdmlsl_lane_s32 (int64x2_t, int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmlsl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqdmlsl_lane_s16 (int32x4_t, int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vqdmlsl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-multiply-by-scalar"></a>
<h4 class="subsubsection">6.57.8.63 Vector multiply by scalar</h4>

<ul>
<li> float32x2_t vmul_n_f32 (float32x2_t, float32_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.f32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vmul_n_u32 (uint32x2_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vmul_n_u16 (uint16x4_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vmul_n_s32 (int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vmul_n_s16 (int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vmulq_n_f32 (float32x4_t, float32_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.f32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmulq_n_u32 (uint32x4_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vmulq_n_u16 (uint16x8_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmulq_n_s32 (int32x4_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vmulq_n_s16 (int16x8_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmul.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-long-multiply-by-scalar"></a>
<h4 class="subsubsection">6.57.8.64 Vector long multiply by scalar</h4>

<ul>
<li> uint64x2_t vmull_n_u32 (uint32x2_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.u32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmull_n_u16 (uint16x4_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.u16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vmull_n_s32 (int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmull_n_s16 (int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmull.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-saturating-doubling-long-multiply-by-scalar"></a>
<h4 class="subsubsection">6.57.8.65 Vector saturating doubling long multiply by scalar</h4>

<ul>
<li> int64x2_t vqdmull_n_s32 (int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmull.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqdmull_n_s16 (int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmull.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-saturating-doubling-multiply-high-by-scalar"></a>
<h4 class="subsubsection">6.57.8.66 Vector saturating doubling multiply high by scalar</h4>

<ul>
<li> int32x4_t vqdmulhq_n_s32 (int32x4_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vqdmulhq_n_s16 (int16x8_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vqdmulh_n_s32 (int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vqdmulh_n_s16 (int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmulh.s16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqrdmulhq_n_s32 (int32x4_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vqrdmulhq_n_s16 (int16x8_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vqrdmulh_n_s32 (int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vqrdmulh_n_s16 (int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqrdmulh.s16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-multiply_002daccumulate-by-scalar"></a>
<h4 class="subsubsection">6.57.8.67 Vector multiply-accumulate by scalar</h4>

<ul>
<li> float32x2_t vmla_n_f32 (float32x2_t, float32x2_t, float32_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.f32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vmla_n_u32 (uint32x2_t, uint32x2_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vmla_n_u16 (uint16x4_t, uint16x4_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vmla_n_s32 (int32x2_t, int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vmla_n_s16 (int16x4_t, int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vmlaq_n_f32 (float32x4_t, float32x4_t, float32_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.f32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlaq_n_u32 (uint32x4_t, uint32x4_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vmlaq_n_u16 (uint16x8_t, uint16x8_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlaq_n_s32 (int32x4_t, int32x4_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vmlaq_n_s16 (int16x8_t, int16x8_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmla.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vmlal_n_u32 (uint64x2_t, uint32x2_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlal_n_u16 (uint32x4_t, uint16x4_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.u16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vmlal_n_s32 (int64x2_t, int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlal_n_s16 (int32x4_t, int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmlal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vqdmlal_n_s32 (int64x2_t, int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlal.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqdmlal_n_s16 (int32x4_t, int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlal.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-multiply_002dsubtract-by-scalar"></a>
<h4 class="subsubsection">6.57.8.68 Vector multiply-subtract by scalar</h4>

<ul>
<li> float32x2_t vmls_n_f32 (float32x2_t, float32x2_t, float32_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.f32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vmls_n_u32 (uint32x2_t, uint32x2_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vmls_n_u16 (uint16x4_t, uint16x4_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vmls_n_s32 (int32x2_t, int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vmls_n_s16 (int16x4_t, int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>d0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vmlsq_n_f32 (float32x4_t, float32x4_t, float32_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.f32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlsq_n_u32 (uint32x4_t, uint32x4_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vmlsq_n_u16 (uint16x8_t, uint16x8_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlsq_n_s32 (int32x4_t, int32x4_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i32 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vmlsq_n_s16 (int16x8_t, int16x8_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmls.i16 <var>q0</var>, <var>q0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vmlsl_n_u32 (uint64x2_t, uint32x2_t, uint32_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vmlsl_n_u16 (uint32x4_t, uint16x4_t, uint16_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.u16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vmlsl_n_s32 (int64x2_t, int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vmlsl_n_s16 (int32x4_t, int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vmlsl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vqdmlsl_n_s32 (int64x2_t, int32x2_t, int32_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlsl.s32 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vqdmlsl_n_s16 (int32x4_t, int16x4_t, int16_t)
<br><em>Form of expected instruction(s):</em> <code>vqdmlsl.s16 <var>q0</var>, <var>d0</var>, <var>d0</var>[<var>0</var>]</code>
</li></ul>




<a name="Vector-extract"></a>
<h4 class="subsubsection">6.57.8.69 Vector extract</h4>

<ul>
<li> poly64x1_t vext_p64 (poly64x1_t, poly64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.64 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vext_u32 (uint32x2_t, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.32 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vext_u16 (uint16x4_t, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.16 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vext_u8 (uint8x8_t, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.8 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x2_t vext_s32 (int32x2_t, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.32 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x4_t vext_s16 (int16x4_t, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.16 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x8_t vext_s8 (int8x8_t, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.8 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vext_u64 (uint64x1_t, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.64 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x1_t vext_s64 (int64x1_t, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.64 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> float32x2_t vext_f32 (float32x2_t, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.32 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vext_p16 (poly16x4_t, poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.16 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vext_p8 (poly8x8_t, poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.8 <var>d0</var>, <var>d0</var>, <var>d0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly64x2_t vextq_p64 (poly64x2_t, poly64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.64 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vextq_u32 (uint32x4_t, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.32 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vextq_u16 (uint16x8_t, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.16 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vextq_u8 (uint8x16_t, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.8 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int32x4_t vextq_s32 (int32x4_t, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.32 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int16x8_t vextq_s16 (int16x8_t, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.16 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int8x16_t vextq_s8 (int8x16_t, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.8 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vextq_u64 (uint64x2_t, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.64 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> int64x2_t vextq_s64 (int64x2_t, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.64 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> float32x4_t vextq_f32 (float32x4_t, float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.32 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vextq_p16 (poly16x8_t, poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.16 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vextq_p8 (poly8x16_t, poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vext.8 <var>q0</var>, <var>q0</var>, <var>q0</var>, #<var>0</var></code>
</li></ul>




<a name="Reverse-elements"></a>
<h4 class="subsubsection">6.57.8.70 Reverse elements</h4>

<ul>
<li> uint32x2_t vrev64_u32 (uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrev64_u16 (uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrev64_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vrev64_s32 (int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrev64_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrev64_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vrev64_f32 (float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.32 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vrev64_p16 (poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vrev64_p8 (poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vrev64q_u32 (uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vrev64q_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrev64q_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vrev64q_s32 (int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vrev64q_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrev64q_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vrev64q_f32 (float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.32 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vrev64q_p16 (poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vrev64q_p8 (poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev64.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vrev32_u16 (uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vrev32_s16 (int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrev32_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrev32_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vrev32_p16 (poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.16 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vrev32_p8 (poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vrev32q_u16 (uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vrev32q_s16 (int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrev32q_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrev32q_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vrev32q_p16 (poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.16 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vrev32q_p8 (poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev32.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vrev16_u8 (uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev16.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vrev16_s8 (int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev16.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vrev16_p8 (poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vrev16.8 <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vrev16q_u8 (uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev16.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vrev16q_s8 (int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev16.8 <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vrev16q_p8 (poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vrev16.8 <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Bit-selection"></a>
<h4 class="subsubsection">6.57.8.71 Bit selection</h4>

<ul>
<li> poly64x1_t vbsl_p64 (uint64x1_t, poly64x1_t, poly64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint32x2_t vbsl_u32 (uint32x2_t, uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vbsl_u16 (uint16x4_t, uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vbsl_u8 (uint8x8_t, uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vbsl_s32 (uint32x2_t, int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vbsl_s16 (uint16x4_t, int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vbsl_s8 (uint8x8_t, int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vbsl_u64 (uint64x1_t, uint64x1_t, uint64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int64x1_t vbsl_s64 (uint64x1_t, int64x1_t, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> float32x2_t vbsl_f32 (uint32x2_t, float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly16x4_t vbsl_p16 (uint16x4_t, poly16x4_t, poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly8x8_t vbsl_p8 (uint8x8_t, poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbit <var>d0</var>, <var>d0</var>, <var>d0</var></code> <em>or</em> <code>vbif <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> poly64x2_t vbslq_p64 (uint64x2_t, poly64x2_t, poly64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint32x4_t vbslq_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vbslq_u16 (uint16x8_t, uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vbslq_u8 (uint8x16_t, uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vbslq_s32 (uint32x4_t, int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vbslq_s16 (uint16x8_t, int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vbslq_s8 (uint8x16_t, int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vbslq_u64 (uint64x2_t, uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vbslq_s64 (uint64x2_t, int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> float32x4_t vbslq_f32 (uint32x4_t, float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly16x8_t vbslq_p16 (uint16x8_t, poly16x8_t, poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> poly8x16_t vbslq_p8 (uint8x16_t, poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vbsl <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbit <var>q0</var>, <var>q0</var>, <var>q0</var></code> <em>or</em> <code>vbif <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Transpose-elements"></a>
<h4 class="subsubsection">6.57.8.72 Transpose elements</h4>

<ul>
<li> uint16x4x2_t vtrn_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint8x8x2_t vtrn_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int16x4x2_t vtrn_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int8x8x2_t vtrn_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> poly16x4x2_t vtrn_p16 (poly16x4_t, poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> poly8x8x2_t vtrn_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> float32x2x2_t vtrn_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint32x2x2_t vtrn_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int32x2x2_t vtrn_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint32x4x2_t vtrnq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> uint16x8x2_t vtrnq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> uint8x16x2_t vtrnq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.8 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int32x4x2_t vtrnq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int16x8x2_t vtrnq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int8x16x2_t vtrnq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.8 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> float32x4x2_t vtrnq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> poly16x8x2_t vtrnq_p16 (poly16x8_t, poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> poly8x16x2_t vtrnq_p8 (poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vtrn.8 <var>q0</var>, <var>q1</var></code>
</li></ul>




<a name="Zip-elements"></a>
<h4 class="subsubsection">6.57.8.73 Zip elements</h4>

<ul>
<li> uint16x4x2_t vzip_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint8x8x2_t vzip_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int16x4x2_t vzip_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int8x8x2_t vzip_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> poly16x4x2_t vzip_p16 (poly16x4_t, poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> poly8x8x2_t vzip_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> float32x2x2_t vzip_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint32x2x2_t vzip_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int32x2x2_t vzip_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint32x4x2_t vzipq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> uint16x8x2_t vzipq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> uint8x16x2_t vzipq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.8 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int32x4x2_t vzipq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int16x8x2_t vzipq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int8x16x2_t vzipq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.8 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> float32x4x2_t vzipq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> poly16x8x2_t vzipq_p16 (poly16x8_t, poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> poly8x16x2_t vzipq_p8 (poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vzip.8 <var>q0</var>, <var>q1</var></code>
</li></ul>




<a name="Unzip-elements"></a>
<h4 class="subsubsection">6.57.8.74 Unzip elements</h4>

<ul>
<li> uint32x2x2_t vuzp_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint16x4x2_t vuzp_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint8x8x2_t vuzp_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int32x2x2_t vuzp_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int16x4x2_t vuzp_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> int8x8x2_t vuzp_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> float32x2x2_t vuzp_f32 (float32x2_t, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> poly16x4x2_t vuzp_p16 (poly16x4_t, poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.16 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> poly8x8x2_t vuzp_p8 (poly8x8_t, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.8 <var>d0</var>, <var>d1</var></code>
</li></ul>


<ul>
<li> uint32x4x2_t vuzpq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> uint16x8x2_t vuzpq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> uint8x16x2_t vuzpq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.8 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int32x4x2_t vuzpq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int16x8x2_t vuzpq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> int8x16x2_t vuzpq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.8 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> float32x4x2_t vuzpq_f32 (float32x4_t, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.32 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> poly16x8x2_t vuzpq_p16 (poly16x8_t, poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.16 <var>q0</var>, <var>q1</var></code>
</li></ul>


<ul>
<li> poly8x16x2_t vuzpq_p8 (poly8x16_t, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vuzp.8 <var>q0</var>, <var>q1</var></code>
</li></ul>




<a name="Element_002fstructure-loads_002c-VLD1-variants"></a>
<h4 class="subsubsection">6.57.8.75 Element/structure loads, VLD1 variants</h4>

<ul>
<li> poly64x1_t vld1_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vld1_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vld1_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8_t vld1_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vld1_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vld1_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8_t vld1_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1_t vld1_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1_t vld1_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2_t vld1_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4_t vld1_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8_t vld1_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x2_t vld1q_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vld1q_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vld1q_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x16_t vld1q_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vld1q_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vld1q_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x16_t vld1q_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vld1q_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vld1q_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vld1q_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8_t vld1q_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x16_t vld1q_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vld1_lane_u32 (const uint32_t *, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vld1_lane_u16 (const uint16_t *, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8_t vld1_lane_u8 (const uint8_t *, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vld1_lane_s32 (const int32_t *, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vld1_lane_s16 (const int16_t *, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8_t vld1_lane_s8 (const int8_t *, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2_t vld1_lane_f32 (const float32_t *, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4_t vld1_lane_p16 (const poly16_t *, poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8_t vld1_lane_p8 (const poly8_t *, poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1_t vld1_lane_p64 (const poly64_t *, poly64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1_t vld1_lane_u64 (const uint64_t *, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1_t vld1_lane_s64 (const int64_t *, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vld1q_lane_u32 (const uint32_t *, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vld1q_lane_u16 (const uint16_t *, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x16_t vld1q_lane_u8 (const uint8_t *, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vld1q_lane_s32 (const int32_t *, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vld1q_lane_s16 (const int16_t *, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x16_t vld1q_lane_s8 (const int8_t *, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vld1q_lane_f32 (const float32_t *, float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8_t vld1q_lane_p16 (const poly16_t *, poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x16_t vld1q_lane_p8 (const poly8_t *, poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x2_t vld1q_lane_p64 (const poly64_t *, poly64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vld1q_lane_u64 (const uint64_t *, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vld1q_lane_s64 (const int64_t *, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2_t vld1_dup_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4_t vld1_dup_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8_t vld1_dup_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2_t vld1_dup_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4_t vld1_dup_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8_t vld1_dup_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2_t vld1_dup_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4_t vld1_dup_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8_t vld1_dup_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1_t vld1_dup_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1_t vld1_dup_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1_t vld1_dup_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4_t vld1q_dup_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8_t vld1q_dup_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x16_t vld1q_dup_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4_t vld1q_dup_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8_t vld1q_dup_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x16_t vld1q_dup_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4_t vld1q_dup_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.32 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8_t vld1q_dup_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.16 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x16_t vld1q_dup_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.8 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x2_t vld1q_dup_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x2_t vld1q_dup_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x2_t vld1q_dup_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-stores_002c-VST1-variants"></a>
<h4 class="subsubsection">6.57.8.76 Element/structure stores, VST1 variants</h4>

<ul>
<li> void vst1_p64 (poly64_t *, poly64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_u32 (uint32_t *, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_u16 (uint16_t *, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_u8 (uint8_t *, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_s32 (int32_t *, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_s16 (int16_t *, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_s8 (int8_t *, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_u64 (uint64_t *, uint64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_s64 (int64_t *, int64x1_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_f32 (float32_t *, float32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_p16 (poly16_t *, poly16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_p8 (poly8_t *, poly8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_p64 (poly64_t *, poly64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_u32 (uint32_t *, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_u16 (uint16_t *, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_u8 (uint8_t *, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_s32 (int32_t *, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_s16 (int16_t *, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_s8 (int8_t *, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_u64 (uint64_t *, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_s64 (int64_t *, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_f32 (float32_t *, float32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_p16 (poly16_t *, poly16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_p8 (poly8_t *, poly8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_u32 (uint32_t *, uint32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_u16 (uint16_t *, uint16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_u8 (uint8_t *, uint8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_s32 (int32_t *, int32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_s16 (int16_t *, int16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_s8 (int8_t *, int8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_f32 (float32_t *, float32x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_p16 (poly16_t *, poly16x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_p8 (poly8_t *, poly8x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_p64 (poly64_t *, poly64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_s64 (int64_t *, int64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1_lane_u64 (uint64_t *, uint64x1_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_u32 (uint32_t *, uint32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_u16 (uint16_t *, uint16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_u8 (uint8_t *, uint8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_s32 (int32_t *, int32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_s16 (int16_t *, int16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_s8 (int8_t *, int8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_f32 (float32_t *, float32x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.32 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_p16 (poly16_t *, poly16x8_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.16 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_p8 (poly8_t *, poly8x16_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.8 {<var>d0</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_p64 (poly64_t *, poly64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_s64 (int64_t *, int64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst1q_lane_u64 (uint64_t *, uint64x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-loads_002c-VLD2-variants"></a>
<h4 class="subsubsection">6.57.8.77 Element/structure loads, VLD2 variants</h4>

<ul>
<li> uint32x2x2_t vld2_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x2_t vld2_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x2_t vld2_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x2_t vld2_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x2_t vld2_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x2_t vld2_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x2_t vld2_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x2_t vld2_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x2_t vld2_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1x2_t vld2_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1x2_t vld2_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1x2_t vld2_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4x2_t vld2q_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8x2_t vld2q_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x16x2_t vld2q_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4x2_t vld2q_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8x2_t vld2q_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x16x2_t vld2q_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4x2_t vld2q_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8x2_t vld2q_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x16x2_t vld2q_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2x2_t vld2_lane_u32 (const uint32_t *, uint32x2x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x2_t vld2_lane_u16 (const uint16_t *, uint16x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x2_t vld2_lane_u8 (const uint8_t *, uint8x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x2_t vld2_lane_s32 (const int32_t *, int32x2x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x2_t vld2_lane_s16 (const int16_t *, int16x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x2_t vld2_lane_s8 (const int8_t *, int8x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x2_t vld2_lane_f32 (const float32_t *, float32x2x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x2_t vld2_lane_p16 (const poly16_t *, poly16x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x2_t vld2_lane_p8 (const poly8_t *, poly8x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4x2_t vld2q_lane_s32 (const int32_t *, int32x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8x2_t vld2q_lane_s16 (const int16_t *, int16x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4x2_t vld2q_lane_u32 (const uint32_t *, uint32x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8x2_t vld2q_lane_u16 (const uint16_t *, uint16x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4x2_t vld2q_lane_f32 (const float32_t *, float32x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8x2_t vld2q_lane_p16 (const poly16_t *, poly16x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2x2_t vld2_dup_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x2_t vld2_dup_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x2_t vld2_dup_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x2_t vld2_dup_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x2_t vld2_dup_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x2_t vld2_dup_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x2_t vld2_dup_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.32 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x2_t vld2_dup_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.16 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x2_t vld2_dup_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld2.8 {<var>d0</var>[], <var>d1</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1x2_t vld2_dup_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1x2_t vld2_dup_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1x2_t vld2_dup_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-stores_002c-VST2-variants"></a>
<h4 class="subsubsection">6.57.8.78 Element/structure stores, VST2 variants</h4>

<ul>
<li> void vst2_u32 (uint32_t *, uint32x2x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_u16 (uint16_t *, uint16x4x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_u8 (uint8_t *, uint8x8x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_s32 (int32_t *, int32x2x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_s16 (int16_t *, int16x4x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_s8 (int8_t *, int8x8x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_f32 (float32_t *, float32x2x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_p16 (poly16_t *, poly16x4x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_p8 (poly8_t *, poly8x8x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_p64 (poly64_t *, poly64x1x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_u64 (uint64_t *, uint64x1x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_s64 (int64_t *, int64x1x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_u32 (uint32_t *, uint32x4x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_u16 (uint16_t *, uint16x8x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_u8 (uint8_t *, uint8x16x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_s32 (int32_t *, int32x4x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_s16 (int16_t *, int16x8x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_s8 (int8_t *, int8x16x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_f32 (float32_t *, float32x4x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_p16 (poly16_t *, poly16x8x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_p8 (poly8_t *, poly8x16x2_t)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>, <var>d1</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_u32 (uint32_t *, uint32x2x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_u16 (uint16_t *, uint16x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_u8 (uint8_t *, uint8x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_s32 (int32_t *, int32x2x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_s16 (int16_t *, int16x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_s8 (int8_t *, int8x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_f32 (float32_t *, float32x2x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_p16 (poly16_t *, poly16x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2_lane_p8 (poly8_t *, poly8x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_lane_s32 (int32_t *, int32x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_lane_s16 (int16_t *, int16x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_lane_u32 (uint32_t *, uint32x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_lane_u16 (uint16_t *, uint16x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_lane_f32 (float32_t *, float32x4x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst2q_lane_p16 (poly16_t *, poly16x8x2_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst2.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-loads_002c-VLD3-variants"></a>
<h4 class="subsubsection">6.57.8.79 Element/structure loads, VLD3 variants</h4>

<ul>
<li> uint32x2x3_t vld3_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x3_t vld3_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x3_t vld3_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x3_t vld3_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x3_t vld3_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x3_t vld3_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x3_t vld3_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x3_t vld3_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x3_t vld3_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1x3_t vld3_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1x3_t vld3_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1x3_t vld3_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4x3_t vld3q_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8x3_t vld3q_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x16x3_t vld3q_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4x3_t vld3q_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8x3_t vld3q_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x16x3_t vld3q_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4x3_t vld3q_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8x3_t vld3q_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x16x3_t vld3q_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2x3_t vld3_lane_u32 (const uint32_t *, uint32x2x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x3_t vld3_lane_u16 (const uint16_t *, uint16x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x3_t vld3_lane_u8 (const uint8_t *, uint8x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x3_t vld3_lane_s32 (const int32_t *, int32x2x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x3_t vld3_lane_s16 (const int16_t *, int16x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x3_t vld3_lane_s8 (const int8_t *, int8x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x3_t vld3_lane_f32 (const float32_t *, float32x2x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x3_t vld3_lane_p16 (const poly16_t *, poly16x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x3_t vld3_lane_p8 (const poly8_t *, poly8x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4x3_t vld3q_lane_s32 (const int32_t *, int32x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8x3_t vld3q_lane_s16 (const int16_t *, int16x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4x3_t vld3q_lane_u32 (const uint32_t *, uint32x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8x3_t vld3q_lane_u16 (const uint16_t *, uint16x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4x3_t vld3q_lane_f32 (const float32_t *, float32x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8x3_t vld3q_lane_p16 (const poly16_t *, poly16x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2x3_t vld3_dup_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x3_t vld3_dup_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x3_t vld3_dup_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x3_t vld3_dup_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x3_t vld3_dup_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x3_t vld3_dup_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x3_t vld3_dup_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.32 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x3_t vld3_dup_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.16 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x3_t vld3_dup_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld3.8 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1x3_t vld3_dup_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1x3_t vld3_dup_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1x3_t vld3_dup_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-stores_002c-VST3-variants"></a>
<h4 class="subsubsection">6.57.8.80 Element/structure stores, VST3 variants</h4>

<ul>
<li> void vst3_u32 (uint32_t *, uint32x2x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_u16 (uint16_t *, uint16x4x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_u8 (uint8_t *, uint8x8x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_s32 (int32_t *, int32x2x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_s16 (int16_t *, int16x4x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_s8 (int8_t *, int8x8x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_f32 (float32_t *, float32x2x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_p16 (poly16_t *, poly16x4x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_p8 (poly8_t *, poly8x8x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_p64 (poly64_t *, poly64x1x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_u64 (uint64_t *, uint64x1x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_s64 (int64_t *, int64x1x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_u32 (uint32_t *, uint32x4x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_u16 (uint16_t *, uint16x8x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_u8 (uint8_t *, uint8x16x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_s32 (int32_t *, int32x4x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_s16 (int16_t *, int16x8x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_s8 (int8_t *, int8x16x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_f32 (float32_t *, float32x4x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_p16 (poly16_t *, poly16x8x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_p8 (poly8_t *, poly8x16x3_t)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_u32 (uint32_t *, uint32x2x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_u16 (uint16_t *, uint16x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_u8 (uint8_t *, uint8x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_s32 (int32_t *, int32x2x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_s16 (int16_t *, int16x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_s8 (int8_t *, int8x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_f32 (float32_t *, float32x2x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_p16 (poly16_t *, poly16x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3_lane_p8 (poly8_t *, poly8x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_lane_s32 (int32_t *, int32x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_lane_s16 (int16_t *, int16x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_lane_u32 (uint32_t *, uint32x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_lane_u16 (uint16_t *, uint16x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_lane_f32 (float32_t *, float32x4x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst3q_lane_p16 (poly16_t *, poly16x8x3_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst3.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-loads_002c-VLD4-variants"></a>
<h4 class="subsubsection">6.57.8.81 Element/structure loads, VLD4 variants</h4>

<ul>
<li> uint32x2x4_t vld4_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x4_t vld4_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x4_t vld4_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x4_t vld4_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x4_t vld4_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x4_t vld4_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x4_t vld4_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x4_t vld4_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x4_t vld4_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1x4_t vld4_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1x4_t vld4_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1x4_t vld4_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4x4_t vld4q_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8x4_t vld4q_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x16x4_t vld4q_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4x4_t vld4q_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8x4_t vld4q_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x16x4_t vld4q_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4x4_t vld4q_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8x4_t vld4q_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x16x4_t vld4q_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2x4_t vld4_lane_u32 (const uint32_t *, uint32x2x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x4_t vld4_lane_u16 (const uint16_t *, uint16x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x4_t vld4_lane_u8 (const uint8_t *, uint8x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x4_t vld4_lane_s32 (const int32_t *, int32x2x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x4_t vld4_lane_s16 (const int16_t *, int16x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x4_t vld4_lane_s8 (const int8_t *, int8x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x4_t vld4_lane_f32 (const float32_t *, float32x2x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x4_t vld4_lane_p16 (const poly16_t *, poly16x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x4_t vld4_lane_p8 (const poly8_t *, poly8x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x4x4_t vld4q_lane_s32 (const int32_t *, int32x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x8x4_t vld4q_lane_s16 (const int16_t *, int16x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x4x4_t vld4q_lane_u32 (const uint32_t *, uint32x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x8x4_t vld4q_lane_u16 (const uint16_t *, uint16x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x4x4_t vld4q_lane_f32 (const float32_t *, float32x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x8x4_t vld4q_lane_p16 (const poly16_t *, poly16x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint32x2x4_t vld4_dup_u32 (const uint32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint16x4x4_t vld4_dup_u16 (const uint16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint8x8x4_t vld4_dup_u8 (const uint8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int32x2x4_t vld4_dup_s32 (const int32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int16x4x4_t vld4_dup_s16 (const int16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int8x8x4_t vld4_dup_s8 (const int8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> float32x2x4_t vld4_dup_f32 (const float32_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.32 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly16x4x4_t vld4_dup_p16 (const poly16_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.16 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly8x8x4_t vld4_dup_p8 (const poly8_t *)
<br><em>Form of expected instruction(s):</em> <code>vld4.8 {<var>d0</var>[], <var>d1</var>[], <var>d2</var>[], <var>d3</var>[]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> poly64x1x4_t vld4_dup_p64 (const poly64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> uint64x1x4_t vld4_dup_u64 (const uint64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> int64x1x4_t vld4_dup_s64 (const int64_t *)
<br><em>Form of expected instruction(s):</em> <code>vld1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>




<a name="Element_002fstructure-stores_002c-VST4-variants"></a>
<h4 class="subsubsection">6.57.8.82 Element/structure stores, VST4 variants</h4>

<ul>
<li> void vst4_u32 (uint32_t *, uint32x2x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_u16 (uint16_t *, uint16x4x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_u8 (uint8_t *, uint8x8x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_s32 (int32_t *, int32x2x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_s16 (int16_t *, int16x4x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_s8 (int8_t *, int8x8x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_f32 (float32_t *, float32x2x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_p16 (poly16_t *, poly16x4x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_p8 (poly8_t *, poly8x8x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_p64 (poly64_t *, poly64x1x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_u64 (uint64_t *, uint64x1x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_s64 (int64_t *, int64x1x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst1.64 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_u32 (uint32_t *, uint32x4x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_u16 (uint16_t *, uint16x8x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_u8 (uint8_t *, uint8x16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_s32 (int32_t *, int32x4x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_s16 (int16_t *, int16x8x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_s8 (int8_t *, int8x16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_f32 (float32_t *, float32x4x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_p16 (poly16_t *, poly16x8x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_p8 (poly8_t *, poly8x16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>, <var>d1</var>, <var>d2</var>, <var>d3</var>}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_u32 (uint32_t *, uint32x2x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_u16 (uint16_t *, uint16x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_u8 (uint8_t *, uint8x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_s32 (int32_t *, int32x2x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_s16 (int16_t *, int16x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_s8 (int8_t *, int8x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_f32 (float32_t *, float32x2x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_p16 (poly16_t *, poly16x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4_lane_p8 (poly8_t *, poly8x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.8 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_lane_s32 (int32_t *, int32x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_lane_s16 (int16_t *, int16x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_lane_u32 (uint32_t *, uint32x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_lane_u16 (uint16_t *, uint16x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_lane_f32 (float32_t *, float32x4x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.32 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>


<ul>
<li> void vst4q_lane_p16 (poly16_t *, poly16x8x4_t, const int)
<br><em>Form of expected instruction(s):</em> <code>vst4.16 {<var>d0</var>[<var>0</var>], <var>d1</var>[<var>0</var>], <var>d2</var>[<var>0</var>], <var>d3</var>[<var>0</var>]}, [<var>r0</var>]</code>
</li></ul>




<a name="Logical-operations-_0028AND_0029"></a>
<h4 class="subsubsection">6.57.8.83 Logical operations (AND)</h4>

<ul>
<li> uint32x2_t vand_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vand_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vand_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vand_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vand_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vand_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vand_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vand_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vandq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vandq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vandq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vandq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vandq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vandq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vandq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vandq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vand <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Logical-operations-_0028OR_0029"></a>
<h4 class="subsubsection">6.57.8.84 Logical operations (OR)</h4>

<ul>
<li> uint32x2_t vorr_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vorr_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vorr_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vorr_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vorr_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vorr_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vorr_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vorr_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vorrq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vorrq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vorrq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vorrq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vorrq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vorrq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vorrq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vorrq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorr <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Logical-operations-_0028exclusive-OR_0029"></a>
<h4 class="subsubsection">6.57.8.85 Logical operations (exclusive OR)</h4>

<ul>
<li> uint32x2_t veor_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t veor_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t veor_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t veor_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t veor_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t veor_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t veor_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t veor_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t veorq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t veorq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t veorq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t veorq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t veorq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t veorq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t veorq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t veorq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>veor <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Logical-operations-_0028AND_002dNOT_0029"></a>
<h4 class="subsubsection">6.57.8.86 Logical operations (AND-NOT)</h4>

<ul>
<li> uint32x2_t vbic_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vbic_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vbic_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vbic_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vbic_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vbic_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vbic_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vbic_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vbicq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vbicq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vbicq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vbicq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vbicq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vbicq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vbicq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vbicq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vbic <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Logical-operations-_0028OR_002dNOT_0029"></a>
<h4 class="subsubsection">6.57.8.87 Logical operations (OR-NOT)</h4>

<ul>
<li> uint32x2_t vorn_u32 (uint32x2_t, uint32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint16x4_t vorn_u16 (uint16x4_t, uint16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint8x8_t vorn_u8 (uint8x8_t, uint8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int32x2_t vorn_s32 (int32x2_t, int32x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int16x4_t vorn_s16 (int16x4_t, int16x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> int8x8_t vorn_s8 (int8x8_t, int8x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>d0</var>, <var>d0</var>, <var>d0</var></code>
</li></ul>


<ul>
<li> uint64x1_t vorn_u64 (uint64x1_t, uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vorn_s64 (int64x1_t, int64x1_t)
</li></ul>


<ul>
<li> uint32x4_t vornq_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint16x8_t vornq_u16 (uint16x8_t, uint16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint8x16_t vornq_u8 (uint8x16_t, uint8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int32x4_t vornq_s32 (int32x4_t, int32x4_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int16x8_t vornq_s16 (int16x8_t, int16x8_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int8x16_t vornq_s8 (int8x16_t, int8x16_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> uint64x2_t vornq_u64 (uint64x2_t, uint64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>


<ul>
<li> int64x2_t vornq_s64 (int64x2_t, int64x2_t)
<br><em>Form of expected instruction(s):</em> <code>vorn <var>q0</var>, <var>q0</var>, <var>q0</var></code>
</li></ul>




<a name="Reinterpret-casts"></a>
<h4 class="subsubsection">6.57.8.88 Reinterpret casts</h4>

<ul>
<li> poly8x8_t vreinterpret_p8_p16 (poly16x4_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_f32 (float32x2_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_p64 (poly64x1_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_s64 (int64x1_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_u64 (uint64x1_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_s8 (int8x8_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_s16 (int16x4_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_s32 (int32x2_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_u8 (uint8x8_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_u16 (uint16x4_t)
</li></ul>


<ul>
<li> poly8x8_t vreinterpret_p8_u32 (uint32x2_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_p8 (poly8x8_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_f32 (float32x2_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_p64 (poly64x1_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_s64 (int64x1_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_u64 (uint64x1_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_s8 (int8x8_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_s16 (int16x4_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_s32 (int32x2_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_u8 (uint8x8_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_u16 (uint16x4_t)
</li></ul>


<ul>
<li> poly16x4_t vreinterpret_p16_u32 (uint32x2_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_p8 (poly8x8_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_p16 (poly16x4_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_p64 (poly64x1_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_s64 (int64x1_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_u64 (uint64x1_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_s8 (int8x8_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_s16 (int16x4_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_s32 (int32x2_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_u8 (uint8x8_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_u16 (uint16x4_t)
</li></ul>


<ul>
<li> float32x2_t vreinterpret_f32_u32 (uint32x2_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_p8 (poly8x8_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_p16 (poly16x4_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_f32 (float32x2_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_s64 (int64x1_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_u64 (uint64x1_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_s8 (int8x8_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_s16 (int16x4_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_s32 (int32x2_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_u8 (uint8x8_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_u16 (uint16x4_t)
</li></ul>


<ul>
<li> poly64x1_t vreinterpret_p64_u32 (uint32x2_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_p8 (poly8x8_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_p16 (poly16x4_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_f32 (float32x2_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_p64 (poly64x1_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_u64 (uint64x1_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_s8 (int8x8_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_s16 (int16x4_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_s32 (int32x2_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_u8 (uint8x8_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_u16 (uint16x4_t)
</li></ul>


<ul>
<li> int64x1_t vreinterpret_s64_u32 (uint32x2_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_p8 (poly8x8_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_p16 (poly16x4_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_f32 (float32x2_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_p64 (poly64x1_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_s64 (int64x1_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_s8 (int8x8_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_s16 (int16x4_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_s32 (int32x2_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_u8 (uint8x8_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_u16 (uint16x4_t)
</li></ul>


<ul>
<li> uint64x1_t vreinterpret_u64_u32 (uint32x2_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_p8 (poly8x8_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_p16 (poly16x4_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_f32 (float32x2_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_p64 (poly64x1_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_s64 (int64x1_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_u64 (uint64x1_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_s16 (int16x4_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_s32 (int32x2_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_u8 (uint8x8_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_u16 (uint16x4_t)
</li></ul>


<ul>
<li> int8x8_t vreinterpret_s8_u32 (uint32x2_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_p8 (poly8x8_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_p16 (poly16x4_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_f32 (float32x2_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_p64 (poly64x1_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_s64 (int64x1_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_u64 (uint64x1_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_s8 (int8x8_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_s32 (int32x2_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_u8 (uint8x8_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_u16 (uint16x4_t)
</li></ul>


<ul>
<li> int16x4_t vreinterpret_s16_u32 (uint32x2_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_p8 (poly8x8_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_p16 (poly16x4_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_f32 (float32x2_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_p64 (poly64x1_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_s64 (int64x1_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_u64 (uint64x1_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_s8 (int8x8_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_s16 (int16x4_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_u8 (uint8x8_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_u16 (uint16x4_t)
</li></ul>


<ul>
<li> int32x2_t vreinterpret_s32_u32 (uint32x2_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_p8 (poly8x8_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_p16 (poly16x4_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_f32 (float32x2_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_p64 (poly64x1_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_s64 (int64x1_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_u64 (uint64x1_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_s8 (int8x8_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_s16 (int16x4_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_s32 (int32x2_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_u16 (uint16x4_t)
</li></ul>


<ul>
<li> uint8x8_t vreinterpret_u8_u32 (uint32x2_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_p8 (poly8x8_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_p16 (poly16x4_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_f32 (float32x2_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_p64 (poly64x1_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_s64 (int64x1_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_u64 (uint64x1_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_s8 (int8x8_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_s16 (int16x4_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_s32 (int32x2_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_u8 (uint8x8_t)
</li></ul>


<ul>
<li> uint16x4_t vreinterpret_u16_u32 (uint32x2_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_p8 (poly8x8_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_p16 (poly16x4_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_f32 (float32x2_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_p64 (poly64x1_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_s64 (int64x1_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_u64 (uint64x1_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_s8 (int8x8_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_s16 (int16x4_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_s32 (int32x2_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_u8 (uint8x8_t)
</li></ul>


<ul>
<li> uint32x2_t vreinterpret_u32_u16 (uint16x4_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_p16 (poly16x8_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_f32 (float32x4_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_p64 (poly64x2_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_p128 (poly128_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_s64 (int64x2_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_u64 (uint64x2_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_s8 (int8x16_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_s16 (int16x8_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_s32 (int32x4_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_u8 (uint8x16_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_u16 (uint16x8_t)
</li></ul>


<ul>
<li> poly8x16_t vreinterpretq_p8_u32 (uint32x4_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_p8 (poly8x16_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_f32 (float32x4_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_p64 (poly64x2_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_p128 (poly128_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_s64 (int64x2_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_u64 (uint64x2_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_s8 (int8x16_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_s16 (int16x8_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_s32 (int32x4_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_u8 (uint8x16_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_u16 (uint16x8_t)
</li></ul>


<ul>
<li> poly16x8_t vreinterpretq_p16_u32 (uint32x4_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_p8 (poly8x16_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_p16 (poly16x8_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_p64 (poly64x2_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_p128 (poly128_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_s64 (int64x2_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_u64 (uint64x2_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_s8 (int8x16_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_s16 (int16x8_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_s32 (int32x4_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_u8 (uint8x16_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_u16 (uint16x8_t)
</li></ul>


<ul>
<li> float32x4_t vreinterpretq_f32_u32 (uint32x4_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_p8 (poly8x16_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_p16 (poly16x8_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_f32 (float32x4_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_p128 (poly128_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_s64 (int64x2_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_u64 (uint64x2_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_s8 (int8x16_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_s16 (int16x8_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_s32 (int32x4_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_u8 (uint8x16_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_u16 (uint16x8_t)
</li></ul>


<ul>
<li> poly64x2_t vreinterpretq_p64_u32 (uint32x4_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_p8 (poly8x16_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_p16 (poly16x8_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_f32 (float32x4_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_p64 (poly64x2_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_s64 (int64x2_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_u64 (uint64x2_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_s8 (int8x16_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_s16 (int16x8_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_s32 (int32x4_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_u8 (uint8x16_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_u16 (uint16x8_t)
</li></ul>


<ul>
<li> poly128_t vreinterpretq_p128_u32 (uint32x4_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_p8 (poly8x16_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_p16 (poly16x8_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_f32 (float32x4_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_p64 (poly64x2_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_p128 (poly128_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_u64 (uint64x2_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_s8 (int8x16_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_s16 (int16x8_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_s32 (int32x4_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_u8 (uint8x16_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_u16 (uint16x8_t)
</li></ul>


<ul>
<li> int64x2_t vreinterpretq_s64_u32 (uint32x4_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_p8 (poly8x16_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_p16 (poly16x8_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_f32 (float32x4_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_p64 (poly64x2_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_p128 (poly128_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_s64 (int64x2_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_s8 (int8x16_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_s16 (int16x8_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_s32 (int32x4_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_u8 (uint8x16_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_u16 (uint16x8_t)
</li></ul>


<ul>
<li> uint64x2_t vreinterpretq_u64_u32 (uint32x4_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_p8 (poly8x16_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_p16 (poly16x8_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_f32 (float32x4_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_p64 (poly64x2_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_p128 (poly128_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_s64 (int64x2_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_u64 (uint64x2_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_s16 (int16x8_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_s32 (int32x4_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_u8 (uint8x16_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_u16 (uint16x8_t)
</li></ul>


<ul>
<li> int8x16_t vreinterpretq_s8_u32 (uint32x4_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_p8 (poly8x16_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_p16 (poly16x8_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_f32 (float32x4_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_p64 (poly64x2_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_p128 (poly128_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_s64 (int64x2_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_u64 (uint64x2_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_s8 (int8x16_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_s32 (int32x4_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_u8 (uint8x16_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_u16 (uint16x8_t)
</li></ul>


<ul>
<li> int16x8_t vreinterpretq_s16_u32 (uint32x4_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_p8 (poly8x16_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_p16 (poly16x8_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_f32 (float32x4_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_p64 (poly64x2_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_p128 (poly128_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_s64 (int64x2_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_u64 (uint64x2_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_s8 (int8x16_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_s16 (int16x8_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_u8 (uint8x16_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_u16 (uint16x8_t)
</li></ul>


<ul>
<li> int32x4_t vreinterpretq_s32_u32 (uint32x4_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_p8 (poly8x16_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_p16 (poly16x8_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_f32 (float32x4_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_p64 (poly64x2_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_p128 (poly128_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_s64 (int64x2_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_u64 (uint64x2_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_s8 (int8x16_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_s16 (int16x8_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_s32 (int32x4_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_u16 (uint16x8_t)
</li></ul>


<ul>
<li> uint8x16_t vreinterpretq_u8_u32 (uint32x4_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_p8 (poly8x16_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_p16 (poly16x8_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_f32 (float32x4_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_p64 (poly64x2_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_p128 (poly128_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_s64 (int64x2_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_u64 (uint64x2_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_s8 (int8x16_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_s16 (int16x8_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_s32 (int32x4_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_u8 (uint8x16_t)
</li></ul>


<ul>
<li> uint16x8_t vreinterpretq_u16_u32 (uint32x4_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_p8 (poly8x16_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_p16 (poly16x8_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_f32 (float32x4_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_p64 (poly64x2_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_p128 (poly128_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_s64 (int64x2_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_u64 (uint64x2_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_s8 (int8x16_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_s16 (int16x8_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_s32 (int32x4_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_u8 (uint8x16_t)
</li></ul>


<ul>
<li> uint32x4_t vreinterpretq_u32_u16 (uint16x8_t)
</li></ul>





<ul>
<li> poly128_t vldrq_p128(poly128_t const *)
</li></ul>

<ul>
<li> void vstrq_p128(poly128_t *, poly128_t)
</li></ul>

<ul>
<li> uint64x1_t vceq_p64 (poly64x1_t, poly64x1_t)
</li></ul>

<ul>
<li> uint64x1_t vtst_p64 (poly64x1_t, poly64x1_t)
</li></ul>

<ul>
<li> uint32_t vsha1h_u32 (uint32_t)
<br><em>Form of expected instruction(s):</em> <code>sha1h.32 <var>q0</var>, <var>q1</var></code>
</li></ul>

<ul>
<li> uint32x4_t vsha1cq_u32 (uint32x4_t, uint32_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha1c.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>

<ul>
<li> uint32x4_t vsha1pq_u32 (uint32x4_t, uint32_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha1p.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>

<ul>
<li> uint32x4_t vsha1mq_u32 (uint32x4_t, uint32_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha1m.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>

<ul>
<li> uint32x4_t vsha1su0q_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha1su0.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>

<ul>
<li> uint32x4_t vsha1su1q_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha1su1.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>

<ul>
<li> uint32x4_t vsha256hq_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha256h.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>
 
<ul>
<li> uint32x4_t vsha256h2q_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha256h2.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>
 
<ul>
<li> uint32x4_t vsha256su0q_u32 (uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha256su0.32 <var>q0</var>, <var>q1</var></code>
</li></ul>
 
<ul>
<li> uint32x4_t vsha256su1q_u32 (uint32x4_t, uint32x4_t, uint32x4_t)
<br><em>Form of expected instruction(s):</em> <code>sha256su1.32 <var>q0</var>, <var>q1</var>, <var>q2</var></code>
</li></ul>

<ul>
<li> poly128_t vmull_p64 (poly64_t a, poly64_t b)
<br><em>Form of expected instruction(s):</em> <code>vmull.p64 <var>q0</var>, <var>d1</var>, <var>d2</var></code>
</li></ul>

<ul>
<li> poly128_t vmull_high_p64 (poly64x2_t a, poly64x2_t b)
<br><em>Form of expected instruction(s):</em> <code>vmull.p64 <var>q0</var>, <var>d1</var>, <var>d2</var></code>
</li></ul>


<hr>
<div class="header">
<p>
Next: <a href="ARM-ACLE-Intrinsics.html#ARM-ACLE-Intrinsics" accesskey="n" rel="next">ARM ACLE Intrinsics</a>, Previous: <a href="ARM-iWMMXt-Built_002din-Functions.html#ARM-iWMMXt-Built_002din-Functions" accesskey="p" rel="prev">ARM iWMMXt Built-in Functions</a>, Up: <a href="Target-Builtins.html#Target-Builtins" accesskey="u" rel="up">Target Builtins</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
