Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 27 16:56:49 2022
| Host         : rslpt42.rapidsilicon.local running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file digilent_arty_timing_synth.rpt
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.814        0.000                      0                11654        0.028        0.000                      0                11654        0.264        0.000                       0                  4198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  builder_pll_fb    {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 5.000}        10.000          100.000         
  main_crg_clkout1  {0.000 20.000}       40.000          25.000          
  main_crg_clkout2  {0.000 1.250}        2.500           400.000         
  main_crg_clkout3  {0.625 1.875}        2.500           400.000         
  main_crg_clkout4  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.781        0.000                      0                    7        0.148        0.000                      0                    7        3.000        0.000                       0                    10  
  builder_pll_fb                                                                                                                                                      8.751        0.000                       0                     2  
  main_crg_clkout0        0.814        0.000                      0                11633        0.028        0.000                      0                11633        3.750        0.000                       0                  4093  
  main_crg_clkout1                                                                                                                                                   37.845        0.000                       0                     2  
  main_crg_clkout2                                                                                                                                                    0.345        0.000                       0                    77  
  main_crg_clkout3                                                                                                                                                    0.345        0.000                       0                     4  
  main_crg_clkout4        1.068        0.000                      0                   14        0.045        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.798%)  route 0.334ns (39.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 13.243 - 10.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  i_0/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     4.191 r  FDCE/Q
                         net (fo=1, unplaced)         0.334     4.525    builder_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.804 r  i_0/O
                         net (fo=9, unplaced)         0.439    13.243    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.285    13.528    
                         clock uncertainty           -0.035    13.492    
                         FDCE (Setup_fdce_C_D)       -0.187    13.305    FDCE_1
  -------------------------------------------------------------------
                         required time                         13.305    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  8.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  i_0/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     1.051 r  FDCE/Q
                         net (fo=1, unplaced)         0.141     1.192    builder_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  i_0/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.365     1.032    
                         FDCE (Hold_fdce_C_D)         0.012     1.044    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845                clk100_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 builder_wishbone2axilite0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_2/D7
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_crg_clkout0 rise@10.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 1.789ns (21.137%)  route 6.675ns (78.863%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  i_0/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.803     4.564    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG/O
                         net (fo=4094, unplaced)      0.803     5.462    sys_clk
                         FDRE                                         r  builder_wishbone2axilite0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     5.940 r  builder_wishbone2axilite0_state_reg[1]/Q
                         net (fo=50, unplaced)        0.552     6.492    VexRiscv/IBusCachedPlugin_cache/builder_wishbone2axilite0_state[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     6.787 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_rr_read_grant_i_3/O
                         net (fo=40, unplaced)        0.526     7.313    VexRiscv/IBusCachedPlugin_cache/mem_reg_0_0_i_5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.437 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_45/O
                         net (fo=8, unplaced)         1.002     8.439    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_45_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.563 f  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg1[4]_i_3/O
                         net (fo=2, unplaced)         0.743     9.306    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg1[4]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     9.430 r  VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg1[4]_i_1/O
                         net (fo=4, unplaced)         0.443     9.873    VexRiscv/IBusCachedPlugin_cache/builder_bus_interconnect_slave_sel_reg1_reg[4]
                         LUT6 (Prop_lut6_I1_O)        0.124     9.997 r  VexRiscv/IBusCachedPlugin_cache/builder_state[1]_i_2/O
                         net (fo=22, unplaced)        0.481    10.478    VexRiscv/IBusCachedPlugin_cache/builder_state[1]_i_2_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124    10.602 r  VexRiscv/IBusCachedPlugin_cache/IDELAYE2_i_4/O
                         net (fo=96, unplaced)        0.831    11.433    VexRiscv/IBusCachedPlugin_cache/IDELAYE2_i_4_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124    11.557 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_pending_re_i_2/O
                         net (fo=65, unplaced)        0.821    12.378    VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_pending_re_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.148    12.526 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_9/O
                         net (fo=4, unplaced)         0.473    12.999    VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_9_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    13.123 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_2_i_4/O
                         net (fo=2, unplaced)         0.803    13.926    main_a7ddrphy_dfi_p3_cs_n
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/D7
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.804 r  i_0/O
                         net (fo=9, unplaced)         0.439    13.243    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.326 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.763    14.089    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    14.180 r  BUFG/O
                         net (fo=4094, unplaced)      0.763    14.942    sys_clk
    OLOGIC_X1Y50         OSERDESE2                                    r  OSERDESE2_2/CLKDIV
                         clock pessimism              0.480    15.422    
                         clock uncertainty           -0.057    15.366    
    OLOGIC_X1Y50         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    14.741    OSERDESE2_2
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 main_a7ddrphy_rst_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.479%)  route 0.487ns (66.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  i_0/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.338     1.275    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.301 r  BUFG/O
                         net (fo=4094, unplaced)      0.211     1.513    sys_clk
                         FDRE                                         r  main_a7ddrphy_rst_storage_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.660 r  main_a7ddrphy_rst_storage_reg/Q
                         net (fo=9, unplaced)         0.148     1.808    main_a7ddrphy_rst_storage
                         LUT2 (Prop_lut2_I1_O)        0.098     1.906 r  OSERDESE2_i_1/O
                         net (fo=61, unplaced)        0.338     2.244    RST0
    OLOGIC_X1Y58         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  i_0/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.450 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.806    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.835 r  BUFG/O
                         net (fo=4094, unplaced)      0.356     2.191    sys_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.533     1.658    
    OLOGIC_X1Y58         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.217    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                axi_ram/mem_reg_3_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000              PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750                storage_1_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000              PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.670ns  (logic 0.478ns (71.343%)  route 0.192ns (28.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  i_0/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.761 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.803     4.564    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG_4/O
                         net (fo=8, unplaced)         0.584     5.244    idelay_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     5.722 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.192     5.914    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     4.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     4.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100     4.804 r  i_0/O
                         net (fo=9, unplaced)         0.439     5.243    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     5.326 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.763     6.089    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.091     6.180 r  BUFG_4/O
                         net (fo=8, unplaced)         0.439     6.619    idelay_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.480     7.099    
                         clock uncertainty           -0.053     7.046    
                         FDPE (Setup_fdpe_C_D)       -0.064     6.982    FDPE_9
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout4 rise@0.000ns - main_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  i_0/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.937 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.338     1.275    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.026     1.301 r  BUFG_4/O
                         net (fo=8, unplaced)         0.114     1.415    idelay_clk
                         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.562 r  FDPE_8/Q
                         net (fo=1, unplaced)         0.081     1.643    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
                         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  i_0/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.450 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, unplaced)         0.356     1.806    main_crg_clkout4
                         BUFG (Prop_bufg_I_O)         0.029     1.835 r  BUFG_4/O
                         net (fo=8, unplaced)         0.259     2.094    idelay_clk
                         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.533     1.560    
                         FDPE (Hold_fdpe_C_D)         0.038     1.598    FDPE_9
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_8/C



