module divfreq(clkOut, clk, rst);

parameter divFactor = 50000;
parameter maxCount =  25000;
parameter counterWidth = 16; //edit

output reg clkOut;
input clk;
input rst;

reg [counterWidth-1: 0] Q;

always @(posedge clk, negedge rst) 
 begin
	if(~rst) begin
          Q <= 0;
          clkOut <= 1'b0;
	end else if (Q == (maxCount -1)) begin
     	  Q <= 0;
      	  clkOut <= ~clkOut;
     	end else begin
	  Q <= Q + 1;
     	end
 end

endmodule
