/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 *
 * Filename:
 * ---------
 *	l1d_rf.h
 *
 * Project:
 * --------
 *   MT6208
 *
 * Description:
 * ------------
 *   RF constance defintion
 *
 * Author:
 * -------
 * -------
 *
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *******************************************************************************/

#ifndef  _L1D_RF_H_
#define  _L1D_RF_H_
/* ------------------------------------------------------------------------- */
/*==========================*/  /*========================*/
/* BBRX_GAIN_DOUBLE         */  /* BBTX_CALBIAS           */
/*--------------------------*/  /*------------------------*/
/* 0: mapping range = 2.24V */  /* N= 0..+15 : 1.038^N    */
/* 1: mapping range = 1.12V */  /* N=-1..-16 : 0.918^(-N) */
/*==========================*/  /*========================*/
/*==========================*/  /*========================*/
/* BBTX_COMMON_MODE_VOLTAGE */  /* BBTX_CALRCSEL          */
/*--------------------------*/  /*------------------------*/
/* Set | Volt || Set | Volt */  /* Set | BW  || Set | BW  */
/*-----+------||-----+------*/  /*-----+-----||-----+-----*/
/*  3  | 1.75 || -1  | 1.29 */  /*  3  | 213 || -1  | 394 */
/*  2  | 1.62 || -2  | 1.18 */  /*  2  | 245 || -2  | 450 */
/*  1  | 1.51 || -3  | 1.06 */  /*  1  | 289 || -3  | 520 */
/*  0  | 1.40 || -4  | 0.95 */  /*  0  | 350 || -4  | 620 */
/*==========================*/  /*========================*/
/*==========================*/  /*========================*/
/* BBTX_TRIM_I              */  /* BBTX_OFFSET_I          */
/* BBTX_TRIM_Q              */  /* BBTX_OFFSET_Q          */
/*--------------------------*/  /*------------------------*/
/* N= -8...+7 : 0.16N dB    */  /* N=-32...+31: 2.737N mV */
/*==========================*/  /*========================*/
/*========================================================*/
/* BBTX_GAIN                                              */
/* --+---------+---------------+------------+-------------*/
/* S | FPGA    |               |            |             */
/* e | MT6208  | MT6205B       | MT6218B_EN | MT6218B_FN~ */
/* t | MT6205A | MT6218B_AN~DN | MT6219AV   | MT6219_BV   */
/*   | MT6218A |               |            |             */
/*---+---------+---------------+------------+-------------*/
/* 3 |  2.52V  |     1.48V     |   0.93V    |   1.50V     */
/* 2 |  2.01V  |     1.37V     |   0.87V    |   1.42V     */
/* 1 |  1.62V  |     1.29V     |   0.81V    |   1.36V     */
/* 0 |  1.26V  |     1.15V     |   0.76V    |   1.19V     */
/*-1 |  1.00V  |     1.06V     |   0.71V    |   1.12V     */
/*-2 |  0.81V  |     1.00V     |   0.66V    |   1.05V     */
/*-3 |  0.64V  |     0.92V     |   0.62V    |   1.00V     */
/*-4 |  0.50V  |     0.87V     |   0.58V    |   0.93V     */
/*========================================================*/
/* ------------------------------------------------------------------------- */
#define  CLK32K_MICRO_SECOND(n)       ((int)(n*32.0/1000))
/* ------------------------------------------------------------------------- */

#if  IS_RF_BRIGHT2
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #if  IS_FPGA_TARGET
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #endif
/*BRIGHT2*/ #if  IS_CHIP_TARGET
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*BRIGHT2*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*BRIGHT2*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*BRIGHT2*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*BRIGHT2*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_BRIGHT4
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT4*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*BRIGHT4*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*BRIGHT4*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*BRIGHT4*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*BRIGHT4*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_BRIGHT5P
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT5P*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*BRIGHT5P*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*BRIGHT5P*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*BRIGHT5P*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*BRIGHT5P*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_AERO
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*AERO*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*AERO*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*AERO*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*AERO*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*AERO*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_AERO1PLUS
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*AERO1+*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*AERO1+*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*AERO1+*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*AERO1+*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*AERO1+*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_POLARIS1
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*RFMD*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*RFMD*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*RFMD*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*RFMD*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*RFMD*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_SKY74117
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74117*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*SKY74117*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*SKY74117*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*SKY74117*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74117*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74117*/ #if IS_CHIP_MT6227
/* under construction !*/
/*SKY74117*/ #elif IS_CHIP_MT6218_AND_LATTER_VERSION
/*SKY74117*/ #if ( defined(MT6228_S00) ||  defined(MT6228_S01) )
/* under construction !*/
/*SKY74117*/ #else
/* under construction !*/
/*SKY74117*/ #endif
/*SKY74117*/ #elif IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
/*SKY74117*/ #if IS_CHIP_MT6229_S00
/* under construction !*/
/*SKY74117*/ #else
/* under construction !*/
/*SKY74117*/ #endif
/*SKY74117*/ #else
/* under construction !*/
/*SKY74117*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_SKY74400
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74400*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*SKY74400*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*SKY74400*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*SKY74400*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74400*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74400*/ #if IS_CHIP_MT6227
/* under construction !*/
/*SKY74400*/ #else
/* under construction !*/
/*SKY74400*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_MT6119
/*MT6119*/
/*MT6119*/ /*--------------------------------------------------------*/
/*MT6119*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6119*/ /*--------------------------------------------------------*/
/*MT6119*/
/*MT6119*/ #define  SX1_DATA_COUNT               2
/*MT6119*/ #define  SX2_DATA_COUNT               1
/*MT6119*/ #define  SX3_DATA_COUNT               1
/*MT6119*/
/*MT6119*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,23)
/*MT6119*/ #define  SDATA_IDLE                   0x004992
/*MT6119*/
/*MT6119*/ /* polarity:  0: long  enable positive pulse */
/*MT6119*/ /*            1: short enable positive pulse */
/*MT6119*/ /*            2: long  enable negative pulse */
/*MT6119*/ /*            3: short enable negative pulse */
/*MT6119*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6119*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6119*/
/*MT6119*/ /*--------------------------------------------------------*/
/*MT6119*/ /*   Sleep Mode Setting                                   */
/*MT6119*/ /*-------------------------------------------------------*/
/*MT6119*/
/*MT6119*/ #define FM_DURATION_DEFAULT          8191
/*MT6119*/ #define CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3125)
/*MT6119*/
/*MT6119*/ /*--------------------------------------------------------*/
/*MT6119*/ /*   BFE Setting                                          */
/*MT6119*/ /*--------------------------------------------------------*/
/*MT6119*/ #define  BBRX_IQ_SWAP                1
/*MT6119*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6119*/
/*MT6119*/ #define  BBTX_IQ_SWAP                1
/*MT6119*/ #define  BBTX_CALRCSEL              -2
/*MT6119*/ #define  BBTX_CALBIAS                0
/*MT6119*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6119*/ #define  BBTX_TRIM_I                 0
/*MT6119*/ #define  BBTX_TRIM_Q                 0
/*MT6119*/ #define  BBTX_OFFSET_I               0
/*MT6119*/ #define  BBTX_OFFSET_Q               0
/*MT6119*/
/*MT6119*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6119*/    #define  BBTX_GAIN               -1
/*MT6119*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6119*/    #define  BBTX_GAIN               -2
/*MT6119*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6119*/    #define  BBTX_GAIN                3
/*MT6119*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6119*/    #define  BBTX_GAIN               -3
/*MT6119*/ #endif
/*MT6119*/
/*MT6119*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6119*/
#endif

/*============================================================================== */

#if  IS_RF_MT6119C
/*MT6119C*/
/*MT6119C*/ /*--------------------------------------------------------*/
/*MT6119C*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6119C*/ /*--------------------------------------------------------*/
/*MT6119C*/
/*MT6119C*/ #define  SX1_DATA_COUNT               3
/*MT6119C*/ #define  SX2_DATA_COUNT               1
/*MT6119C*/ #define  SX3_DATA_COUNT               1
/*MT6119C*/
/*MT6119C*/ #define  SCTRL_WARM                   SCTRL_WORD(0,23)
/*MT6119C*/ #define  SDATA_WARM                   0x122992
/*MT6119C*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,23)
/*MT6119C*/ #define  SDATA_IDLE                   0x124992
/*MT6119C*/
/*MT6119C*/ /* polarity:  0: long  enable positive pulse */
/*MT6119C*/ /*            1: short enable positive pulse */
/*MT6119C*/ /*            2: long  enable negative pulse */
/*MT6119C*/ /*            3: short enable negative pulse */
/*MT6119C*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6119C*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6119C*/
/*MT6119C*/ /*--------------------------------------------------------*/
/*MT6119C*/ /*   Sleep Mode Setting                                   */
/*MT6119C*/ /*-------------------------------------------------------*/
/*MT6119C*/
/*MT6119C*/ #define FM_DURATION_DEFAULT          8191
/*MT6119C*/ #define CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3125)
/*MT6119C*/
/*MT6119C*/ /*--------------------------------------------------------*/
/*MT6119C*/ /*   BFE Setting                                          */
/*MT6119C*/ /*--------------------------------------------------------*/
/*MT6119C*/ #define  BBRX_IQ_SWAP                1
/*MT6119C*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6119C*/
/*MT6119C*/ #define  BBTX_IQ_SWAP                1
/*MT6119C*/ #define  BBTX_CALRCSEL              -2
/*MT6119C*/ #define  BBTX_CALBIAS                0
/*MT6119C*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6119C*/ #define  BBTX_TRIM_I                 0
/*MT6119C*/ #define  BBTX_TRIM_Q                 0
/*MT6119C*/ #define  BBTX_OFFSET_I               0
/*MT6119C*/ #define  BBTX_OFFSET_Q               0
/*MT6119C*/
/*MT6119C*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6119C*/    #define  BBTX_GAIN               -1
/*MT6119C*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6119C*/    #define  BBTX_GAIN               -2
/*MT6119C*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6119C*/    #define  BBTX_GAIN                3
/*MT6119C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6119C*/    #define  BBTX_GAIN               -3
/*MT6119C*/ #endif
/*MT6119C*/
/*MT6119C*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6119C*/
#endif

/*============================================================================== */

#if  IS_RF_MT6129A
/*MT6129A*/
/*MT6129A*/ /*--------------------------------------------------------*/
/*MT6129A*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6129A*/ /*--------------------------------------------------------*/
/*MT6129A*/
/*MT6129A*/ #define  SX1_DATA_COUNT               2
/*MT6129A*/ #define  SX2_DATA_COUNT               1
/*MT6129A*/ #define  SX3_DATA_COUNT               1
/*MT6129A*/
/*MT6129A*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,24)
/*MT6129A*/ #define  SDATA_IDLE                   0x124982
/*MT6129A*/
/*MT6129A*/ /* polarity:  0: long  enable positive pulse */
/*MT6129A*/ /*            1: short enable positive pulse */
/*MT6129A*/ /*            2: long  enable negative pulse */
/*MT6129A*/ /*            3: short enable negative pulse */
/*MT6129A*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6129A*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6129A*/
/*MT6129A*/ /*--------------------------------------------------------*/
/*MT6129A*/ /*   Sleep Mode Setting                                   */
/*MT6129A*/ /*-------------------------------------------------------*/
/*MT6129A*/
/*MT6129A*/ #define FM_DURATION_DEFAULT          8191
/*MT6129A*/ #define CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3125)
/*MT6129A*/
/*MT6129A*/ /*--------------------------------------------------------*/
/*MT6129A*/ /*   BFE Setting                                          */
/*MT6129A*/ /*--------------------------------------------------------*/
/*MT6129A*/ #define  BBRX_IQ_SWAP                1
/*MT6129A*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6129A*/
/*MT6129A*/ #define  BBTX_IQ_SWAP                1
/*MT6129A*/ #define  BBTX_CALRCSEL              -2
/*MT6129A*/ #define  BBTX_CALBIAS                0
/*MT6129A*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6129A*/ #define  BBTX_TRIM_I                 0
/*MT6129A*/ #define  BBTX_TRIM_Q                 0
/*MT6129A*/ #define  BBTX_OFFSET_I               0
/*MT6129A*/ #define  BBTX_OFFSET_Q               0
/*MT6129A*/
/*MT6129A*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6129A*/    #define  BBTX_GAIN               -1
/*MT6129A*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6129A*/    #define  BBTX_GAIN               -2
/*MT6129A*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6129A*/    #define  BBTX_GAIN                3
/*MT6129A*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6129A*/    #define  BBTX_GAIN               -3
/*MT6129A*/ #endif
/*MT6129A*/
/*MT6129A*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6129A*/
#endif

/*============================================================================== */

#if  IS_RF_MT6129B
/*MT6129B*/
/*MT6129B*/ /*--------------------------------------------------------*/
/*MT6129B*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6129B*/ /*--------------------------------------------------------*/
/*MT6129B*/
/*MT6129B*/ #define  SX1_DATA_COUNT               3
/*MT6129B*/ #define  SX2_DATA_COUNT               1
/*MT6129B*/ #define  SX3_DATA_COUNT               1
/*MT6129B*/
/*MT6129B*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,24)
/*MT6129B*/ #define  SDATA_IDLE                   0x124982
/*MT6129B*/
/*MT6129B*/ /* polarity:  0: long  enable positive pulse */
/*MT6129B*/ /*            1: short enable positive pulse */
/*MT6129B*/ /*            2: long  enable negative pulse */
/*MT6129B*/ /*            3: short enable negative pulse */
/*MT6129B*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6129B*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6129B*/
/*MT6129B*/ /*--------------------------------------------------------*/
/*MT6129B*/ /*   Sleep Mode Setting                                   */
/*MT6129B*/ /*-------------------------------------------------------*/
/*MT6129B*/
/*MT6129B*/ #define FM_DURATION_DEFAULT          8191
/*MT6129B*/ #define CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3125)
/*MT6129B*/
/*MT6129B*/ /*--------------------------------------------------------*/
/*MT6129B*/ /*   BFE Setting                                          */
/*MT6129B*/ /*--------------------------------------------------------*/
/*MT6129B*/ #define  BBRX_IQ_SWAP                1
/*MT6129B*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6129B*/
/*MT6129B*/ #define  BBTX_IQ_SWAP                1
/*MT6129B*/ #define  BBTX_CALRCSEL              -2
/*MT6129B*/ #define  BBTX_CALBIAS                0
/*MT6129B*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6129B*/ #define  BBTX_TRIM_I                 0
/*MT6129B*/ #define  BBTX_TRIM_Q                 0
/*MT6129B*/ #define  BBTX_OFFSET_I               0
/*MT6129B*/ #define  BBTX_OFFSET_Q               0
/*MT6129B*/
/*MT6129B*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6129B*/    #define  BBTX_GAIN               -1
/*MT6129B*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6129B*/    #define  BBTX_GAIN               -2
/*MT6129B*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6129B*/    #define  BBTX_GAIN                3
/*MT6129B*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6129B*/    #define  BBTX_GAIN               -3
/*MT6129B*/ #endif
/*MT6129B*/
/*MT6129B*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6129B*/
#endif

/*============================================================================== */

#if  IS_RF_MT6129C
/*MT6129C*/
/*MT6129C*/ /*--------------------------------------------------------*/
/*MT6129C*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6129C*/ /*--------------------------------------------------------*/
/*MT6129C*/
/*MT6129C*/ #define  SX1_DATA_COUNT               3
/*MT6129C*/ #define  SX2_DATA_COUNT               1
/*MT6129C*/ #define  SX3_DATA_COUNT               1
/*MT6129C*/
/*MT6129C*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,24)
/*MT6129C*/ #define  SDATA_IDLE                   0x124982
/*MT6129C*/
/*MT6129C*/ /* polarity:  0: long  enable positive pulse */
/*MT6129C*/ /*            1: short enable positive pulse */
/*MT6129C*/ /*            2: long  enable negative pulse */
/*MT6129C*/ /*            3: short enable negative pulse */
/*MT6129C*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6129C*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6129C*/
/*MT6129C*/ /*--------------------------------------------------------*/
/*MT6129C*/ /*   Sleep Mode Setting                                   */
/*MT6129C*/ /*-------------------------------------------------------*/
/*MT6129C*/
/*MT6129C*/ #define FM_DURATION_DEFAULT          8191
/*MT6129C*/ #define CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(3125)
/*MT6129C*/
/*MT6129C*/ /*--------------------------------------------------------*/
/*MT6129C*/ /*   BFE Setting                                          */
/*MT6129C*/ /*--------------------------------------------------------*/
/*MT6129C*/ #define  BBRX_IQ_SWAP                1
/*MT6129C*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6129C*/
/*MT6129C*/ #define  BBTX_IQ_SWAP                1
/*MT6129C*/ #define  BBTX_CALRCSEL              -2
/*MT6129C*/ #define  BBTX_CALBIAS                0
/*MT6129C*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6129C*/ #define  BBTX_TRIM_I                 0
/*MT6129C*/ #define  BBTX_TRIM_Q                 0
/*MT6129C*/ #define  BBTX_OFFSET_I               0
/*MT6129C*/ #define  BBTX_OFFSET_Q               0
/*MT6129C*/
/*MT6129C*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6129C*/    #define  BBTX_GAIN               -1
/*MT6129C*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6129C*/    #define  BBTX_GAIN               -2
/*MT6129C*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6129C*/    #define  BBTX_GAIN                3
/*MT6129C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6129C*/    #define  BBTX_GAIN               -3
/*MT6129C*/ #endif
/*MT6129C*/
/*MT6129C*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6129C*/
#endif

/*============================================================================== */

#if  IS_RF_MT6129D
/*MT6129D*/
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/
/*MT6129D*/ #define  SX1_DATA_COUNT               3
/*MT6129D*/ #define  SX2_DATA_COUNT               1
/*MT6129D*/ #define  SX3_DATA_COUNT               1
/*MT6129D*/
/*MT6129D*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,24)
/*MT6129D*/ #define  SDATA_IDLE                   0x124982
/*MT6129D*/
/*MT6129D*/ /* polarity:  0: long  enable positive pulse */
/*MT6129D*/ /*            1: short enable positive pulse */
/*MT6129D*/ /*            2: long  enable negative pulse */
/*MT6129D*/ /*            3: short enable negative pulse */
/*MT6129D*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6129D*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6129D*/
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ /*   Sleep Mode Setting                                   */
/*MT6129D*/ /*-------------------------------------------------------*/
/*MT6129D*/
/*MT6129D*/ #define FM_DURATION_DEFAULT          8191
/*MT6129D*/ #ifdef  AFC_VCXO
/*MT6129D*/    #define CLK_SETTLE_DEFAULT        CLK32K_MICRO_SECOND(5000)
/*MT6129D*/ #else
/*MT6129D*/    #define CLK_SETTLE_DEFAULT        CLK32K_MICRO_SECOND(3125)
/*MT6129D*/ #endif
/*MT6129D*/
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ /*   BFE Setting                                          */
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ #define  BBRX_IQ_SWAP                1
/*MT6129D*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6129D*/
/*MT6129D*/ #define  BBTX_IQ_SWAP                1
/*MT6129D*/ #define  BBTX_CALRCSEL              -2
/*MT6129D*/ #define  BBTX_CALBIAS                0
/*MT6129D*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6129D*/ #define  BBTX_TRIM_I                 0
/*MT6129D*/ #define  BBTX_TRIM_Q                 0
/*MT6129D*/ #define  BBTX_OFFSET_I               0
/*MT6129D*/ #define  BBTX_OFFSET_Q               0
/*MT6129D*/
/*MT6129D*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6129D*/    #define  BBTX_GAIN               -1
/*MT6129D*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6129D*/    #define  BBTX_GAIN               -2
/*MT6129D*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6129D*/    #define  BBTX_GAIN                3
/*MT6129D*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6129D*/    #define  BBTX_GAIN               -3
/*MT6129D*/ #endif
/*MT6129D*/
/*MT6129D*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6129D*/
#endif

#if  IS_RF_MT6139B
/*MT6139B*/
/*MT6139B*/ /*--------------------------------------------------------*/
/*MT6139B*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6139B*/ /*--------------------------------------------------------*/
/*MT6139B*/
/*MT6139B*/ #define  SX1_DATA_COUNT               3
/*MT6139B*/ #define  SX2_DATA_COUNT               1
/*MT6139B*/ #define  SX3_DATA_COUNT               1
/*MT6139B*/
/*MT6139B*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,25)
/*MT6139B*/ #define  SDATA_IDLE                   0x0000802
/*MT6139B*/
/*MT6139B*/ /* polarity:  0: long  enable positive pulse */
/*MT6139B*/ /*            1: short enable positive pulse */
/*MT6139B*/ /*            2: long  enable negative pulse */
/*MT6139B*/ /*            3: short enable negative pulse */
/*MT6139B*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6139B*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6139B*/
/*MT6139B*/ /*--------------------------------------------------------*/
/*MT6139B*/ /*   Sleep Mode Setting                                   */
/*MT6139B*/ /*-------------------------------------------------------*/
/*MT6139B*/
/*MT6139B*/ #define FM_DURATION_DEFAULT          8191
/*MT6139B*/ #ifdef  AFC_VCXO
/*MT6139B*/    #define CLK_SETTLE_DEFAULT        CLK32K_MICRO_SECOND(5000)
/*MT6139B*/ #else
/*MT6139B*/    #define CLK_SETTLE_DEFAULT        CLK32K_MICRO_SECOND(3125)
/*MT6139B*/ #endif
/*MT6139B*/
/*MT6139B*/ /*--------------------------------------------------------*/
/*MT6139B*/ /*   BFE Setting                                          */
/*MT6139B*/ /*--------------------------------------------------------*/
/*MT6139B*/ #define  BBRX_IQ_SWAP                0
/*MT6139B*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6139B*/
/*MT6139B*/ #define  BBTX_IQ_SWAP                1
/*MT6139B*/ #define  BBTX_CALRCSEL              -2
/*MT6139B*/ #define  BBTX_CALBIAS                0
/*MT6139B*/ #define  BBTX_COMMON_MODE_VOLTAGE   -3
/*MT6139B*/ #define  BBTX_TRIM_I                 0
/*MT6139B*/ #define  BBTX_TRIM_Q                 0
/*MT6139B*/ #define  BBTX_OFFSET_I               0
/*MT6139B*/ #define  BBTX_OFFSET_Q               0
/*MT6139B*/
/*MT6139B*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6139B*/    #define  BBTX_GAIN               -1
/*MT6139B*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6139B*/    #define  BBTX_GAIN               -2
/*MT6139B*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6139B*/    #define  BBTX_GAIN                3
/*MT6139B*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6139B*/    #define  BBTX_GAIN               -3
/*MT6139B*/ #endif
/*MT6139B*/
/*MT6139B*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6139B*/
/*MT6139B*/ /* A1_229 */
/*MT6139B*/ #define ACODE850     0x09DE
/*MT6139B*/ #define AMCODE850    0x14FF
/*MT6139B*/ #define ACODE900     0x0A5E
/*MT6139B*/ #define AMCODE900    0x00FF
/*MT6139B*/ #define ACODE1800    0x0AED
/*MT6139B*/ #define AMCODE1800   0x0003
/*MT6139B*/ #define ACODE1900    0x0722
/*MT6139B*/ #define AMCODE1900   0xFAAA
/*MT6139B*/
#endif

#if  IS_RF_MT6139C
/*MT6139C*/
/*MT6139C*/ /*--------------------------------------------------------*/
/*MT6139C*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6139C*/ /*--------------------------------------------------------*/
/*MT6139C*/
/*MT6139C*/ #define  SX1_DATA_COUNT               3
/*MT6139C*/ #define  SX2_DATA_COUNT               1
/*MT6139C*/ #define  SX3_DATA_COUNT               1
/*MT6139C*/
/*MT6139C*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6139C*/ #define  SDATA_IDLE                   0x0002802
/*MT6139C*/
/*MT6139C*/ /* polarity:  0: long  enable positive pulse */
/*MT6139C*/ /*            1: short enable positive pulse */
/*MT6139C*/ /*            2: long  enable negative pulse */
/*MT6139C*/ /*            3: short enable negative pulse */
/*MT6139C*/ #define  BSI_DEVICE_0_CS_POLARITY     1
/*MT6139C*/ #define  BSI_DEVICE_1_CS_POLARITY     1
/*MT6139C*/
/*MT6139C*/ /*--------------------------------------------------------*/
/*MT6139C*/ /*   Sleep Mode Setting                                   */
/*MT6139C*/ /*-------------------------------------------------------*/
/*MT6139C*/
/*MT6139C*/ #define FM_DURATION_DEFAULT           8191
/*MT6139C*/ #ifdef  AFC_VCXO
/*MT6139C*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(5000)
/*MT6139C*/ #else
/*MT6139C*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(3125)
/*MT6139C*/ #endif
/*MT6139C*/
/*MT6139C*/ /*--------------------------------------------------------*/
/*MT6139C*/ /*   BFE Setting                                          */
/*MT6139C*/ /*--------------------------------------------------------*/
/*MT6139C*/ #define  BBRX_IQ_SWAP                 0
/*MT6139C*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6139C*/
/*MT6139C*/ #define  BBTX_IQ_SWAP                 1
/*MT6139C*/ #define  BBTX_CALRCSEL               -2
/*MT6139C*/ #define  BBTX_CALBIAS                 0
/*MT6139C*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6139C*/ #define  BBTX_TRIM_I                  0
/*MT6139C*/ #define  BBTX_TRIM_Q                  0
/*MT6139C*/ #define  BBTX_OFFSET_I                0
/*MT6139C*/ #define  BBTX_OFFSET_Q                0
/*MT6139C*/ #define  BBTX_RPSEL                   1
/*MT6139C*/ #define  BBTX_INTEN                   1
/*MT6139C*/ #define  BBTX_SW_QBCNT               28
/*MT6139C*/
/*MT6139C*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6139C*/    #define  BBTX_GAIN                -1
/*MT6139C*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6139C*/    #define  BBTX_GAIN                -2
/*MT6139C*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6139C*/    #define  BBTX_GAIN                 3
/*MT6139C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6139C*/    #define  BBTX_GAIN                -3
/*MT6139C*/ #endif
/*MT6139C*/
/*MT6139C*/
/*MT6139C*/ #define  BBTX_GAIN_SWING      1000  /* mV */
/*MT6139C*/
/*MT6139C*/ /* default value */
/*MT6139C*/ #define ACODE850     0x0820
/*MT6139C*/ #define AMCODE850    0x8080
/*MT6139C*/ #define ACODE900     0x0820
/*MT6139C*/ #define AMCODE900    0x8080
/*MT6139C*/ #define ACODE1800    0x0820
/*MT6139C*/ #define AMCODE1800   0x8080
/*MT6139C*/ #define ACODE1900    0x0820
/*MT6139C*/ #define AMCODE1900   0x8080
/*MT6139C*/

#endif 
/*============================================================================== */
#if  IS_RF_MT6139E
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/
/*MT6139E*/ #define  SX1_DATA_COUNT               3
/*MT6139E*/ #define  SX2_DATA_COUNT               1
/*MT6139E*/ #define  SX3_DATA_COUNT               1
/*MT6139E*/
/*MT6139E*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6139E*/ #define  SDATA_IDLE                   0x0002002 //CW2: Enter Sleep mode
/*MT6139E*/
/*MT6139E*/ /* polarity:  0: long  enable positive pulse */
/*MT6139E*/ /*            1: short enable positive pulse */
/*MT6139E*/ /*            2: long  enable negative pulse */
/*MT6139E*/ /*            3: short enable negative pulse */
/*MT6139E*/ #define  BSI_DEVICE_0_CS_POLARITY     1
/*MT6139E*/ #define  BSI_DEVICE_1_CS_POLARITY     1
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   Sleep Mode Setting                                   */
/*MT6139E*/ /*-------------------------------------------------------*/
/*MT6139E*/
/*MT6139E*/ #define FM_DURATION_DEFAULT           8191
/*MT6139E*/ #ifdef  AFC_VCXO
/*MT6139E*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(5000)//5000)
/*MT6139E*/ #else
/*MT6139E*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(3125)
/*MT6139E*/ #endif
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   BFE Setting                                          */
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ #define  BBRX_IQ_SWAP                 0
/*MT6139E*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6139E*/                                         
/*MT6139E*/ #define  BBTX_IQ_SWAP                 1
/*MT6139E*/ #define  BBTX_CALRCSEL               -2
/*MT6139E*/ #define  BBTX_CALBIAS                 0
/*MT6139E*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6139E*/ #define  BBTX_TRIM_I                  0
/*MT6139E*/ #define  BBTX_TRIM_Q                  0
/*MT6139E*/ #define  BBTX_OFFSET_I                0
/*MT6139E*/ #define  BBTX_OFFSET_Q                0
/*MT6139E*/ #define  BBTX_RPSEL                   1
/*MT6139E*/ #define  BBTX_INTEN                   1
/*MT6139E*/ #define  BBTX_SW_QBCNT               28
/*MT6139E*/
/*MT6139E*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6139E*/    #define  BBTX_GAIN                -1
/*MT6139E*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6139E*/    #define  BBTX_GAIN                -2
/*MT6139E*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6139E*/    #define  BBTX_GAIN                 3
/*MT6139E*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6139E*/    #define  BBTX_GAIN                -3
/*MT6139E*/ #endif
/*MT6139E*/
/*MT6139E*/
/*MT6139E*/ #define  BBTX_GAIN_SWING      900  /* mV */ //request by JP
/*MT6139E*/
/*MT6139E*/ /* default value */
/*MT6139E*/ #define ACODE850     0x0820
/*MT6139E*/ #define AMCODE850    0x2040
/*MT6139E*/ #define ACODE900     0x0820
/*MT6139E*/ #define AMCODE900    0x2040
/*MT6139E*/ #define ACODE1800    0x0820
/*MT6139E*/ #define AMCODE1800   0x2040
/*MT6139E*/ #define ACODE1900    0x0820
/*MT6139E*/ #define AMCODE1900   0x2040
/*MT6139E*/

#endif 
/*============================================================================== */
#if  IS_RF_MT6140A
/*MT6140A*/
/*MT6140A*/ /*--------------------------------------------------------*/
/*MT6140A*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6140A*/ /*--------------------------------------------------------*/
/*MT6140A*/
/*MT6140A*/ #define  SX1_DATA_COUNT               3
/*MT6140A*/ #define  SX2_DATA_COUNT               1
/*MT6140A*/ #define  SX3_DATA_COUNT               1
/*MT6140A*/
/*MT6140A*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6140A*/ #define  SDATA_IDLE                   0x0002802
/*MT6140A*/
/*MT6140A*/ /* polarity:  0: long  enable positive pulse */
/*MT6140A*/ /*            1: short enable positive pulse */
/*MT6140A*/ /*            2: long  enable negative pulse */
/*MT6140A*/ /*            3: short enable negative pulse */
/*MT6140A*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6140A*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6140A*/
/*MT6140A*/ /*--------------------------------------------------------*/
/*MT6140A*/ /*   Sleep Mode Setting                                   */
/*MT6140A*/ /*-------------------------------------------------------*/
/*MT6140A*/
/*MT6140A*/ #define FM_DURATION_DEFAULT          8191
/*MT6140A*/ #ifdef  AFC_VCXO
/*MT6140A*/    #define CLK_SETTLE_DEFAULT        CLK32K_MICRO_SECOND(5000)
/*MT6140A*/ #else
/*MT6140A*/    #define CLK_SETTLE_DEFAULT        CLK32K_MICRO_SECOND(5000)//(3125)
/*MT6140A*/ #endif
/*MT6140A*/
/*MT6140A*/ /*--------------------------------------------------------*/
/*MT6140A*/ /*   BFE Setting                                          */
/*MT6140A*/ /*--------------------------------------------------------*/
/*MT6140A*/ #define  BBRX_IQ_SWAP                0
/*MT6140A*/ #define  BBRX_GAIN_DOUBLE            0
/*MT6140A*/
/*MT6140A*/ #define  BBTX_IQ_SWAP                1
/*MT6140A*/ #define  BBTX_CALRCSEL              -2
/*MT6140A*/ #define  BBTX_CALBIAS                0
/*MT6140A*/ #define  BBTX_COMMON_MODE_VOLTAGE   -1//-3
/*MT6140A*/ #define  BBTX_TRIM_I                 0
/*MT6140A*/ #define  BBTX_TRIM_Q                 0
/*MT6140A*/ #define  BBTX_OFFSET_I               0
/*MT6140A*/ #define  BBTX_OFFSET_Q               0
/*MT6140A*/ #define  BBTX_RPSEL                  1
/*MT6140A*/ #define  BBTX_INTEN                  1
/*MT6140A*/ #define  BBTX_SW_QBCNT              28
/*MT6140A*/
/*MT6140A*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6140A*/    #define  BBTX_GAIN               -1
/*MT6140A*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6140A*/    #define  BBTX_GAIN               -2
/*MT6140A*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6140A*/    #define  BBTX_GAIN                3
/*MT6140A*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6140A*/    #define  BBTX_GAIN               -3
/*MT6140A*/ #endif
/*MT6140A*/
/*MT6140A*/ #define  BBTX_GAIN_SWING      900  /* mV */
/*MT6140A*/
/*MT6140A*/ /* A1_229 */
/*MT6140A*/ #define ACODE850     0x0820
/*MT6140A*/ #define AMCODE850    0x8080
/*MT6140A*/ #define ACODE900     0x0820
/*MT6140A*/ #define AMCODE900    0x8080
/*MT6140A*/ #define ACODE1800    0x0820
/*MT6140A*/ #define AMCODE1800   0x8080
/*MT6140A*/ #define ACODE1900    0x0820
/*MT6140A*/ #define AMCODE1900   0x8080
/*MT6140A*/
#endif

/*============================================================================== */
#if  IS_RF_MT6140B
/*MT6140B*/
/*MT6140B*/ /*--------------------------------------------------------*/
/*MT6140B*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6140B*/ /*--------------------------------------------------------*/
/*MT6140B*/
/*MT6140B*/ #define  SX1_DATA_COUNT               3
/*MT6140B*/ #define  SX2_DATA_COUNT               1
/*MT6140B*/ #define  SX3_DATA_COUNT               1
/*MT6140B*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6140B*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6140B*/ #define  SDATA_IDLE                   0x0002802
/*MT6140B*/
/*MT6140B*/ /* polarity:  0: long  enable positive pulse */
/*MT6140B*/ /*            1: short enable positive pulse */
/*MT6140B*/ /*            2: long  enable negative pulse */
/*MT6140B*/ /*            3: short enable negative pulse */
/*MT6140B*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6140B*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6140B*/
/*MT6140B*/ /*--------------------------------------------------------*/
/*MT6140B*/ /*   Sleep Mode Setting                                   */
/*MT6140B*/ /*-------------------------------------------------------*/
/*MT6140B*/
/*MT6140B*/ #define FM_DURATION_DEFAULT           8191
/*MT6140B*/ #ifdef  AFC_VCXO
/*MT6140B*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(5000)
/*MT6140B*/ #else
/*MT6140B*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(3125)
/*MT6140B*/ #endif
/*MT6140B*/
/*MT6140B*/ /*--------------------------------------------------------*/
/*MT6140B*/ /*   BFE Setting                                          */
/*MT6140B*/ /*--------------------------------------------------------*/
/*MT6140B*/ #define  BBRX_IQ_SWAP                 0
/*MT6140B*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6140B*/
/*MT6140B*/ #define  BBTX_IQ_SWAP                 1
/*MT6140B*/ #define  BBTX_CALBIAS                 0
/*MT6140B*/
/*MT6140B*/ #define  BBTX_CALRCSEL                0
/*MT6140B*/ #define  BBTX_CALRCSEL_H              0
/*MT6140B*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6140B*/ #define  BBTX_COMMON_MODE_VOLTAGE_H  -1
/*MT6140B*/ #define  BBTX_TRIM_I                  0
/*MT6140B*/ #define  BBTX_TRIM_I_H                0
/*MT6140B*/ #define  BBTX_TRIM_Q                  0
/*MT6140B*/ #define  BBTX_TRIM_Q_H                0
/*MT6140B*/ #define  BBTX_OFFSET_I                0
/*MT6140B*/ #define  BBTX_OFFSET_I_H              0
/*MT6140B*/ #define  BBTX_OFFSET_Q                0
/*MT6140B*/ #define  BBTX_OFFSET_Q_H              0
/*MT6140B*/ #define  BBTX_PHSEL                  -4
/*MT6140B*/ #define  BBTX_PHSEL_H                -4
/*MT6140B*/
/*MT6140B*/ #define  BBTX_RPSEL                   1
/*MT6140B*/ #define  BBTX_INTEN                   0
/*MT6140B*/ #define  BBTX_SW_QBCNT               28
/*MT6140B*/ #define  BBTX_COARSGAIN               1
/*MT6140B*/
/*MT6140B*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6140B*/    #define  BBTX_GAIN                -1
/*MT6140B*/    #define  BBTX_GAIN_H              -1
/*MT6140B*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6140B*/    #define  BBTX_GAIN                -2
/*MT6140B*/    #define  BBTX_GAIN_H              -2
/*MT6140B*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6140B*/    #define  BBTX_GAIN                 3
/*MT6140B*/    #define  BBTX_GAIN_H               3
/*MT6140B*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6140B*/    #define  BBTX_GAIN                 0
/*MT6140B*/    #define  BBTX_GAIN_H               0
/*MT6140B*/ #endif
/*MT6140B*/
/*MT6140B*/ #define  BBTX_GAIN_SWING          960  /* mV */
/*MT6140B*/
/*MT6140B*/ /* A1_229 */
/*MT6140B*/ #define ACODE850     0x0820
/*MT6140B*/ #define AMCODE850    0x8080
/*MT6140B*/ #define ACODE900     0x0820
/*MT6140B*/ #define AMCODE900    0x8080
/*MT6140B*/ #define ACODE1800    0x0820
/*MT6140B*/ #define AMCODE1800   0x8080
/*MT6140B*/ #define ACODE1900    0x0820
/*MT6140B*/ #define AMCODE1900   0x8080
/*MT6140B*/
#endif

/*============================================================================== */
#if  IS_RF_MT6140C
/*MT6140C*/
/*MT6140C*/ /*--------------------------------------------------------*/
/*MT6140C*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6140C*/ /*--------------------------------------------------------*/
/*MT6140C*/
/*MT6140C*/ #define  SX1_DATA_COUNT               3
/*MT6140C*/ #define  SX2_DATA_COUNT               1
/*MT6140C*/ #define  SX3_DATA_COUNT               1
/*MT6140C*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6140C*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6140C*/ #define  SDATA_IDLE                   0x0002802
/*MT6140C*/
/*MT6140C*/ /* polarity:  0: long  enable positive pulse */
/*MT6140C*/ /*            1: short enable positive pulse */
/*MT6140C*/ /*            2: long  enable negative pulse */
/*MT6140C*/ /*            3: short enable negative pulse */
/*MT6140C*/ #define  BSI_DEVICE_0_CS_POLARITY    1
/*MT6140C*/ #define  BSI_DEVICE_1_CS_POLARITY    1
/*MT6140C*/
/*MT6140C*/ /*--------------------------------------------------------*/
/*MT6140C*/ /*   Sleep Mode Setting                                   */
/*MT6140C*/ /*-------------------------------------------------------*/
/*MT6140C*/
/*MT6140C*/ #define FM_DURATION_DEFAULT           8191
/*MT6140C*/ #ifdef  AFC_VCXO
/*MT6140C*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(5000)
/*MT6140C*/ #else
/*MT6140C*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(3125)
/*MT6140C*/ #endif
/*MT6140C*/
/*MT6140C*/ /*--------------------------------------------------------*/
/*MT6140C*/ /*   BFE Setting                                          */
/*MT6140C*/ /*--------------------------------------------------------*/
/*MT6140C*/ #define  BBRX_IQ_SWAP                 0
/*MT6140C*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6140C*/
/*MT6140C*/ #define  BBTX_IQ_SWAP                 1
/*MT6140C*/ #define  BBTX_CALBIAS                 0
/*MT6140C*/
/*MT6140C*/ #define  BBTX_CALRCSEL                0
/*MT6140C*/ #define  BBTX_CALRCSEL_H              0
/*MT6140C*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6140C*/ #define  BBTX_COMMON_MODE_VOLTAGE_H  -1
/*MT6140C*/ #define  BBTX_TRIM_I                  0
/*MT6140C*/ #define  BBTX_TRIM_I_H                0
/*MT6140C*/ #define  BBTX_TRIM_Q                  0
/*MT6140C*/ #define  BBTX_TRIM_Q_H                0
/*MT6140C*/ #define  BBTX_OFFSET_I                0
/*MT6140C*/ #define  BBTX_OFFSET_I_H              0
/*MT6140C*/ #define  BBTX_OFFSET_Q                0
/*MT6140C*/ #define  BBTX_OFFSET_Q_H              0
/*MT6140C*/ #define  BBTX_PHSEL                   0//-4
/*MT6140C*/ #define  BBTX_PHSEL_H                 0//-4
/*MT6140C*/
/*MT6140C*/ #define  BBTX_RPSEL                   1
/*MT6140C*/ #define  BBTX_INTEN                   0
/*MT6140C*/ #define  BBTX_SW_QBCNT               28
/*MT6140C*/ #define  BBTX_COARSGAIN               1
/*MT6140C*/
/*MT6140C*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6140C*/    #define  BBTX_GAIN                -1
/*MT6140C*/    #define  BBTX_GAIN_H              -1
/*MT6140C*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6140C*/    #define  BBTX_GAIN                -2
/*MT6140C*/    #define  BBTX_GAIN_H              -2
/*MT6140C*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6140C*/    #define  BBTX_GAIN                 3
/*MT6140C*/    #define  BBTX_GAIN_H               3
/*MT6140C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6140C*/    #define  BBTX_GAIN                 0
/*MT6140C*/    #define  BBTX_GAIN_H               0
/*MT6140C*/ #endif
/*MT6140C*/
/*MT6140C*/ #define  BBTX_GAIN_SWING          900  /* mV */
/*MT6140C*/
/*MT6140C*/ /* A1_229 */
/*MT6140C*/ #define ACODE850     0x0820
/*MT6140C*/ #define AMCODE850    0x2040
/*MT6140C*/ #define ACODE900     0x0820
/*MT6140C*/ #define AMCODE900    0x2040
/*MT6140C*/ #define ACODE1800    0x0820
/*MT6140C*/ #define AMCODE1800   0x2040
/*MT6140C*/ #define ACODE1900    0x0820
/*MT6140C*/ #define AMCODE1900   0x2040
/*MT6140C*/
#endif
/*============================================================================== */
#if  IS_RF_MT6140D
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/
/*MT6140D*/ #define  SX1_DATA_COUNT               3
/*MT6140D*/ #define  SX2_DATA_COUNT               1
/*MT6140D*/ #define  SX3_DATA_COUNT               1
/*MT6140D*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6140D*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6140D*/ #define  SDATA_IDLE                   0x0000002
/*MT6140D*/
/*MT6140D*/ /* polarity:  0: long  enable positive pulse */
/*MT6140D*/ /*            1: short enable positive pulse */
/*MT6140D*/ /*            2: long  enable negative pulse */
/*MT6140D*/ /*            3: short enable negative pulse */
/*MT6140D*/ #define  BSI_DEVICE_0_CS_POLARITY     1
/*MT6140D*/ #define  BSI_DEVICE_1_CS_POLARITY     1
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   Sleep Mode Setting                                   */
/*MT6140D*/ /*-------------------------------------------------------*/
/*MT6140D*/
/*MT6140D*/ #define FM_DURATION_DEFAULT           8191
/*MT6140D*/ #ifdef  AFC_VCXO
/*MT6140D*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(5000)
/*MT6140D*/ #else
/*MT6140D*/    #define CLK_SETTLE_DEFAULT         CLK32K_MICRO_SECOND(3125)
/*MT6140D*/ #endif
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   BFE Setting                                          */
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ #define  BBRX_IQ_SWAP                 0
/*MT6140D*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6140D*/
/*MT6140D*/ #define  BBTX_IQ_SWAP                 1
/*MT6140D*/ #define  BBTX_CALBIAS                 0
/*MT6140D*/
/*MT6140D*/ #define  BBTX_CALRCSEL                0
/*MT6140D*/ #define  BBTX_CALRCSEL_H              0
/*MT6140D*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6140D*/ #define  BBTX_COMMON_MODE_VOLTAGE_H  -1
/*MT6140D*/ #define  BBTX_TRIM_I                  0
/*MT6140D*/ #define  BBTX_TRIM_I_H                0
/*MT6140D*/ #define  BBTX_TRIM_Q                  0
/*MT6140D*/ #define  BBTX_TRIM_Q_H                0
/*MT6140D*/ #define  BBTX_OFFSET_I                0
/*MT6140D*/ #define  BBTX_OFFSET_I_H              0
/*MT6140D*/ #define  BBTX_OFFSET_Q                0
/*MT6140D*/ #define  BBTX_OFFSET_Q_H              0
/*MT6140D*/ #define  BBTX_PHSEL                   0
/*MT6140D*/ #define  BBTX_PHSEL_H                 0
/*MT6140D*/
/*MT6140D*/ #define  BBTX_RPSEL                   1
/*MT6140D*/ #define  BBTX_INTEN                   0
/*MT6140D*/ #define  BBTX_SW_QBCNT               28
/*MT6140D*/ #define  BBTX_COARSGAIN               1
/*MT6140D*/
/*MT6140D*/ #if (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/*MT6140D*/    #define  BBTX_GAIN                -1
/*MT6140D*/    #define  BBTX_GAIN_H              -1
/*MT6140D*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/*MT6140D*/    #define  BBTX_GAIN                -2
/*MT6140D*/    #define  BBTX_GAIN_H              -2
/*MT6140D*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/*MT6140D*/    #define  BBTX_GAIN                 3
/*MT6140D*/    #define  BBTX_GAIN_H               3
/*MT6140D*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6140D*/    #define  BBTX_GAIN                 0
/*MT6140D*/    #define  BBTX_GAIN_H               0
/*MT6140D*/ #endif
/*MT6140D*/
/*MT6140D*/ #define  BBTX_GAIN_SWING          900  /* mV */
/*MT6140D*/
/*MT6140D*/
#endif
/*============================================================================== */

#if  IS_RF_SKY74045
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74045*/ #if IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
/* under construction !*/
/*SKY74045*/ #else
/* under construction !*/
/*SKY74045*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74045*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*SKY74045*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*SKY74045*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*SKY74045*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74045*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/*============================================================================== */
#if  IS_RF_AERO2
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*AERO2*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*AERO2*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*AERO2*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*AERO2*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*AERO2*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if  IS_RF_SKY74137
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74137*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*SKY74137*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)||(IS_CHIP_MT6229)||(IS_CHIP_MT6268T)
/* under construction !*/
/*SKY74137*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*SKY74137*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74137*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/*============================================================================== */

#if IS_RF_GRF6201
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*GRF6201*/ #ifdef  AFC_VCXO
/* under construction !*/
/*GRF6201*/ #else
/* under construction !*/
/*GRF6201*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*GRF6201*/ #if    (IS_FPGA_TARGET)||(IS_CHIP_MT6208)||(IS_CHIP_MT6205A)||(IS_CHIP_MT6218A)
/* under construction !*/
/*GRF6201*/ #elif  (IS_CHIP_MT6205B)||(IS_CHIP_MT6218B_AN2DN)
/* under construction !*/
/*GRF6201*/ #elif  (IS_CHIP_MT6218B_EN)||(IS_CHIP_MT6219_AV)
/* under construction !*/
/*GRF6201*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*GRF6201*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif
/*============================================================================== */

#if  IS_RF_IRFS3001
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #if defined(EXT_13M)
/* under construction !*/
/*IRFS3001*/ #elif defined(EXT_26M)
/* under construction !*/
/*IRFS3001*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #ifdef  AFC_VCXO
/* under construction !*/
/*IRFS3001*/ #else
/* under construction !*/
/*IRFS3001*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #if IS_CHIP_MT6227
/* under construction !*/
/*IRFS3001*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif // end of "#if  IS_RF_IRFS3001"

/*============================================================================== */

#if defined(FPGA)||defined(MT6208)||defined(MT6205)||defined(MT6205B)
    #if   BBRX_GAIN_DOUBLE==1
        #define DSP_MAGIC_VALUE    -83.25
    #elif BBRX_GAIN_DOUBLE==0
        #define DSP_MAGIC_VALUE    -77.25
    #endif
#elif  defined(MT6218)
    #if   BBRX_GAIN_DOUBLE==1
        #define DSP_MAGIC_VALUE    -99.75
    #elif BBRX_GAIN_DOUBLE==0
        #define DSP_MAGIC_VALUE    -93.75
    #endif
#elif  IS_CHIP_MT6229_FPGA2
    #if   BBRX_GAIN_DOUBLE==1
        #define DSP_MAGIC_VALUE    -97.25
    #elif BBRX_GAIN_DOUBLE==0
        #define DSP_MAGIC_VALUE    -91.25
    #endif
#elif  IS_CHIP_MT6238
    #if   BBRX_GAIN_DOUBLE==1
        #define DSP_MAGIC_VALUE    -97.75
    #elif BBRX_GAIN_DOUBLE==0
        #define DSP_MAGIC_VALUE    -91.75
    #endif
#elif  IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION || IS_CHIP_MT6225_AND_LATTER_VERSION
    #if   BBRX_GAIN_DOUBLE==1
        #define DSP_MAGIC_VALUE    -99.75
    #elif BBRX_GAIN_DOUBLE==0
        #define DSP_MAGIC_VALUE    -93.75
    #endif
#else
    #if   BBRX_GAIN_DOUBLE==1
        #define DSP_MAGIC_VALUE    -97.25
    #elif BBRX_GAIN_DOUBLE==0
        #define DSP_MAGIC_VALUE    -91.25
    #endif
#endif

/*============================================================================== */
//remove from l1d_data.c to here
#ifndef  PDATA_GSM850_PR1
#define  PDATA_GSM850_PR1    0x00
#endif

#ifndef  PDATA_GSM850_PR2
#define  PDATA_GSM850_PR2    0x00
#endif

#ifndef  PDATA_GSM850_PR3
#define  PDATA_GSM850_PR3    0x00
#endif

#ifndef  PDATA_GSM850_PT1
#define  PDATA_GSM850_PT1    0x00
#endif

#ifndef  PDATA_GSM850_PT2
#define  PDATA_GSM850_PT2    0x00
#endif

#ifndef  PDATA_GSM850_PT3
#define  PDATA_GSM850_PT3    0x00
#endif

#ifndef BBTX_IQSWAP_ONFLY
   #define BBTX_IQSWAP_ONFLY    0
#endif

//BBTX_PHSEL
#ifndef BBTX_PHSEL
   #define BBTX_PHSEL    0
#endif
//BBTX_SW_QBCNT
#ifndef BBTX_SW_QBCNT
   #define BBTX_SW_QBCNT 0
#endif   
//8g switch
#ifndef  PDATA_GMSK
   #define  PDATA_GMSK   0
#endif
#ifndef  PDATA_8PSK
   #define  PDATA_8PSK   0
#endif

//GSM850
#ifndef  PDATA_GSM850_PR3A
   #define  PDATA_GSM850_PR3A   PDATA_GSM850_PR3
#endif
#ifndef  PDATA_GSM850_PT3A
   #define  PDATA_GSM850_PT3A   PDATA_GSM850_PT3
#endif
#ifndef  PDATA_GSM850_PR2B
   #define  PDATA_GSM850_PR2B   PDATA_GSM850_PR2
#endif
#ifndef  PDATA_GSM850_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
      #define  PDATA_GSM850_PR2M1  PDATA_GSM850_PR2B
   #else
      #define  PDATA_GSM850_PR2M1  PDATA_GSM850_PR2
   #endif
#endif
#ifndef  PDATA_GSM850_PR2M2
   #define  PDATA_GSM850_PR2M2  PDATA_GSM850_PR2M1
#endif
#ifndef  PDATA_GSM850_PR2M3
   #define  PDATA_GSM850_PR2M3  PDATA_GSM850_PR2M2
#endif
#ifndef  PDATA_GSM850_PT2B
   #define  PDATA_GSM850_PT2B   PDATA_GSM850_PT2
#endif
#ifndef  PDATA_GSM850_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_GSM850_PT2M1_8G PDATA_GSM850_PT2B
   #else
      #define  PDATA_GSM850_PT2M1_8G PDATA_GSM850_PT2   
   #endif   
#endif
#ifndef  PDATA_GSM850_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_GSM850_PT2M1_G8 PDATA_GSM850_PT2B
   #else
      #define  PDATA_GSM850_PT2M1_G8 PDATA_GSM850_PT2
   #endif   
#endif
#ifndef  PDATA_GSM850_PT2M2_8G
   #define  PDATA_GSM850_PT2M2_8G PDATA_GSM850_PT2M1_8G
#endif
#ifndef  PDATA_GSM850_PT2M2_G8
   #define  PDATA_GSM850_PT2M2_G8 PDATA_GSM850_PT2M1_G8
#endif
#ifndef  PDATA_GSM850_PT2M3_8G
   #define  PDATA_GSM850_PT2M3_8G PDATA_GSM850_PT2M2_8G
#endif
#ifndef  PDATA_GSM850_PT2M3_G8
   #define  PDATA_GSM850_PT2M3_G8 PDATA_GSM850_PT2M2_G8
#endif


//GSM
#ifndef  PDATA_GSM_PR3A
   #define  PDATA_GSM_PR3A   PDATA_GSM_PR3
#endif
#ifndef  PDATA_GSM_PT3A
   #define  PDATA_GSM_PT3A   PDATA_GSM_PT3
#endif
#ifndef  PDATA_GSM_PR2B
   #define  PDATA_GSM_PR2B   PDATA_GSM_PR2
#endif
#ifndef  PDATA_GSM_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
      #define  PDATA_GSM_PR2M1  PDATA_GSM_PR2B
   #else
      #define  PDATA_GSM_PR2M1  PDATA_GSM_PR2
   #endif   
#endif
#ifndef  PDATA_GSM_PR2M2
   #define  PDATA_GSM_PR2M2  PDATA_GSM_PR2M1
#endif
#ifndef  PDATA_GSM_PR2M3
   #define  PDATA_GSM_PR2M3  PDATA_GSM_PR2M2
#endif
#ifndef  PDATA_GSM_PT2B
   #define  PDATA_GSM_PT2B   PDATA_GSM_PT2
#endif
#ifndef  PDATA_GSM_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_GSM_PT2M1_8G PDATA_GSM_PT2B      
   #else
      #define  PDATA_GSM_PT2M1_8G PDATA_GSM_PT2
   #endif   
#endif
#ifndef  PDATA_GSM_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_GSM_PT2M1_G8 PDATA_GSM_PT2B
   #else
      #define  PDATA_GSM_PT2M1_G8 PDATA_GSM_PT2
   #endif   
#endif
#ifndef  PDATA_GSM_PT2M2_8G
   #define  PDATA_GSM_PT2M2_8G PDATA_GSM_PT2M1_8G
#endif
#ifndef  PDATA_GSM_PT2M2_G8
   #define  PDATA_GSM_PT2M2_G8 PDATA_GSM_PT2M1_G8
#endif
#ifndef  PDATA_GSM_PT2M3_8G
   #define  PDATA_GSM_PT2M3_8G PDATA_GSM_PT2M2_8G
#endif
#ifndef  PDATA_GSM_PT2M3_G8
   #define  PDATA_GSM_PT2M3_G8 PDATA_GSM_PT2M2_G8
#endif


//DCS
#ifndef  PDATA_DCS_PR3A
   #define  PDATA_DCS_PR3A   PDATA_DCS_PR3
#endif
#ifndef  PDATA_DCS_PT3A
   #define  PDATA_DCS_PT3A   PDATA_DCS_PT3
#endif
#ifndef  PDATA_DCS_PR2B
   #define  PDATA_DCS_PR2B   PDATA_DCS_PR2
#endif
#ifndef  PDATA_DCS_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
      #define  PDATA_DCS_PR2M1  PDATA_DCS_PR2B
   #else
      #define  PDATA_DCS_PR2M1  PDATA_DCS_PR2
   #endif
#endif
#ifndef  PDATA_DCS_PR2M2
   #define  PDATA_DCS_PR2M2  PDATA_DCS_PR2M1
#endif
#ifndef  PDATA_DCS_PR2M3
   #define  PDATA_DCS_PR2M3  PDATA_DCS_PR2M2
#endif
#ifndef  PDATA_DCS_PT2B
   #define  PDATA_DCS_PT2B   PDATA_DCS_PT2
#endif
#ifndef  PDATA_DCS_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_DCS_PT2M1_8G PDATA_DCS_PT2B
   #else
      #define  PDATA_DCS_PT2M1_8G PDATA_DCS_PT2
   #endif   
#endif
#ifndef  PDATA_DCS_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_DCS_PT2M1_G8 PDATA_DCS_PT2B
   #else
      #define  PDATA_DCS_PT2M1_G8 PDATA_DCS_PT2
   #endif
#endif
#ifndef  PDATA_DCS_PT2M2_8G
   #define  PDATA_DCS_PT2M2_8G PDATA_DCS_PT2M1_8G
#endif
#ifndef  PDATA_DCS_PT2M2_G8
   #define  PDATA_DCS_PT2M2_G8 PDATA_DCS_PT2M1_G8
#endif
#ifndef  PDATA_DCS_PT2M3_8G
   #define  PDATA_DCS_PT2M3_8G PDATA_DCS_PT2M2_8G
#endif
#ifndef  PDATA_DCS_PT2M3_G8
   #define  PDATA_DCS_PT2M3_G8 PDATA_DCS_PT2M2_G8
#endif


//PCS
#ifndef  PDATA_PCS_PR3A
   #define  PDATA_PCS_PR3A   PDATA_PCS_PR3
#endif
#ifndef  PDATA_PCS_PT3A
   #define  PDATA_PCS_PT3A   PDATA_PCS_PT3
#endif
#ifndef  PDATA_PCS_PR2B
   #define  PDATA_PCS_PR2B   PDATA_PCS_PR2
#endif
#ifndef  PDATA_PCS_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
      #define  PDATA_PCS_PR2M1  PDATA_PCS_PR2B      
   #else
      #define  PDATA_PCS_PR2M1  PDATA_PCS_PR2
   #endif
#endif
#ifndef  PDATA_PCS_PR2M2
   #define  PDATA_PCS_PR2M2  PDATA_PCS_PR2M1
#endif
#ifndef  PDATA_PCS_PR2M3
   #define  PDATA_PCS_PR2M3  PDATA_PCS_PR2M2
#endif
#ifndef  PDATA_PCS_PT2B
   #define  PDATA_PCS_PT2B   PDATA_PCS_PT2
#endif
#ifndef  PDATA_PCS_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_PCS_PT2M1_8G PDATA_PCS_PT2B
   #else
      #define  PDATA_PCS_PT2M1_8G PDATA_PCS_PT2
   #endif         
#endif
#ifndef  PDATA_PCS_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
      #define  PDATA_PCS_PT2M1_G8 PDATA_PCS_PT2B
   #else
      #define  PDATA_PCS_PT2M1_G8 PDATA_PCS_PT2
   #endif      
#endif
#ifndef  PDATA_PCS_PT2M2_8G
   #define  PDATA_PCS_PT2M2_8G PDATA_PCS_PT2M1_8G
#endif
#ifndef  PDATA_PCS_PT2M2_G8
   #define  PDATA_PCS_PT2M2_G8 PDATA_PCS_PT2M1_G8
#endif
#ifndef  PDATA_PCS_PT2M3_8G
   #define  PDATA_PCS_PT2M3_8G PDATA_PCS_PT2M2_8G
#endif
#ifndef  PDATA_PCS_PT2M3_G8
   #define  PDATA_PCS_PT2M3_G8 PDATA_PCS_PT2M2_G8
#endif


#ifndef  QB_PR3A
   #define  QB_PR3A    ( QB_PR3+1 )
#endif
#ifndef  QB_PT3A
   #define  QB_PT3A    ( QB_PT3+1 )
#endif
#ifndef  QB_PR2B
   #define  QB_PR2B    0//(16000)
#endif
#ifndef  QB_PR2M1
   #define  QB_PR2M1   0//(16000)
#endif
#ifndef  QB_PR2M2
   #define  QB_PR2M2   0//(16000)
#endif
#ifndef  QB_PT2B
   #define  QB_PT2B    0//(16000)
#endif
#ifndef  QB_ST2B
   #define  QB_ST2B    0
#endif
#ifndef  QB_ST2M_G8
   #define  QB_ST2M_G8    0
#endif
#ifndef  QB_ST2M_8G
   #define  QB_ST2M_8G    0
#endif
#ifndef  QB_PT2M1_8G
   #define  QB_PT2M1_8G    0
#endif
#ifndef  QB_PT2M1_G8
   #define  QB_PT2M1_G8    0
#endif
#ifndef  QB_PT2M2_8G
   #define  QB_PT2M2_8G    ( QB_PT2M1_8G-1 )
#endif
#ifndef  QB_PT2M2_G8
   #define  QB_PT2M2_G8    ( QB_PT2M1_8G-1 )
#endif
#ifndef  QB_PT2M3_8G
   #define  QB_PT2M3_8G    ( QB_PT2M2_8G-1 )
#endif
#ifndef  QB_PT2M3_G8
   #define  QB_PT2M3_G8    ( QB_PT2M2_8G-1 )
#endif


#ifndef  ST2B_ST2M_DATA_COUNT
   #define  ST2B_ST2M_DATA_COUNT          0
#endif

#ifndef BBTX_CALRCSEL_H
   #define  BBTX_CALRCSEL_H               0
#endif
#ifndef  BBTX_COMMON_MODE_VOLTAGE_H
   #define  BBTX_COMMON_MODE_VOLTAGE_H    0
#endif
#ifndef  BBTX_TRIM_I_H
   #define  BBTX_TRIM_I_H                 0
#endif
#ifndef  BBTX_TRIM_Q_H
   #define  BBTX_TRIM_Q_H                 0
#endif
#ifndef  BBTX_DCCOARSE_I
   #define  BBTX_DCCOARSE_I               0
#endif
#ifndef  BBTX_DCCOARSE_Q
   #define  BBTX_DCCOARSE_Q               0
#endif
#ifndef  BBTX_DCCOARSE_I_H
   #define  BBTX_DCCOARSE_I_H             0
#endif
#ifndef  BBTX_DCCOARSE_Q_H
   #define  BBTX_DCCOARSE_Q_H             0
#endif
#ifndef  BBTX_OFFSET_I_H
   #define  BBTX_OFFSET_I_H               0
#endif
#ifndef  BBTX_OFFSET_Q_H
   #define  BBTX_OFFSET_Q_H               0
#endif
#ifndef  BBTX_GAIN_H
   #define  BBTX_GAIN_H                   0
#endif
#ifndef BBTX_PHSEL_H
   #define  BBTX_PHSEL_H                  0
#endif
/*============================================================================== */

#ifdef  L1D_TEST
#undef   QB_RX_FENA_2_FSYNC
   #if IS_CHIP_MT6225_AND_LATTER_VERSION || IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  QB_RX_FENA_2_FSYNC          32
#undef   QB_TX_FENA_2_FSYNC
#define  QB_TX_FENA_2_FSYNC          152
   #else
#define  QB_RX_FENA_2_FSYNC          33   /* this value shall be 4N+1 */
   #endif
#endif


#define  QB_RON_2_FSYNC              0
#define  QB_FSYNC_2_ROFF             0
#define  QB_TON_2_FSYNC              16
#define  QB_FSYNC_2_TOFF             16

#define  TQ_SR1                      (QB_SR1-QB_RON_2_FSYNC)
#define  TQ_SR2                      (QB_SR2-QB_RON_2_FSYNC)
#define  TQ_SR2M                     (QB_SR2M-QB_RON_2_FSYNC)
#define  TQ_SR3                      (QB_SR3-QB_FSYNC_2_ROFF)
#define  TQ_PR1                      (QB_PR1-QB_RON_2_FSYNC)
#define  TQ_PR2                      (QB_PR2-QB_RON_2_FSYNC)
#define  TQ_PR2M1                    (QB_PR2M1-QB_RON_2_FSYNC)
#define  TQ_PR2M2                    (QB_PR2M2-QB_RON_2_FSYNC)
#define  TQ_PR3                      (QB_PR3-QB_FSYNC_2_ROFF)
#define  TQ_PR3A                     (QB_PR3A-QB_FSYNC_2_ROFF)
#define  TQ_ST1                      (QB_ST1-QB_TON_2_FSYNC)
#define  TQ_ST2                      (QB_ST2-QB_TON_2_FSYNC)
#define  TQ_ST3                      (QB_ST3-QB_FSYNC_2_TOFF)
#define  TQ_PT1                      (QB_PT1-QB_TON_2_FSYNC)
#define  TQ_PT2                      (QB_PT2-QB_TON_2_FSYNC)
#define  TQ_PT2B                     (QB_PT2B-QB_TON_2_FSYNC)
#define  TQ_PT3                      (QB_PT3-QB_FSYNC_2_TOFF)
#define  TQ_PT3A                     (QB_PT3A-QB_FSYNC_2_TOFF)
#define  TQ_APCON                    (QB_APCON-QB_TON_2_FSYNC)
#define  TQ_APCMID                   (QB_APCMID-QB_TON_2_FSYNC)
#define  TQ_APCOFF                   (QB_APCOFF-QB_FSYNC_2_TOFF)
#define  TQ_BDLON                    (QB_RX_FENA_2_FSYNC-QB_RON_2_FSYNC)
#define  TQ_BDLOFF                   (-QB_FSYNC_2_ROFF)
#define  TQ_BULON                    (QB_TX_FENA_2_FSYNC-QB_TON_2_FSYNC)
#define  TQ_BULOFF                   (-QB_FSYNC_2_TOFF)
#define  TQ_AFC2_2_BOFF              (TQ_BULOFF+QB_TX_FSYNC_2_FENA)

#define  TQ_PR2B                     (QB_PR2B-QB_RON_2_FSYNC)
#define  TQ_PT2M1_G8                 (QB_PT2M1_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M2_G8                 (QB_PT2M2_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M3_G8                 (QB_PT2M3_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M1_8G                 (QB_PT2M1_8G-QB_TON_2_FSYNC)
#define  TQ_PT2M2_8G                 (QB_PT2M2_8G-QB_TON_2_FSYNC)
#define  TQ_PT2M3_8G                 (QB_PT2M3_8G-QB_TON_2_FSYNC)
#define  TQ_ST2B                     (QB_ST2B-QB_TON_2_FSYNC)
#define  TQ_ST2M_G8                  (QB_ST2M_G8-QB_TON_2_FSYNC)
#define  TQ_ST2M_8G                  (QB_ST2M_8G-QB_TON_2_FSYNC)


#if  IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
   #if   TQ_PR3A>TQ_SR3 && TQ_PR3A>TQ_PR3 
      #define QR_BOFF_2_IDLE            TQ_PR3A
   #elif TQ_PR3>TQ_SR3 && TQ_PR3>TQ_PR3A 
      #define QR_BOFF_2_IDLE            TQ_PR3
   #else
      #define QR_BOFF_2_IDLE            TQ_SR3   
   #endif                                     
#else
   #if  TQ_SR3>TQ_PR3                         
      #define QR_BOFF_2_IDLE            TQ_SR3
   #else                                      
      #define QR_BOFF_2_IDLE            TQ_PR3
   #endif                                     
#endif

/*--------------------------------------------------------*/
/*   define BDL/BUL data (shall be modified by real case) */
/*--------------------------------------------------------*/

#define  BDLCON_DATA           ( ((QB_RX_FENA_2_FSYNC-1)<<8) | (QB_RX_FSYNC_2_FENA<<0) )
#define  BULCON1_DATA          ( ((QB_TX_FENA_2_FSYNC-1)<<8) | (QB_TX_FSYNC_2_FENA<<0) )
#define  BULCON2_DATA          ((QB_TX_FENA_2_FSYNC-QB_APCDACON)&0x0FF)

/*---------------------------------------------------------------------------*/
#if  IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
   #if (IS_CHIP_MT6229_S01) || (IS_CHIP_MT6229_S00) || IS_SAIC_CHIP_MT6223_AND_LATTER_VERSION
   /*  0 --> 52/2 =26   MHz   */
   /*  1 --> 52/4 =13   MHz   */
   /*  2 --> 52/6 =8.67 MHz   */
   /*  3 --> 52/8 =6.5  MHz   */     
#define BSI_CLK_SPD     3 
   #elif IS_CHIP_MT6268T
   /*  0 --> 13/2 =6.5   MHz   */
   /*  1 --> 13/4 =3.25  MHz   */
   /*  2 --> 13/6 =2.167 MHz   */
   /*  3 --> 13/8 =1.625 MHz   */ 
#define BSI_CLK_SPD     0 
   #else
   /*  0 --> 26/2 =13   MHz   */
   /*  1 --> 26/4 =6.5  MHz   */
   /*  2 --> 26/6 =4.33 MHz   */
   /*  3 --> 26/8 =3.25 MHz   */     
#define BSI_CLK_SPD     1 
   #endif 
#else
   /*  0 --> 13/2 =6.5   MHz   */
   /*  1 --> 13/4 =3.25  MHz   */
   /*  2 --> 13/6 =2.167 MHz   */
   /*  3 --> 13/8 =1.625 MHz   */ 
#define BSI_CLK_SPD     0 
#endif

#define  SCTRL_IMOD_MAIN   (0x0101| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* Wirte SDATA to active buffer for IMODE   */
#define  SCTRL_IMOD_SEND   (0x0009| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        (0x0001| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* SRCB main control:SRCB TSU event trigger */


#if  IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  SCTRL_RESERVED                      0x0014
#else
#define  SCTRL_RESERVED                      0x0010
#endif


/*---------------------------------------------------------------------------*/

#if  IS_GSM
/*GSM*/ #define  CWIN_COUNT                  4
/*GSM*/ #define  RIDX_COUNT                  4
#endif

#if  IS_GPRS
/*GPRS*/ #define  CWIN_COUNT                 5
/*GPRS*/ #define  RIDX_COUNT                 6
#endif

#define  AGCDT0                  ((SX1_DATA_COUNT+SX3_DATA_COUNT)*CWIN_COUNT)
#define  AGCDTIDX(n)             (AGCDT0+(n))

#define  ST2B_ST2M_0             ((AGCDT0)+(SX2_DATA_COUNT*RIDX_COUNT))
#define  ST2B_ST2M_IDX(n)        (ST2B_ST2M_0+((n)*ST2B_ST2M_DATA_COUNT))

#if IS_RF_POLARIS1
/* under construction !*/
/* under construction !*/
#endif
/*---------------------------------------------------------------------------*/

#endif


