

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4063389|  4063389|  40.634 ms|  40.634 ms|  4063390|  4063390|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- time_loop  |  3932310|  3932310|    131077|          -|          -|    30|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [top.cpp:95]   --->   Operation 6 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_load_in_VITIS_LOOP_88_1, i24 %A_in, i24 %mem_A"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln95 = store i5 0, i5 %t" [top.cpp:95]   --->   Operation 8 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln75 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:75]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A_in"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A_out"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (1.51ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_load_in_VITIS_LOOP_88_1, i24 %A_in, i24 %mem_A"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln95 = br void %row_loop" [top.cpp:95]   --->   Operation 15 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%t_1 = load i5 %t" [top.cpp:95]   --->   Operation 16 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln95 = icmp_eq  i5 %t_1, i5 30" [top.cpp:95]   --->   Operation 17 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.87ns)   --->   "%t_2 = add i5 %t_1, i5 1" [top.cpp:95]   --->   Operation 18 'add' 't_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %row_loop.split, void %for.inc176.preheader" [top.cpp:95]   --->   Operation 19 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i5 %t_1" [top.cpp:95]   --->   Operation 20 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln95 = call void @top_kernel_Pipeline_row_loop_col_loop, i1 %trunc_ln95, i24 %mem_B, i24 %mem_A" [top.cpp:95]   --->   Operation 21 'call' 'call_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln95 = store i5 %t_2, i5 %t" [top.cpp:95]   --->   Operation 22 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.48>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_store_out_VITIS_LOOP_163_3, i24 %A_out, i24 %mem_A"   --->   Operation 23 'call' 'call_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [top.cpp:95]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:95]   --->   Operation 25 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln95 = call void @top_kernel_Pipeline_row_loop_col_loop, i1 %trunc_ln95, i24 %mem_B, i24 %mem_A" [top.cpp:95]   --->   Operation 26 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln95 = br void %row_loop" [top.cpp:95]   --->   Operation 27 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.51>
ST_5 : Operation 28 [1/2] (1.51ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_store_out_VITIS_LOOP_163_3, i24 %A_out, i24 %mem_A"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [top.cpp:168]   --->   Operation 29 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 5 bit ('t', top.cpp:95) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln95', top.cpp:95) of constant 0 on local variable 't', top.cpp:95 [12]  (0.489 ns)

 <State 2>: 1.517ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'top_kernel_Pipeline_load_in_VITIS_LOOP_88_1' [11]  (1.517 ns)

 <State 3>: 1.367ns
The critical path consists of the following:
	'load' operation 5 bit ('t', top.cpp:95) on local variable 't', top.cpp:95 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', top.cpp:95) [16]  (0.878 ns)
	'store' operation 0 bit ('store_ln95', top.cpp:95) of variable 't', top.cpp:95 on local variable 't', top.cpp:95 [24]  (0.489 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.517ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'top_kernel_Pipeline_store_out_VITIS_LOOP_163_3' [27]  (1.517 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
