INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/NewSevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NewSevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/new/SevenSegmentTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/ECE2700/Lab4/Lab4.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/decoder4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sim_1/new/SegmentCompare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentCompare
