// Seed: 3906018701
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri id_10,
    output tri0 id_11,
    output tri id_12,
    output tri0 id_13
);
  wire id_15, id_16;
  assign module_1.type_33 = 0;
endmodule
program module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    input tri id_6,
    input wor id_7,
    input tri0 id_8,
    inout supply1 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri id_12,
    output tri id_13,
    output supply0 id_14,
    output uwire id_15,
    output wand id_16,
    id_24,
    input uwire id_17,
    output logic id_18,
    output supply1 id_19,
    output tri1 id_20,
    output wor id_21,
    output wand id_22
);
  id_25(
      -1 == -1'h0, id_5
  );
  module_0 modCall_1 (
      id_3,
      id_9,
      id_15,
      id_8,
      id_2,
      id_9,
      id_2,
      id_17,
      id_16,
      id_9,
      id_21,
      id_13,
      id_16,
      id_19
  );
  tri  id_26;
  tri1 id_27 = -1;
  wire id_28;
  id_29(
      .id_0(id_27 - id_17)
  );
  initial id_18 <= id_26 && id_9;
endmodule
