# NXP LPC1766 Cortex-M3 with 256kB Flash and 32kB+32kB Local On-Chip SRAM
# based on OpenOCD target-library file, modified by Martin Thomas

if { [info exists CHIPNAME] } {
	set  _CHIPNAME $CHIPNAME
} else {
	set  _CHIPNAME lpc1758
}

# After reset the chip is clocked by the ~4MHz internal RC oscillator.
# When board-specific code (reset-init handler or device firmware)
# configures another oscillator and/or PLL0, set CCLK to match; if
# you don't, then flash erase and write operations may misbehave.
# (The ROM code doing those updates cares about core clock speed...)
#
# CCLK is the core clock frequency in KHz
if { [info exists CCLK ] } {
	set _CCLK $CCLK
} else {
	set _CCLK 4000
}
if { [info exists CPUTAPID ] } {
	set _CPUTAPID $CPUTAPID
} else {
	set _CPUTAPID 0x4ba00477
}

#delays on reset lines
adapter_nsrst_delay 300
jtag_ntrst_delay 300

# LPC2000 & LPC1700 -> SRST causes TRST
# reset_config srst_pulls_trst
reset_config trst_and_srst

# adaptive clocking does not work reliably with this OpenOCD version
# and board
adapter_khz 500

jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
#target create $_TARGETNAME cortex_m3 -chain-position $_TARGETNAME
target create $_TARGETNAME cortex_m -chain-position $_TARGETNAME

# LPC1766 has 32kB of SRAM In the ARMv7-M "Code" area (at 0x10000000)
# and 32K more on AHB, in the ARMv7-M "SRAM" area, (at 0x2007c000).
$_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size 0x8000

# LPC1766 has 256kB of flash memory, managed by ROM code (including a
# boot loader which verifies the flash exception table's checksum).
# flash bank <name> lpc2000 <base> <size> 0 0 <target#> <variant> <clock> [calc checksum]
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2000 0x0 0x40000 0 0 $_TARGETNAME lpc1700 $_CCLK calc_checksum

# JTAG clock should be CCLK/6 (unless using adaptive clocking)
# CCLK is 4 MHz after reset, and until board-specific code (like
# a reset-init handler) speeds it up.
#jtag_rclk [ expr 4000 / 6 ]
#$_TARGETNAME configure -event reset-start { jtag_rclk [ expr 4000 / 6 ]  }

$_TARGETNAME configure -event reset-start {

#	puts "**** -event reset-start"

#	jtag_rclk 500
#	adapter_khz 500
	
	# MEMMAP = 1;
#	mdw 0x400FC040
#	mww 0x400FC040 1
#	mdw 0x400FC040
}
	
$_TARGETNAME configure -event reset-init {

#	puts "**** -event reset-init"

	adapter_khz 10

	# PLL off (-> 4MHz internal OSC)
	# PLL0CON = 0;
	mww 0x400FC080 0
	# PLL0FEED = 0xAA;
	mww 0x400FC08C 0xAA
	# PLL0FEED = 0x55;
	mww 0x400FC08C 0x55

	# MEMMAP = 1;
	mww 0x400FC040 1
#	mdw 0x400FC040

	jtag_rclk [ expr 4000 / 6 ]
	adapter_khz 500
}

$_TARGETNAME configure -event halted {
#	puts "**** -event halted"
#	mww 0x400FC040 1
#	mdw 0x400FC040
}


