// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s.h"
#include "dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<256> > fc1_input_V;
    sc_in< sc_logic > fc1_input_V_ap_vld;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_logic > fc1_input_V_blk_n;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s* call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s* call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s* call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244;
    dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0* grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s* grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_state17_pp0_stage16_iter0;
    sc_signal< bool > ap_block_state34_pp0_stage16_iter1;
    sc_signal< bool > ap_block_state51_pp0_stage16_iter2;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<16> > layer2_out_0_V_reg_1237;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state26_pp0_stage8_iter1;
    sc_signal< bool > ap_block_state43_pp0_stage8_iter2;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<16> > layer2_out_1_V_reg_1242;
    sc_signal< sc_lv<16> > layer2_out_2_V_reg_1247;
    sc_signal< sc_lv<16> > layer2_out_3_V_reg_1252;
    sc_signal< sc_lv<16> > layer2_out_4_V_reg_1257;
    sc_signal< sc_lv<16> > layer2_out_5_V_reg_1262;
    sc_signal< sc_lv<16> > layer2_out_6_V_reg_1267;
    sc_signal< sc_lv<16> > layer2_out_7_V_reg_1272;
    sc_signal< sc_lv<16> > layer2_out_8_V_reg_1277;
    sc_signal< sc_lv<16> > layer2_out_9_V_reg_1282;
    sc_signal< sc_lv<16> > layer2_out_10_V_reg_1287;
    sc_signal< sc_lv<16> > layer2_out_12_V_reg_1292;
    sc_signal< sc_lv<16> > layer2_out_13_V_reg_1297;
    sc_signal< sc_lv<16> > layer2_out_14_V_reg_1302;
    sc_signal< sc_lv<16> > layer2_out_15_V_reg_1307;
    sc_signal< sc_lv<16> > layer2_out_16_V_reg_1312;
    sc_signal< sc_lv<16> > layer2_out_17_V_reg_1317;
    sc_signal< sc_lv<16> > layer2_out_18_V_reg_1322;
    sc_signal< sc_lv<16> > layer2_out_19_V_reg_1327;
    sc_signal< sc_lv<16> > layer2_out_20_V_reg_1332;
    sc_signal< sc_lv<16> > layer2_out_21_V_reg_1337;
    sc_signal< sc_lv<16> > layer2_out_22_V_reg_1342;
    sc_signal< sc_lv<16> > layer2_out_23_V_reg_1347;
    sc_signal< sc_lv<16> > layer2_out_24_V_reg_1352;
    sc_signal< sc_lv<16> > layer2_out_25_V_reg_1357;
    sc_signal< sc_lv<16> > layer2_out_26_V_reg_1362;
    sc_signal< sc_lv<16> > layer2_out_27_V_reg_1367;
    sc_signal< sc_lv<16> > layer2_out_28_V_reg_1372;
    sc_signal< sc_lv<16> > layer2_out_29_V_reg_1377;
    sc_signal< sc_lv<16> > layer2_out_30_V_reg_1382;
    sc_signal< sc_lv<16> > layer2_out_31_V_reg_1387;
    sc_signal< sc_lv<16> > layer2_out_32_V_reg_1392;
    sc_signal< sc_lv<16> > layer2_out_33_V_reg_1397;
    sc_signal< sc_lv<16> > layer2_out_35_V_reg_1402;
    sc_signal< sc_lv<16> > layer2_out_36_V_reg_1407;
    sc_signal< sc_lv<16> > layer2_out_37_V_reg_1412;
    sc_signal< sc_lv<16> > layer2_out_38_V_reg_1417;
    sc_signal< sc_lv<16> > layer2_out_39_V_reg_1422;
    sc_signal< sc_lv<16> > layer2_out_40_V_reg_1427;
    sc_signal< sc_lv<16> > layer2_out_42_V_reg_1432;
    sc_signal< sc_lv<16> > layer2_out_43_V_reg_1437;
    sc_signal< sc_lv<16> > layer2_out_44_V_reg_1442;
    sc_signal< sc_lv<16> > layer2_out_45_V_reg_1447;
    sc_signal< sc_lv<16> > layer2_out_46_V_reg_1452;
    sc_signal< sc_lv<16> > layer2_out_48_V_reg_1457;
    sc_signal< sc_lv<16> > layer2_out_49_V_reg_1462;
    sc_signal< sc_lv<16> > layer2_out_50_V_reg_1467;
    sc_signal< sc_lv<16> > layer2_out_51_V_reg_1472;
    sc_signal< sc_lv<16> > layer2_out_52_V_reg_1477;
    sc_signal< sc_lv<16> > layer2_out_53_V_reg_1482;
    sc_signal< sc_lv<16> > layer2_out_54_V_reg_1487;
    sc_signal< sc_lv<16> > layer2_out_55_V_reg_1492;
    sc_signal< sc_lv<16> > layer2_out_57_V_reg_1497;
    sc_signal< sc_lv<16> > layer2_out_58_V_reg_1502;
    sc_signal< sc_lv<16> > layer2_out_59_V_reg_1507;
    sc_signal< sc_lv<16> > layer2_out_60_V_reg_1512;
    sc_signal< sc_lv<16> > layer2_out_61_V_reg_1517;
    sc_signal< sc_lv<16> > layer2_out_63_V_reg_1522;
    sc_signal< sc_lv<6> > layer4_out_0_V_reg_1527;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state27_pp0_stage9_iter1;
    sc_signal< bool > ap_block_state44_pp0_stage9_iter2;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<6> > layer4_out_1_V_reg_1532;
    sc_signal< sc_lv<6> > layer4_out_2_V_reg_1537;
    sc_signal< sc_lv<6> > layer4_out_3_V_reg_1542;
    sc_signal< sc_lv<6> > layer4_out_4_V_reg_1547;
    sc_signal< sc_lv<6> > layer4_out_5_V_reg_1552;
    sc_signal< sc_lv<6> > layer4_out_6_V_reg_1557;
    sc_signal< sc_lv<6> > layer4_out_7_V_reg_1562;
    sc_signal< sc_lv<6> > layer4_out_8_V_reg_1567;
    sc_signal< sc_lv<6> > layer4_out_9_V_reg_1572;
    sc_signal< sc_lv<6> > layer4_out_10_V_reg_1577;
    sc_signal< sc_lv<6> > layer4_out_12_V_reg_1582;
    sc_signal< sc_lv<6> > layer4_out_13_V_reg_1587;
    sc_signal< sc_lv<6> > layer4_out_14_V_reg_1592;
    sc_signal< sc_lv<6> > layer4_out_15_V_reg_1597;
    sc_signal< sc_lv<6> > layer4_out_16_V_reg_1602;
    sc_signal< sc_lv<6> > layer4_out_17_V_reg_1607;
    sc_signal< sc_lv<6> > layer4_out_18_V_reg_1612;
    sc_signal< sc_lv<6> > layer4_out_19_V_reg_1617;
    sc_signal< sc_lv<6> > layer4_out_20_V_reg_1622;
    sc_signal< sc_lv<6> > layer4_out_21_V_reg_1627;
    sc_signal< sc_lv<6> > layer4_out_22_V_reg_1632;
    sc_signal< sc_lv<6> > layer4_out_23_V_reg_1637;
    sc_signal< sc_lv<6> > layer4_out_24_V_reg_1642;
    sc_signal< sc_lv<6> > layer4_out_25_V_reg_1647;
    sc_signal< sc_lv<6> > layer4_out_26_V_reg_1652;
    sc_signal< sc_lv<6> > layer4_out_27_V_reg_1657;
    sc_signal< sc_lv<6> > layer4_out_28_V_reg_1662;
    sc_signal< sc_lv<6> > layer4_out_29_V_reg_1667;
    sc_signal< sc_lv<6> > layer4_out_30_V_reg_1672;
    sc_signal< sc_lv<6> > layer4_out_31_V_reg_1677;
    sc_signal< sc_lv<6> > layer4_out_32_V_reg_1682;
    sc_signal< sc_lv<6> > layer4_out_33_V_reg_1687;
    sc_signal< sc_lv<6> > layer4_out_35_V_reg_1692;
    sc_signal< sc_lv<6> > layer4_out_36_V_reg_1697;
    sc_signal< sc_lv<6> > layer4_out_37_V_reg_1702;
    sc_signal< sc_lv<6> > layer4_out_38_V_reg_1707;
    sc_signal< sc_lv<6> > layer4_out_39_V_reg_1712;
    sc_signal< sc_lv<6> > layer4_out_40_V_reg_1717;
    sc_signal< sc_lv<6> > layer4_out_42_V_reg_1722;
    sc_signal< sc_lv<6> > layer4_out_43_V_reg_1727;
    sc_signal< sc_lv<6> > layer4_out_44_V_reg_1732;
    sc_signal< sc_lv<6> > layer4_out_45_V_reg_1737;
    sc_signal< sc_lv<6> > layer4_out_46_V_reg_1742;
    sc_signal< sc_lv<6> > layer4_out_48_V_reg_1747;
    sc_signal< sc_lv<6> > layer4_out_49_V_reg_1752;
    sc_signal< sc_lv<6> > layer4_out_50_V_reg_1757;
    sc_signal< sc_lv<6> > layer4_out_51_V_reg_1762;
    sc_signal< sc_lv<6> > layer4_out_52_V_reg_1767;
    sc_signal< sc_lv<6> > layer4_out_53_V_reg_1772;
    sc_signal< sc_lv<6> > layer4_out_54_V_reg_1777;
    sc_signal< sc_lv<6> > layer4_out_55_V_reg_1782;
    sc_signal< sc_lv<6> > layer4_out_57_V_reg_1787;
    sc_signal< sc_lv<6> > layer4_out_58_V_reg_1792;
    sc_signal< sc_lv<6> > layer4_out_59_V_reg_1797;
    sc_signal< sc_lv<6> > layer4_out_60_V_reg_1802;
    sc_signal< sc_lv<6> > layer4_out_61_V_reg_1807;
    sc_signal< sc_lv<6> > layer4_out_63_V_reg_1812;
    sc_signal< sc_lv<16> > layer5_out_0_V_reg_1817;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > layer5_out_1_V_reg_1822;
    sc_signal< sc_lv<16> > layer5_out_2_V_reg_1827;
    sc_signal< sc_lv<16> > layer5_out_3_V_reg_1832;
    sc_signal< sc_lv<16> > layer5_out_4_V_reg_1837;
    sc_signal< sc_lv<16> > layer5_out_5_V_reg_1842;
    sc_signal< sc_lv<16> > layer5_out_6_V_reg_1847;
    sc_signal< sc_lv<16> > layer5_out_8_V_reg_1852;
    sc_signal< sc_lv<16> > layer5_out_9_V_reg_1857;
    sc_signal< sc_lv<16> > layer5_out_10_V_reg_1862;
    sc_signal< sc_lv<16> > layer5_out_11_V_reg_1867;
    sc_signal< sc_lv<16> > layer5_out_12_V_reg_1872;
    sc_signal< sc_lv<16> > layer5_out_13_V_reg_1877;
    sc_signal< sc_lv<16> > layer5_out_14_V_reg_1882;
    sc_signal< sc_lv<16> > layer5_out_15_V_reg_1887;
    sc_signal< sc_lv<16> > layer5_out_16_V_reg_1892;
    sc_signal< sc_lv<16> > layer5_out_17_V_reg_1897;
    sc_signal< sc_lv<16> > layer5_out_18_V_reg_1902;
    sc_signal< sc_lv<16> > layer5_out_19_V_reg_1907;
    sc_signal< sc_lv<16> > layer5_out_20_V_reg_1912;
    sc_signal< sc_lv<16> > layer5_out_21_V_reg_1917;
    sc_signal< sc_lv<16> > layer5_out_22_V_reg_1922;
    sc_signal< sc_lv<16> > layer5_out_23_V_reg_1927;
    sc_signal< sc_lv<16> > layer5_out_24_V_reg_1932;
    sc_signal< sc_lv<16> > layer5_out_25_V_reg_1937;
    sc_signal< sc_lv<16> > layer5_out_26_V_reg_1942;
    sc_signal< sc_lv<16> > layer5_out_27_V_reg_1947;
    sc_signal< sc_lv<16> > layer5_out_28_V_reg_1952;
    sc_signal< sc_lv<16> > layer5_out_29_V_reg_1957;
    sc_signal< sc_lv<16> > layer5_out_30_V_reg_1962;
    sc_signal< sc_lv<16> > layer5_out_31_V_reg_1967;
    sc_signal< sc_lv<6> > layer7_out_0_V_reg_1972;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state53_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > layer7_out_1_V_reg_1977;
    sc_signal< sc_lv<6> > layer7_out_2_V_reg_1982;
    sc_signal< sc_lv<6> > layer7_out_3_V_reg_1987;
    sc_signal< sc_lv<6> > layer7_out_4_V_reg_1992;
    sc_signal< sc_lv<6> > layer7_out_5_V_reg_1997;
    sc_signal< sc_lv<6> > layer7_out_6_V_reg_2002;
    sc_signal< sc_lv<6> > layer7_out_8_V_reg_2007;
    sc_signal< sc_lv<6> > layer7_out_9_V_reg_2012;
    sc_signal< sc_lv<6> > layer7_out_10_V_reg_2017;
    sc_signal< sc_lv<6> > layer7_out_11_V_reg_2022;
    sc_signal< sc_lv<6> > layer7_out_12_V_reg_2027;
    sc_signal< sc_lv<6> > layer7_out_13_V_reg_2032;
    sc_signal< sc_lv<6> > layer7_out_14_V_reg_2037;
    sc_signal< sc_lv<6> > layer7_out_15_V_reg_2042;
    sc_signal< sc_lv<6> > layer7_out_16_V_reg_2047;
    sc_signal< sc_lv<6> > layer7_out_17_V_reg_2052;
    sc_signal< sc_lv<6> > layer7_out_18_V_reg_2057;
    sc_signal< sc_lv<6> > layer7_out_19_V_reg_2062;
    sc_signal< sc_lv<6> > layer7_out_20_V_reg_2067;
    sc_signal< sc_lv<6> > layer7_out_21_V_reg_2072;
    sc_signal< sc_lv<6> > layer7_out_22_V_reg_2077;
    sc_signal< sc_lv<6> > layer7_out_23_V_reg_2082;
    sc_signal< sc_lv<6> > layer7_out_24_V_reg_2087;
    sc_signal< sc_lv<6> > layer7_out_25_V_reg_2092;
    sc_signal< sc_lv<6> > layer7_out_26_V_reg_2097;
    sc_signal< sc_lv<6> > layer7_out_27_V_reg_2102;
    sc_signal< sc_lv<6> > layer7_out_28_V_reg_2107;
    sc_signal< sc_lv<6> > layer7_out_29_V_reg_2112;
    sc_signal< sc_lv<6> > layer7_out_30_V_reg_2117;
    sc_signal< sc_lv<6> > layer7_out_31_V_reg_2122;
    sc_signal< sc_lv<16> > layer8_out_0_V_reg_2127;
    sc_signal< sc_lv<16> > layer8_out_1_V_reg_2132;
    sc_signal< sc_lv<16> > layer8_out_2_V_reg_2137;
    sc_signal< sc_lv<16> > layer8_out_3_V_reg_2142;
    sc_signal< sc_lv<16> > layer8_out_4_V_reg_2147;
    sc_signal< sc_lv<16> > layer8_out_7_V_reg_2152;
    sc_signal< sc_lv<16> > layer8_out_8_V_reg_2157;
    sc_signal< sc_lv<16> > layer8_out_9_V_reg_2162;
    sc_signal< sc_lv<16> > layer8_out_10_V_reg_2167;
    sc_signal< sc_lv<16> > layer8_out_13_V_reg_2172;
    sc_signal< sc_lv<16> > layer8_out_14_V_reg_2177;
    sc_signal< sc_lv<16> > layer8_out_15_V_reg_2182;
    sc_signal< sc_lv<16> > layer8_out_19_V_reg_2187;
    sc_signal< sc_lv<16> > layer8_out_20_V_reg_2192;
    sc_signal< sc_lv<16> > layer8_out_21_V_reg_2197;
    sc_signal< sc_lv<16> > layer8_out_22_V_reg_2202;
    sc_signal< sc_lv<16> > layer8_out_23_V_reg_2207;
    sc_signal< sc_lv<16> > layer8_out_24_V_reg_2212;
    sc_signal< sc_lv<16> > layer8_out_25_V_reg_2217;
    sc_signal< sc_lv<16> > layer8_out_26_V_reg_2222;
    sc_signal< sc_lv<16> > layer8_out_27_V_reg_2227;
    sc_signal< sc_lv<16> > layer8_out_28_V_reg_2232;
    sc_signal< sc_lv<16> > layer8_out_29_V_reg_2237;
    sc_signal< sc_lv<16> > layer8_out_30_V_reg_2242;
    sc_signal< sc_lv<6> > layer10_out_0_V_reg_2247;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state54_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<6> > layer10_out_1_V_reg_2252;
    sc_signal< sc_lv<6> > layer10_out_2_V_reg_2257;
    sc_signal< sc_lv<6> > layer10_out_3_V_reg_2262;
    sc_signal< sc_lv<6> > layer10_out_4_V_reg_2267;
    sc_signal< sc_lv<6> > layer10_out_7_V_reg_2272;
    sc_signal< sc_lv<6> > layer10_out_8_V_reg_2277;
    sc_signal< sc_lv<6> > layer10_out_9_V_reg_2282;
    sc_signal< sc_lv<6> > layer10_out_10_V_reg_2287;
    sc_signal< sc_lv<6> > layer10_out_13_V_reg_2292;
    sc_signal< sc_lv<6> > layer10_out_14_V_reg_2297;
    sc_signal< sc_lv<6> > layer10_out_15_V_reg_2302;
    sc_signal< sc_lv<6> > layer10_out_19_V_reg_2307;
    sc_signal< sc_lv<6> > layer10_out_20_V_reg_2312;
    sc_signal< sc_lv<6> > layer10_out_21_V_reg_2317;
    sc_signal< sc_lv<6> > layer10_out_22_V_reg_2322;
    sc_signal< sc_lv<6> > layer10_out_23_V_reg_2327;
    sc_signal< sc_lv<6> > layer10_out_24_V_reg_2332;
    sc_signal< sc_lv<6> > layer10_out_25_V_reg_2337;
    sc_signal< sc_lv<6> > layer10_out_26_V_reg_2342;
    sc_signal< sc_lv<6> > layer10_out_27_V_reg_2347;
    sc_signal< sc_lv<6> > layer10_out_28_V_reg_2352;
    sc_signal< sc_lv<6> > layer10_out_29_V_reg_2357;
    sc_signal< sc_lv<6> > layer10_out_30_V_reg_2362;
    sc_signal< sc_lv<16> > layer11_out_0_V_reg_2367;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state40_pp0_stage5_iter2;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<16> > layer11_out_1_V_reg_2372;
    sc_signal< sc_lv<16> > layer11_out_2_V_reg_2377;
    sc_signal< sc_lv<16> > layer11_out_3_V_reg_2382;
    sc_signal< sc_lv<16> > layer11_out_4_V_reg_2387;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_return_30;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_ce;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0_ignore_call122;
    sc_signal< bool > ap_block_state28_pp0_stage10_iter1_ignore_call122;
    sc_signal< bool > ap_block_state45_pp0_stage10_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage10_11001_ignoreCallOp182;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0_ignore_call122;
    sc_signal< bool > ap_block_state29_pp0_stage11_iter1_ignore_call122;
    sc_signal< bool > ap_block_state46_pp0_stage11_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage11_11001_ignoreCallOp183;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0_ignore_call122;
    sc_signal< bool > ap_block_state30_pp0_stage12_iter1_ignore_call122;
    sc_signal< bool > ap_block_state47_pp0_stage12_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage12_11001_ignoreCallOp184;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0_ignore_call122;
    sc_signal< bool > ap_block_state31_pp0_stage13_iter1_ignore_call122;
    sc_signal< bool > ap_block_state48_pp0_stage13_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage13_11001_ignoreCallOp185;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0_ignore_call122;
    sc_signal< bool > ap_block_state32_pp0_stage14_iter1_ignore_call122;
    sc_signal< bool > ap_block_state49_pp0_stage14_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage14_11001_ignoreCallOp186;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0_ignore_call122;
    sc_signal< bool > ap_block_state33_pp0_stage15_iter1_ignore_call122;
    sc_signal< bool > ap_block_state50_pp0_stage15_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage15_11001_ignoreCallOp187;
    sc_signal< bool > ap_block_state17_pp0_stage16_iter0_ignore_call122;
    sc_signal< bool > ap_block_state34_pp0_stage16_iter1_ignore_call122;
    sc_signal< bool > ap_block_state51_pp0_stage16_iter2_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage16_11001_ignoreCallOp188;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call122;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1_ignore_call122;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter2_ignore_call122;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter3_ignore_call122;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp189;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_31;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_32;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_33;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_34;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_35;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_36;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_37;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_38;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_39;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_40;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_41;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_42;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_43;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_44;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_45;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_46;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_47;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_48;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_49;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_50;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_51;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_52;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_53;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_54;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_55;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_56;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_return_57;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call4;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1_ignore_call4;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter2_ignore_call4;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter3_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp56;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call4;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1_ignore_call4;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter2_ignore_call4;
    sc_signal< bool > ap_block_state53_pp0_stage1_iter3_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp57;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call4;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1_ignore_call4;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter2_ignore_call4;
    sc_signal< bool > ap_block_state54_pp0_stage2_iter3_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp58;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call4;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter1_ignore_call4;
    sc_signal< bool > ap_block_state38_pp0_stage3_iter2_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp59;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call4;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter1_ignore_call4;
    sc_signal< bool > ap_block_state39_pp0_stage4_iter2_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp60;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call4;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter1_ignore_call4;
    sc_signal< bool > ap_block_state40_pp0_stage5_iter2_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp61;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0_ignore_call4;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter1_ignore_call4;
    sc_signal< bool > ap_block_state41_pp0_stage6_iter2_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp62;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call4;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter1_ignore_call4;
    sc_signal< bool > ap_block_state42_pp0_stage7_iter2_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp63;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call4;
    sc_signal< bool > ap_block_state26_pp0_stage8_iter1_ignore_call4;
    sc_signal< bool > ap_block_state43_pp0_stage8_iter2_ignore_call4;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp64;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_start;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_done;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_return_23;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_ce;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call186;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1_ignore_call186;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter2_ignore_call186;
    sc_signal< bool > ap_block_state54_pp0_stage2_iter3_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp253;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call186;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter1_ignore_call186;
    sc_signal< bool > ap_block_state38_pp0_stage3_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp254;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call186;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter1_ignore_call186;
    sc_signal< bool > ap_block_state39_pp0_stage4_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp255;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call186;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter1_ignore_call186;
    sc_signal< bool > ap_block_state40_pp0_stage5_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp256;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0_ignore_call186;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter1_ignore_call186;
    sc_signal< bool > ap_block_state41_pp0_stage6_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp257;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call186;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter1_ignore_call186;
    sc_signal< bool > ap_block_state42_pp0_stage7_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp258;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call186;
    sc_signal< bool > ap_block_state26_pp0_stage8_iter1_ignore_call186;
    sc_signal< bool > ap_block_state43_pp0_stage8_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp259;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0_ignore_call186;
    sc_signal< bool > ap_block_state27_pp0_stage9_iter1_ignore_call186;
    sc_signal< bool > ap_block_state44_pp0_stage9_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage9_11001_ignoreCallOp260;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0_ignore_call186;
    sc_signal< bool > ap_block_state28_pp0_stage10_iter1_ignore_call186;
    sc_signal< bool > ap_block_state45_pp0_stage10_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage10_11001_ignoreCallOp261;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0_ignore_call186;
    sc_signal< bool > ap_block_state29_pp0_stage11_iter1_ignore_call186;
    sc_signal< bool > ap_block_state46_pp0_stage11_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage11_11001_ignoreCallOp262;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0_ignore_call186;
    sc_signal< bool > ap_block_state30_pp0_stage12_iter1_ignore_call186;
    sc_signal< bool > ap_block_state47_pp0_stage12_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage12_11001_ignoreCallOp263;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0_ignore_call186;
    sc_signal< bool > ap_block_state31_pp0_stage13_iter1_ignore_call186;
    sc_signal< bool > ap_block_state48_pp0_stage13_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage13_11001_ignoreCallOp264;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0_ignore_call186;
    sc_signal< bool > ap_block_state32_pp0_stage14_iter1_ignore_call186;
    sc_signal< bool > ap_block_state49_pp0_stage14_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage14_11001_ignoreCallOp265;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0_ignore_call186;
    sc_signal< bool > ap_block_state33_pp0_stage15_iter1_ignore_call186;
    sc_signal< bool > ap_block_state50_pp0_stage15_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage15_11001_ignoreCallOp266;
    sc_signal< bool > ap_block_state17_pp0_stage16_iter0_ignore_call186;
    sc_signal< bool > ap_block_state34_pp0_stage16_iter1_ignore_call186;
    sc_signal< bool > ap_block_state51_pp0_stage16_iter2_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage16_11001_ignoreCallOp267;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call186;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1_ignore_call186;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter2_ignore_call186;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter3_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp268;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call186;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1_ignore_call186;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter2_ignore_call186;
    sc_signal< bool > ap_block_state53_pp0_stage1_iter3_ignore_call186;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp269;
    sc_signal< sc_logic > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_ready;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_0;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_1;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_2;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_3;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_4;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_5;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_6;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_7;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_8;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_9;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_10;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_11;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_12;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_13;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_14;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_15;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_16;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_17;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_18;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_19;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_20;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_21;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_22;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_23;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_24;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_25;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_26;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_27;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_28;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_29;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_30;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_31;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_32;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_33;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_34;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_35;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_36;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_37;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_38;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_39;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_40;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_41;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_42;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_43;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_44;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_45;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_46;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_47;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_48;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_49;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_50;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_51;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_52;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_53;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_54;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_55;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_56;
    sc_signal< sc_lv<6> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_147_ap_return_57;
    sc_signal< sc_logic > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_ready;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_0;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_1;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_2;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_3;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_4;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_5;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_6;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_7;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_8;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_9;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_10;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_11;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_12;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_13;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_14;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_15;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_16;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_17;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_18;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_19;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_20;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_21;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_22;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_23;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_24;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_25;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_26;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_27;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_28;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_29;
    sc_signal< sc_lv<6> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config7_s_fu_209_ap_return_30;
    sc_signal< sc_logic > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_ready;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_0;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_1;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_2;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_3;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_4;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_5;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_6;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_7;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_8;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_9;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_10;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_11;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_12;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_13;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_14;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_15;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_16;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_17;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_18;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_19;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_20;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_21;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_22;
    sc_signal< sc_lv<6> > call_ret5_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_244_ap_return_23;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_start;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_done;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_ready;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_return_4;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_ce;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call236;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter1_ignore_call236;
    sc_signal< bool > ap_block_state38_pp0_stage3_iter2_ignore_call236;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp319;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call236;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter1_ignore_call236;
    sc_signal< bool > ap_block_state39_pp0_stage4_iter2_ignore_call236;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp320;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0_ignore_call236;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter1_ignore_call236;
    sc_signal< bool > ap_block_state40_pp0_stage5_iter2_ignore_call236;
    sc_signal< bool > ap_block_pp0_stage5_11001_ignoreCallOp321;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_start;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_done;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_idle;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_ready;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_ce;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_return_0;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_return_1;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_return_2;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_return_3;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_return_4;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0_ignore_call242;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter1_ignore_call242;
    sc_signal< bool > ap_block_state41_pp0_stage6_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage6_11001_ignoreCallOp327;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0_ignore_call242;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter1_ignore_call242;
    sc_signal< bool > ap_block_state42_pp0_stage7_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage7_11001_ignoreCallOp328;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0_ignore_call242;
    sc_signal< bool > ap_block_state26_pp0_stage8_iter1_ignore_call242;
    sc_signal< bool > ap_block_state43_pp0_stage8_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage8_11001_ignoreCallOp329;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0_ignore_call242;
    sc_signal< bool > ap_block_state27_pp0_stage9_iter1_ignore_call242;
    sc_signal< bool > ap_block_state44_pp0_stage9_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage9_11001_ignoreCallOp330;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0_ignore_call242;
    sc_signal< bool > ap_block_state28_pp0_stage10_iter1_ignore_call242;
    sc_signal< bool > ap_block_state45_pp0_stage10_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage10_11001_ignoreCallOp331;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0_ignore_call242;
    sc_signal< bool > ap_block_state29_pp0_stage11_iter1_ignore_call242;
    sc_signal< bool > ap_block_state46_pp0_stage11_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage11_11001_ignoreCallOp332;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0_ignore_call242;
    sc_signal< bool > ap_block_state30_pp0_stage12_iter1_ignore_call242;
    sc_signal< bool > ap_block_state47_pp0_stage12_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage12_11001_ignoreCallOp333;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0_ignore_call242;
    sc_signal< bool > ap_block_state31_pp0_stage13_iter1_ignore_call242;
    sc_signal< bool > ap_block_state48_pp0_stage13_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage13_11001_ignoreCallOp334;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0_ignore_call242;
    sc_signal< bool > ap_block_state32_pp0_stage14_iter1_ignore_call242;
    sc_signal< bool > ap_block_state49_pp0_stage14_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage14_11001_ignoreCallOp335;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0_ignore_call242;
    sc_signal< bool > ap_block_state33_pp0_stage15_iter1_ignore_call242;
    sc_signal< bool > ap_block_state50_pp0_stage15_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage15_11001_ignoreCallOp336;
    sc_signal< bool > ap_block_state17_pp0_stage16_iter0_ignore_call242;
    sc_signal< bool > ap_block_state34_pp0_stage16_iter1_ignore_call242;
    sc_signal< bool > ap_block_state51_pp0_stage16_iter2_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage16_11001_ignoreCallOp337;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call242;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1_ignore_call242;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter2_ignore_call242;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter3_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp338;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call242;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1_ignore_call242;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter2_ignore_call242;
    sc_signal< bool > ap_block_state53_pp0_stage1_iter3_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp339;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call242;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1_ignore_call242;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter2_ignore_call242;
    sc_signal< bool > ap_block_state54_pp0_stage2_iter3_ignore_call242;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp343;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state38_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state39_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state41_pp0_stage6_iter2;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state42_pp0_stage7_iter2;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state28_pp0_stage10_iter1;
    sc_signal< bool > ap_block_state45_pp0_stage10_iter2;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state29_pp0_stage11_iter1;
    sc_signal< bool > ap_block_state46_pp0_stage11_iter2;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state30_pp0_stage12_iter1;
    sc_signal< bool > ap_block_state47_pp0_stage12_iter2;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state31_pp0_stage13_iter1;
    sc_signal< bool > ap_block_state48_pp0_stage13_iter2;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state32_pp0_stage14_iter1;
    sc_signal< bool > ap_block_state49_pp0_stage14_iter2;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0;
    sc_signal< bool > ap_block_state33_pp0_stage15_iter1;
    sc_signal< bool > ap_block_state50_pp0_stage15_iter2;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage2;
    static const sc_lv<17> ap_ST_fsm_pp0_stage3;
    static const sc_lv<17> ap_ST_fsm_pp0_stage4;
    static const sc_lv<17> ap_ST_fsm_pp0_stage5;
    static const sc_lv<17> ap_ST_fsm_pp0_stage6;
    static const sc_lv<17> ap_ST_fsm_pp0_stage7;
    static const sc_lv<17> ap_ST_fsm_pp0_stage8;
    static const sc_lv<17> ap_ST_fsm_pp0_stage9;
    static const sc_lv<17> ap_ST_fsm_pp0_stage10;
    static const sc_lv<17> ap_ST_fsm_pp0_stage11;
    static const sc_lv<17> ap_ST_fsm_pp0_stage12;
    static const sc_lv<17> ap_ST_fsm_pp0_stage13;
    static const sc_lv<17> ap_ST_fsm_pp0_stage14;
    static const sc_lv<17> ap_ST_fsm_pp0_stage15;
    static const sc_lv<17> ap_ST_fsm_pp0_stage16;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp189();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp268();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp338();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp56();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001_ignoreCallOp182();
    void thread_ap_block_pp0_stage10_11001_ignoreCallOp261();
    void thread_ap_block_pp0_stage10_11001_ignoreCallOp331();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001_ignoreCallOp183();
    void thread_ap_block_pp0_stage11_11001_ignoreCallOp262();
    void thread_ap_block_pp0_stage11_11001_ignoreCallOp332();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001_ignoreCallOp184();
    void thread_ap_block_pp0_stage12_11001_ignoreCallOp263();
    void thread_ap_block_pp0_stage12_11001_ignoreCallOp333();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001_ignoreCallOp185();
    void thread_ap_block_pp0_stage13_11001_ignoreCallOp264();
    void thread_ap_block_pp0_stage13_11001_ignoreCallOp334();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001_ignoreCallOp186();
    void thread_ap_block_pp0_stage14_11001_ignoreCallOp265();
    void thread_ap_block_pp0_stage14_11001_ignoreCallOp335();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001_ignoreCallOp187();
    void thread_ap_block_pp0_stage15_11001_ignoreCallOp266();
    void thread_ap_block_pp0_stage15_11001_ignoreCallOp336();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_11001_ignoreCallOp188();
    void thread_ap_block_pp0_stage16_11001_ignoreCallOp267();
    void thread_ap_block_pp0_stage16_11001_ignoreCallOp337();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp269();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp339();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp57();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp253();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp343();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp58();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp254();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp319();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp59();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp255();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp320();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp60();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp256();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp321();
    void thread_ap_block_pp0_stage5_11001_ignoreCallOp61();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp257();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp327();
    void thread_ap_block_pp0_stage6_11001_ignoreCallOp62();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp258();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp328();
    void thread_ap_block_pp0_stage7_11001_ignoreCallOp63();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp259();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp329();
    void thread_ap_block_pp0_stage8_11001_ignoreCallOp64();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_11001_ignoreCallOp260();
    void thread_ap_block_pp0_stage9_11001_ignoreCallOp330();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state10_pp0_stage9_iter0_ignore_call186();
    void thread_ap_block_state10_pp0_stage9_iter0_ignore_call242();
    void thread_ap_block_state11_pp0_stage10_iter0();
    void thread_ap_block_state11_pp0_stage10_iter0_ignore_call122();
    void thread_ap_block_state11_pp0_stage10_iter0_ignore_call186();
    void thread_ap_block_state11_pp0_stage10_iter0_ignore_call242();
    void thread_ap_block_state12_pp0_stage11_iter0();
    void thread_ap_block_state12_pp0_stage11_iter0_ignore_call122();
    void thread_ap_block_state12_pp0_stage11_iter0_ignore_call186();
    void thread_ap_block_state12_pp0_stage11_iter0_ignore_call242();
    void thread_ap_block_state13_pp0_stage12_iter0();
    void thread_ap_block_state13_pp0_stage12_iter0_ignore_call122();
    void thread_ap_block_state13_pp0_stage12_iter0_ignore_call186();
    void thread_ap_block_state13_pp0_stage12_iter0_ignore_call242();
    void thread_ap_block_state14_pp0_stage13_iter0();
    void thread_ap_block_state14_pp0_stage13_iter0_ignore_call122();
    void thread_ap_block_state14_pp0_stage13_iter0_ignore_call186();
    void thread_ap_block_state14_pp0_stage13_iter0_ignore_call242();
    void thread_ap_block_state15_pp0_stage14_iter0();
    void thread_ap_block_state15_pp0_stage14_iter0_ignore_call122();
    void thread_ap_block_state15_pp0_stage14_iter0_ignore_call186();
    void thread_ap_block_state15_pp0_stage14_iter0_ignore_call242();
    void thread_ap_block_state16_pp0_stage15_iter0();
    void thread_ap_block_state16_pp0_stage15_iter0_ignore_call122();
    void thread_ap_block_state16_pp0_stage15_iter0_ignore_call186();
    void thread_ap_block_state16_pp0_stage15_iter0_ignore_call242();
    void thread_ap_block_state17_pp0_stage16_iter0();
    void thread_ap_block_state17_pp0_stage16_iter0_ignore_call122();
    void thread_ap_block_state17_pp0_stage16_iter0_ignore_call186();
    void thread_ap_block_state17_pp0_stage16_iter0_ignore_call242();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state18_pp0_stage0_iter1_ignore_call122();
    void thread_ap_block_state18_pp0_stage0_iter1_ignore_call186();
    void thread_ap_block_state18_pp0_stage0_iter1_ignore_call242();
    void thread_ap_block_state18_pp0_stage0_iter1_ignore_call4();
    void thread_ap_block_state19_pp0_stage1_iter1();
    void thread_ap_block_state19_pp0_stage1_iter1_ignore_call186();
    void thread_ap_block_state19_pp0_stage1_iter1_ignore_call242();
    void thread_ap_block_state19_pp0_stage1_iter1_ignore_call4();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call122();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call186();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call242();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call4();
    void thread_ap_block_state20_pp0_stage2_iter1();
    void thread_ap_block_state20_pp0_stage2_iter1_ignore_call186();
    void thread_ap_block_state20_pp0_stage2_iter1_ignore_call242();
    void thread_ap_block_state20_pp0_stage2_iter1_ignore_call4();
    void thread_ap_block_state21_pp0_stage3_iter1();
    void thread_ap_block_state21_pp0_stage3_iter1_ignore_call186();
    void thread_ap_block_state21_pp0_stage3_iter1_ignore_call236();
    void thread_ap_block_state21_pp0_stage3_iter1_ignore_call4();
    void thread_ap_block_state22_pp0_stage4_iter1();
    void thread_ap_block_state22_pp0_stage4_iter1_ignore_call186();
    void thread_ap_block_state22_pp0_stage4_iter1_ignore_call236();
    void thread_ap_block_state22_pp0_stage4_iter1_ignore_call4();
    void thread_ap_block_state23_pp0_stage5_iter1();
    void thread_ap_block_state23_pp0_stage5_iter1_ignore_call186();
    void thread_ap_block_state23_pp0_stage5_iter1_ignore_call236();
    void thread_ap_block_state23_pp0_stage5_iter1_ignore_call4();
    void thread_ap_block_state24_pp0_stage6_iter1();
    void thread_ap_block_state24_pp0_stage6_iter1_ignore_call186();
    void thread_ap_block_state24_pp0_stage6_iter1_ignore_call242();
    void thread_ap_block_state24_pp0_stage6_iter1_ignore_call4();
    void thread_ap_block_state25_pp0_stage7_iter1();
    void thread_ap_block_state25_pp0_stage7_iter1_ignore_call186();
    void thread_ap_block_state25_pp0_stage7_iter1_ignore_call242();
    void thread_ap_block_state25_pp0_stage7_iter1_ignore_call4();
    void thread_ap_block_state26_pp0_stage8_iter1();
    void thread_ap_block_state26_pp0_stage8_iter1_ignore_call186();
    void thread_ap_block_state26_pp0_stage8_iter1_ignore_call242();
    void thread_ap_block_state26_pp0_stage8_iter1_ignore_call4();
    void thread_ap_block_state27_pp0_stage9_iter1();
    void thread_ap_block_state27_pp0_stage9_iter1_ignore_call186();
    void thread_ap_block_state27_pp0_stage9_iter1_ignore_call242();
    void thread_ap_block_state28_pp0_stage10_iter1();
    void thread_ap_block_state28_pp0_stage10_iter1_ignore_call122();
    void thread_ap_block_state28_pp0_stage10_iter1_ignore_call186();
    void thread_ap_block_state28_pp0_stage10_iter1_ignore_call242();
    void thread_ap_block_state29_pp0_stage11_iter1();
    void thread_ap_block_state29_pp0_stage11_iter1_ignore_call122();
    void thread_ap_block_state29_pp0_stage11_iter1_ignore_call186();
    void thread_ap_block_state29_pp0_stage11_iter1_ignore_call242();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call186();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call242();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call4();
    void thread_ap_block_state30_pp0_stage12_iter1();
    void thread_ap_block_state30_pp0_stage12_iter1_ignore_call122();
    void thread_ap_block_state30_pp0_stage12_iter1_ignore_call186();
    void thread_ap_block_state30_pp0_stage12_iter1_ignore_call242();
    void thread_ap_block_state31_pp0_stage13_iter1();
    void thread_ap_block_state31_pp0_stage13_iter1_ignore_call122();
    void thread_ap_block_state31_pp0_stage13_iter1_ignore_call186();
    void thread_ap_block_state31_pp0_stage13_iter1_ignore_call242();
    void thread_ap_block_state32_pp0_stage14_iter1();
    void thread_ap_block_state32_pp0_stage14_iter1_ignore_call122();
    void thread_ap_block_state32_pp0_stage14_iter1_ignore_call186();
    void thread_ap_block_state32_pp0_stage14_iter1_ignore_call242();
    void thread_ap_block_state33_pp0_stage15_iter1();
    void thread_ap_block_state33_pp0_stage15_iter1_ignore_call122();
    void thread_ap_block_state33_pp0_stage15_iter1_ignore_call186();
    void thread_ap_block_state33_pp0_stage15_iter1_ignore_call242();
    void thread_ap_block_state34_pp0_stage16_iter1();
    void thread_ap_block_state34_pp0_stage16_iter1_ignore_call122();
    void thread_ap_block_state34_pp0_stage16_iter1_ignore_call186();
    void thread_ap_block_state34_pp0_stage16_iter1_ignore_call242();
    void thread_ap_block_state35_pp0_stage0_iter2();
    void thread_ap_block_state35_pp0_stage0_iter2_ignore_call122();
    void thread_ap_block_state35_pp0_stage0_iter2_ignore_call186();
    void thread_ap_block_state35_pp0_stage0_iter2_ignore_call242();
    void thread_ap_block_state35_pp0_stage0_iter2_ignore_call4();
    void thread_ap_block_state36_pp0_stage1_iter2();
    void thread_ap_block_state36_pp0_stage1_iter2_ignore_call186();
    void thread_ap_block_state36_pp0_stage1_iter2_ignore_call242();
    void thread_ap_block_state36_pp0_stage1_iter2_ignore_call4();
    void thread_ap_block_state37_pp0_stage2_iter2();
    void thread_ap_block_state37_pp0_stage2_iter2_ignore_call186();
    void thread_ap_block_state37_pp0_stage2_iter2_ignore_call242();
    void thread_ap_block_state37_pp0_stage2_iter2_ignore_call4();
    void thread_ap_block_state38_pp0_stage3_iter2();
    void thread_ap_block_state38_pp0_stage3_iter2_ignore_call186();
    void thread_ap_block_state38_pp0_stage3_iter2_ignore_call236();
    void thread_ap_block_state38_pp0_stage3_iter2_ignore_call4();
    void thread_ap_block_state39_pp0_stage4_iter2();
    void thread_ap_block_state39_pp0_stage4_iter2_ignore_call186();
    void thread_ap_block_state39_pp0_stage4_iter2_ignore_call236();
    void thread_ap_block_state39_pp0_stage4_iter2_ignore_call4();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call186();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call242();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call4();
    void thread_ap_block_state40_pp0_stage5_iter2();
    void thread_ap_block_state40_pp0_stage5_iter2_ignore_call186();
    void thread_ap_block_state40_pp0_stage5_iter2_ignore_call236();
    void thread_ap_block_state40_pp0_stage5_iter2_ignore_call4();
    void thread_ap_block_state41_pp0_stage6_iter2();
    void thread_ap_block_state41_pp0_stage6_iter2_ignore_call186();
    void thread_ap_block_state41_pp0_stage6_iter2_ignore_call242();
    void thread_ap_block_state41_pp0_stage6_iter2_ignore_call4();
    void thread_ap_block_state42_pp0_stage7_iter2();
    void thread_ap_block_state42_pp0_stage7_iter2_ignore_call186();
    void thread_ap_block_state42_pp0_stage7_iter2_ignore_call242();
    void thread_ap_block_state42_pp0_stage7_iter2_ignore_call4();
    void thread_ap_block_state43_pp0_stage8_iter2();
    void thread_ap_block_state43_pp0_stage8_iter2_ignore_call186();
    void thread_ap_block_state43_pp0_stage8_iter2_ignore_call242();
    void thread_ap_block_state43_pp0_stage8_iter2_ignore_call4();
    void thread_ap_block_state44_pp0_stage9_iter2();
    void thread_ap_block_state44_pp0_stage9_iter2_ignore_call186();
    void thread_ap_block_state44_pp0_stage9_iter2_ignore_call242();
    void thread_ap_block_state45_pp0_stage10_iter2();
    void thread_ap_block_state45_pp0_stage10_iter2_ignore_call122();
    void thread_ap_block_state45_pp0_stage10_iter2_ignore_call186();
    void thread_ap_block_state45_pp0_stage10_iter2_ignore_call242();
    void thread_ap_block_state46_pp0_stage11_iter2();
    void thread_ap_block_state46_pp0_stage11_iter2_ignore_call122();
    void thread_ap_block_state46_pp0_stage11_iter2_ignore_call186();
    void thread_ap_block_state46_pp0_stage11_iter2_ignore_call242();
    void thread_ap_block_state47_pp0_stage12_iter2();
    void thread_ap_block_state47_pp0_stage12_iter2_ignore_call122();
    void thread_ap_block_state47_pp0_stage12_iter2_ignore_call186();
    void thread_ap_block_state47_pp0_stage12_iter2_ignore_call242();
    void thread_ap_block_state48_pp0_stage13_iter2();
    void thread_ap_block_state48_pp0_stage13_iter2_ignore_call122();
    void thread_ap_block_state48_pp0_stage13_iter2_ignore_call186();
    void thread_ap_block_state48_pp0_stage13_iter2_ignore_call242();
    void thread_ap_block_state49_pp0_stage14_iter2();
    void thread_ap_block_state49_pp0_stage14_iter2_ignore_call122();
    void thread_ap_block_state49_pp0_stage14_iter2_ignore_call186();
    void thread_ap_block_state49_pp0_stage14_iter2_ignore_call242();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call186();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call236();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call4();
    void thread_ap_block_state50_pp0_stage15_iter2();
    void thread_ap_block_state50_pp0_stage15_iter2_ignore_call122();
    void thread_ap_block_state50_pp0_stage15_iter2_ignore_call186();
    void thread_ap_block_state50_pp0_stage15_iter2_ignore_call242();
    void thread_ap_block_state51_pp0_stage16_iter2();
    void thread_ap_block_state51_pp0_stage16_iter2_ignore_call122();
    void thread_ap_block_state51_pp0_stage16_iter2_ignore_call186();
    void thread_ap_block_state51_pp0_stage16_iter2_ignore_call242();
    void thread_ap_block_state52_pp0_stage0_iter3();
    void thread_ap_block_state52_pp0_stage0_iter3_ignore_call122();
    void thread_ap_block_state52_pp0_stage0_iter3_ignore_call186();
    void thread_ap_block_state52_pp0_stage0_iter3_ignore_call242();
    void thread_ap_block_state52_pp0_stage0_iter3_ignore_call4();
    void thread_ap_block_state53_pp0_stage1_iter3();
    void thread_ap_block_state53_pp0_stage1_iter3_ignore_call186();
    void thread_ap_block_state53_pp0_stage1_iter3_ignore_call242();
    void thread_ap_block_state53_pp0_stage1_iter3_ignore_call4();
    void thread_ap_block_state54_pp0_stage2_iter3();
    void thread_ap_block_state54_pp0_stage2_iter3_ignore_call186();
    void thread_ap_block_state54_pp0_stage2_iter3_ignore_call242();
    void thread_ap_block_state54_pp0_stage2_iter3_ignore_call4();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call186();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call236();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call4();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call186();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call236();
    void thread_ap_block_state6_pp0_stage5_iter0_ignore_call4();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0_ignore_call186();
    void thread_ap_block_state7_pp0_stage6_iter0_ignore_call242();
    void thread_ap_block_state7_pp0_stage6_iter0_ignore_call4();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call186();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call242();
    void thread_ap_block_state8_pp0_stage7_iter0_ignore_call4();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call186();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call242();
    void thread_ap_block_state9_pp0_stage8_iter0_ignore_call4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_idle_pp0_1to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_fc1_input_V_blk_n();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_44_ap_start();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_112_ap_start();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_106_ap_start();
    void thread_grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_ce();
    void thread_grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_272_ap_start();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_300_ap_start();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
