Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon May 27 16:31:25 2019
| Host         : Stu105 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.822        0.000                      0                 2474        0.048        0.000                      0                 2474        4.020        0.000                       0                  1244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.822        0.000                      0                 2474        0.048        0.000                      0                 2474        4.020        0.000                       0                  1244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.580ns (8.895%)  route 5.941ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         3.122     9.461    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.653    12.832    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg4_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    12.283    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg4_reg[26]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.580ns (8.895%)  route 5.941ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         3.122     9.461    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.653    12.832    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[25]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    12.283    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[25]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.580ns (8.895%)  route 5.941ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         3.122     9.461    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X42Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.653    12.832    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.524    12.283    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[26]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.580ns (8.895%)  route 5.941ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         3.122     9.461    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.653    12.832    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X43Y103        FDRE (Setup_fdre_C_R)       -0.429    12.378    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[26]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.580ns (8.895%)  route 5.941ns (91.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         3.122     9.461    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.653    12.832    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y103        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X43Y103        FDRE (Setup_fdre_C_R)       -0.429    12.378    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[26]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.580ns (9.083%)  route 5.806ns (90.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         2.986     9.326    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.654    12.833    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    12.379    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.580ns (9.083%)  route 5.806ns (90.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         2.986     9.326    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.654    12.833    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    12.379    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.580ns (9.083%)  route 5.806ns (90.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         2.986     9.326    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.654    12.833    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    12.379    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[31]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.580ns (9.083%)  route 5.806ns (90.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         2.986     9.326    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.654    12.833    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y102        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y102        FDRE (Setup_fdre_C_R)       -0.429    12.379    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg7_reg[31]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.126%)  route 5.775ns (90.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.646     2.940    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=25, routed)          2.819     6.215    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=300, routed)         2.956     9.295    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X41Y104        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.653    12.832    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y104        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[24]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X41Y104        FDRE (Setup_fdre_C_R)       -0.429    12.378    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg6_reg[24]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  3.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.382%)  route 0.269ns (65.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.641     0.977    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.269     1.387    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.250ns (55.912%)  route 0.197ns (44.088%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.556     0.892    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5_reg[19]/Q
                         net (fo=2, routed)           0.197     1.230    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg5[19]
    SLICE_X50Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.275 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata[19]_i_3_n_0
    SLICE_X50Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X50Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.821     1.187    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.286    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/Q
                         net (fo=5, routed)           0.117     1.151    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[17]_i_2__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]_i_2__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.403 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]_i_2__0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.403    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]_i_1__0_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/Q
                         net (fo=5, routed)           0.127     1.183    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.339    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[20]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]_i_2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.433 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.433    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.259ns (57.324%)  route 0.193ns (42.676%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3_reg[21]/Q
                         net (fo=4, routed)           0.193     1.226    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/slv_reg3[21]
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.271 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata[21]_i_2_n_0
    SLICE_X50Y99         MUXF7 (Prop_muxf7_I0_O)      0.073     1.344 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X50Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.821     1.187    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.286    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/Q
                         net (fo=5, routed)           0.117     1.151    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[17]_i_2__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]_i_2__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.414 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]_i_2__0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.414    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[22]_i_1__0_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[22]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/Q
                         net (fo=5, routed)           0.127     1.183    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.339    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[20]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]_i_2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.446 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.446    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[26]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/Q
                         net (fo=5, routed)           0.117     1.151    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[17]_i_2__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]_i_2__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.439 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]_i_2__0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.439    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]_i_1__0_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y99         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]/Q
                         net (fo=5, routed)           0.117     1.151    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[16]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[17]_i_2__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[20]_i_2__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.439 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[21]_i_2__0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[23]_i_1__0_n_0
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/s00_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[23]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u2/fre_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.557     0.893    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y98         FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]/Q
                         net (fo=5, routed)           0.127     1.183    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[18]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.339    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[20]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[24]_i_2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.469 r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.469    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.911     1.277    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/pwm_car_v1_0_0/inst/pwm_car_v1_0_S00_AXI_inst/u1/fre_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y92    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y92    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y84    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK



