#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 14 16:20:30 2024
# Process ID: 17636
# Current directory: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1
# Command line: vivado.exe -log ReactionSpeedTester_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ReactionSpeedTester_wrapper.tcl -notrace
# Log file: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper.vdi
# Journal file: D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ReactionSpeedTester_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/backup/ReactionSpeedTester_12_9/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top ReactionSpeedTester_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_Timer_0_6/ReactionSpeedTester_Timer_0_6.dcp' for cell 'ReactionSpeedTester_i/Timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_myKEYPAD2_0_0/ReactionSpeedTester_myKEYPAD2_0_0.dcp' for cell 'ReactionSpeedTester_i/myKEYPAD2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_oledControl_0_0/ReactionSpeedTester_oledControl_0_0.dcp' for cell 'ReactionSpeedTester_i/oledControl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_processing_system7_0_0/ReactionSpeedTester_processing_system7_0_0.dcp' for cell 'ReactionSpeedTester_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_rst_ps7_0_50M_0/ReactionSpeedTester_rst_ps7_0_50M_0.dcp' for cell 'ReactionSpeedTester_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_xbar_0/ReactionSpeedTester_xbar_0.dcp' for cell 'ReactionSpeedTester_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_auto_pc_0/ReactionSpeedTester_auto_pc_0.dcp' for cell 'ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_processing_system7_0_0/ReactionSpeedTester_processing_system7_0_0.xdc] for cell 'ReactionSpeedTester_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_processing_system7_0_0/ReactionSpeedTester_processing_system7_0_0.xdc] for cell 'ReactionSpeedTester_i/processing_system7_0/inst'
Parsing XDC File [d:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_rst_ps7_0_50M_0/ReactionSpeedTester_rst_ps7_0_50M_0_board.xdc] for cell 'ReactionSpeedTester_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_rst_ps7_0_50M_0/ReactionSpeedTester_rst_ps7_0_50M_0_board.xdc] for cell 'ReactionSpeedTester_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_rst_ps7_0_50M_0/ReactionSpeedTester_rst_ps7_0_50M_0.xdc] for cell 'ReactionSpeedTester_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/sources_1/bd/ReactionSpeedTester/ip/ReactionSpeedTester_rst_ps7_0_50M_0/ReactionSpeedTester_rst_ps7_0_50M_0.xdc] for cell 'ReactionSpeedTester_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.srcs/constrs_1/imports/oledTest_12_02/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 831.949 ; gain = 427.578
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 853.027 ; gain = 21.078

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c6b3b8ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.578 ; gain = 541.551

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2be16f9d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 49 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2be16f9d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2c13cc6ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2c13cc6ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2c13cc6ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.488 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c13cc6ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              49  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             323  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1537.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c3e72c72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1537.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c3e72c72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1537.129 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3e72c72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.129 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.129 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c3e72c72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1537.129 ; gain = 705.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1537.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ReactionSpeedTester_wrapper_drc_opted.rpt -pb ReactionSpeedTester_wrapper_drc_opted.pb -rpx ReactionSpeedTester_wrapper_drc_opted.rpx
Command: report_drc -file ReactionSpeedTester_wrapper_drc_opted.rpt -pb ReactionSpeedTester_wrapper_drc_opted.pb -rpx ReactionSpeedTester_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.129 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 162fbb2a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1537.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 87de3c76

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 92884849

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 92884849

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1537.129 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 92884849

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b74129d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.129 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ce6c5bc4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 986cc477

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000
Phase 2 Global Placement | Checksum: 986cc477

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bef305de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19fa5711b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190e57c0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19e117740

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 132a10792

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13bf0957c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 118d33045

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.129 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 118d33045

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.129 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15fed7ee7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15fed7ee7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.769. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fb50f4c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160
Phase 4.1 Post Commit Optimization | Checksum: 1fb50f4c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb50f4c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fb50f4c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.289 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 295988018

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 295988018

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160
Ending Placer Task | Checksum: 1a3414c5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.289 ; gain = 8.160
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1546.344 ; gain = 1.055
INFO: [Common 17-1381] The checkpoint 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ReactionSpeedTester_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1546.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ReactionSpeedTester_wrapper_utilization_placed.rpt -pb ReactionSpeedTester_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ReactionSpeedTester_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1546.344 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d04944e0 ConstDB: 0 ShapeSum: d2f8077b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13a6941f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.918 ; gain = 103.543
Post Restoration Checksum: NetGraph: 49a79cd5 NumContArr: f0c1a522 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13a6941f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1688.117 ; gain = 131.742

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13a6941f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1695.348 ; gain = 138.973

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13a6941f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1695.348 ; gain = 138.973
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1866b81eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1717.426 ; gain = 161.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.825  | TNS=0.000  | WHS=-0.186 | THS=-23.312|

Phase 2 Router Initialization | Checksum: 14557e0d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00025888 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1940
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1939
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d88b67a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.862  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d52e02fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.862  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e62a8ece

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051
Phase 4 Rip-up And Reroute | Checksum: 1e62a8ece

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c552c957

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.936  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c552c957

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c552c957

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051
Phase 5 Delay and Skew Optimization | Checksum: 1c552c957

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 165c14011

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.936  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ba24a3ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051
Phase 6 Post Hold Fix | Checksum: 1ba24a3ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.260588 %
  Global Horizontal Routing Utilization  = 0.357252 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160434823

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160434823

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bf660860

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.936  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bf660860

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1717.426 ; gain = 161.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1717.426 ; gain = 171.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1725.879 ; gain = 8.453
INFO: [Common 17-1381] The checkpoint 'D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ReactionSpeedTester_wrapper_drc_routed.rpt -pb ReactionSpeedTester_wrapper_drc_routed.pb -rpx ReactionSpeedTester_wrapper_drc_routed.rpx
Command: report_drc -file ReactionSpeedTester_wrapper_drc_routed.rpt -pb ReactionSpeedTester_wrapper_drc_routed.pb -rpx ReactionSpeedTester_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ReactionSpeedTester_wrapper_methodology_drc_routed.rpt -pb ReactionSpeedTester_wrapper_methodology_drc_routed.pb -rpx ReactionSpeedTester_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ReactionSpeedTester_wrapper_methodology_drc_routed.rpt -pb ReactionSpeedTester_wrapper_methodology_drc_routed.pb -rpx ReactionSpeedTester_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/backup/ReactionSpeedTester_12_9/ReactionSpeedTester.runs/impl_1/ReactionSpeedTester_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ReactionSpeedTester_wrapper_power_routed.rpt -pb ReactionSpeedTester_wrapper_power_summary_routed.pb -rpx ReactionSpeedTester_wrapper_power_routed.rpx
Command: report_power -file ReactionSpeedTester_wrapper_power_routed.rpt -pb ReactionSpeedTester_wrapper_power_summary_routed.pb -rpx ReactionSpeedTester_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ReactionSpeedTester_wrapper_route_status.rpt -pb ReactionSpeedTester_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ReactionSpeedTester_wrapper_timing_summary_routed.rpt -pb ReactionSpeedTester_wrapper_timing_summary_routed.pb -rpx ReactionSpeedTester_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ReactionSpeedTester_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ReactionSpeedTester_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ReactionSpeedTester_wrapper_bus_skew_routed.rpt -pb ReactionSpeedTester_wrapper_bus_skew_routed.pb -rpx ReactionSpeedTester_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ReactionSpeedTester_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ReactionSpeedTester_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2186.277 ; gain = 443.285
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 16:21:33 2024...
