/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_2z[0] ? in_data[100] : celloutsig_1_6z;
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_8z = ~(in_data[22] | celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z | celloutsig_0_12z);
  assign celloutsig_1_13z = ~(celloutsig_1_1z[0] | celloutsig_1_4z);
  assign celloutsig_0_0z = ~in_data[68];
  assign celloutsig_0_11z = ~celloutsig_0_3z;
  assign celloutsig_0_1z = ~((in_data[91] | celloutsig_0_0z) & in_data[41]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_9z) & _00_);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_0z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_9z[10] | celloutsig_1_17z));
  assign celloutsig_0_20z = celloutsig_0_12z | ~(celloutsig_0_14z);
  assign celloutsig_1_6z = celloutsig_1_0z[4] | in_data[162];
  reg [4:0] _15_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 5'h00;
    else _15_ <= in_data[70:66];
  assign { _01_[4:2], _00_, _01_[0] } = _15_;
  assign celloutsig_1_1z = in_data[105:103] & celloutsig_1_0z[12:10];
  assign celloutsig_1_9z = { in_data[109:102], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } & { celloutsig_1_0z[9:5], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_7z = { _01_[3:2], _00_, _01_[0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } === { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_10z[5:2] === { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_19z = in_data[191:177] >= { celloutsig_1_11z[17:9], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[152:138] <= { in_data[179:173], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[155:134] && { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[59:51], celloutsig_0_0z } && { in_data[39:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_10z[7:3], celloutsig_0_12z, celloutsig_0_10z } < { in_data[92:76], celloutsig_0_5z };
  assign celloutsig_1_17z = celloutsig_1_7z & ~(celloutsig_1_16z);
  assign celloutsig_1_0z = in_data[146:134] % { 1'h1, in_data[141:130] };
  assign celloutsig_1_11z = { celloutsig_1_9z[5:1], celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_16z = - in_data[66:51];
  assign celloutsig_1_2z = - celloutsig_1_0z[6:4];
  assign celloutsig_0_6z = | { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_8z = | { celloutsig_1_0z[7:1], celloutsig_1_5z };
  assign celloutsig_0_9z = | { _00_, celloutsig_0_8z, _01_[4:2], _01_[0], celloutsig_0_1z, in_data[8:2] };
  assign celloutsig_0_2z = | { in_data[25:11], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[40], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, _01_[4:2], _00_, _01_[0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z } >> { in_data[26:16], celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_18z } >> { celloutsig_0_16z[14:13], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_16z = ~((in_data[140] & celloutsig_1_4z) | celloutsig_1_13z);
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
