Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  9 06:03:52 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.36e-02    0.482 1.65e+07    0.512 100.0
  U0_SYS_CTRL (SYS_CTRL)                  0.000 1.30e-02 4.28e+05 1.34e-02   2.6
  TOP_TX (TOP_TX_DATA_LENGTH8)         1.07e-06 1.50e-04 6.12e+05 7.64e-04   0.1
    FSM1 (FSM_TX)                         0.000 2.33e-05 8.65e+04 1.10e-04   0.0
    SER (SERIALIZER_DATA_LENGTH8)         0.000 6.73e-05 2.41e+05 3.09e-04   0.1
    PAR (parity_calc_DATA_LENGTH8)        0.000 5.23e-05 2.56e+05 3.08e-04   0.1
    mux (MUX4x1)                       1.07e-06 7.55e-06 2.85e+04 3.71e-05   0.0
  RX_TOP (RX_TOP)                      8.28e-04 2.59e-03 1.20e+06 4.62e-03   0.9
    FSM_RX1 (FSM_RX)                   1.77e-04 6.74e-04 2.75e+05 1.13e-03   0.2
    edge_bit_counter_RX1 (edge_bit_counter_RX)
                                       1.89e-04 9.35e-04 4.17e+05 1.54e-03   0.3
    data_sampling_RX1 (data_sampling_RX)
                                       1.95e-04 3.31e-04 2.33e+05 7.59e-04   0.1
    deserializer_RX1 (deserializer_RX)    0.000 4.59e-04 1.21e+05 5.80e-04   0.1
    stop_check_RX1 (stop_check_RX)        0.000 5.74e-05 1.26e+04 6.99e-05   0.0
    parity_check_RX1 (parity_check_RX)    0.000 5.74e-05 1.19e+05 1.77e-04   0.0
    strt_check_RX1 (strt_check_RX)        0.000 5.74e-05 1.38e+04 7.11e-05   0.0
  U0_DATA_SYNC (DATA_SYNC)                0.000 1.74e-02 1.72e+05 1.75e-02   3.4
  U0_ASYNC_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                       3.64e-03    0.208 3.74e+06    0.215  42.1
    fifo_wr (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                          0.000 7.37e-03 2.68e+05 7.64e-03   1.5
    fifo_rd (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                          0.000 2.91e-05 2.74e+05 3.03e-04   0.1
    bit_sync_raddr (DF_SYNC_ADDR_WIDTH4_1)
                                          0.000 1.45e-02 1.03e+05 1.46e-02   2.8
    bit_sync_waddr (DF_SYNC_ADDR_WIDTH4_0)
                                          0.000 5.81e-05 8.98e+04 1.48e-04   0.0
    fifo_mem_cntrl (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                       3.64e-03    0.186 3.01e+06    0.193  37.7
  U0_ALU (ALU)                            0.000 2.48e-02 5.80e+06 3.06e-02   6.0
    div_29 (ALU_DW_div_uns_1)             0.000    0.000 2.77e+06 2.77e-03   0.5
    mult_28 (ALU_DW02_mult_0)             0.000    0.000 1.61e+06 1.61e-03   0.3
    add_26 (ALU_DW01_add_0)               0.000    0.000 2.17e+05 2.17e-04   0.0
    sub_27 (ALU_DW01_sub_0)               0.000    0.000 2.38e+05 2.38e-04   0.0
  U0_PULSE_GEN (PULSE_GEN)             5.37e-08 7.57e-06 1.89e+04 2.65e-05   0.0
  U1_clock_divider (clock_divider_1)   2.07e-04 5.85e-04 5.34e+05 1.33e-03   0.3
    add_18 (clock_divider_1_DW01_inc_1)
                                          0.000    0.000 7.99e+04 7.99e-05   0.0
    add_39 (clock_divider_1_DW01_inc_0)
                                          0.000    0.000 8.47e+04 8.47e-05   0.0
  U0_clock_divider (clock_divider_0)   5.21e-05 7.86e-04 5.32e+05 1.37e-03   0.3
    add_18 (clock_divider_0_DW01_inc_1)
                                          0.000    0.000 8.80e+04 8.80e-05   0.0
    add_39 (clock_divider_0_DW01_inc_0)
                                       6.88e-06 2.22e-05 8.43e+04 1.13e-04   0.0
  U0_MUX_prescale (MUX_prescale)          0.000    0.000 1.16e+05 1.16e-04   0.0
  U0_Register_File (Register_File)     3.75e-03    0.207 3.23e+06    0.214  41.8
  U0_CLK_gating (CLK_gating)           3.02e-03 2.79e-03 1.12e+04 5.82e-03   1.1
  U1_RST_SYN (RST_SYN_1)               8.05e-06 2.65e-04 2.35e+04 2.96e-04   0.1
  U0_RST_SYN (RST_SYN_0)               2.59e-05 4.49e-03 2.53e+04 4.54e-03   0.9
1
