Source Block: hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@152:159@HdlStmAssign

assign s_rd_axi_rvalid = m_axi_rvalid;
assign s_rd_axi_rresp = m_axi_rresp;
assign s_rd_axi_rdata = m_axi_rdata;
assign s_rd_axi_rlast = m_axi_rlast;
assign m_axi_rready = s_rd_axi_rready;

endmodule

Diff Content:
- 157 assign m_axi_rready = s_rd_axi_rready;
+ 157   assign m_axi_awaddr = s_wr_axi_awaddr;
+ 157   assign m_axi_awlen = s_wr_axi_awlen;
+ 157   assign m_axi_awsize = s_wr_axi_awsize;
+ 157   assign m_axi_awburst = s_wr_axi_awburst;
+ 157   assign m_axi_awprot = s_wr_axi_awprot;
+ 157   assign m_axi_awcache = s_wr_axi_awcache;
+ 157   assign m_axi_awvalid = s_wr_axi_awvalid;
+ 157   assign s_wr_axi_awready = m_axi_awready;
+ 157   assign m_axi_wdata = s_wr_axi_wdata;
+ 157   assign m_axi_wstrb = s_wr_axi_wstrb;
+ 157   assign s_wr_axi_wready = m_axi_wready;
+ 157   assign m_axi_wvalid = s_wr_axi_wvalid;
+ 157   assign m_axi_wlast = s_wr_axi_wlast;
+ 157   assign s_wr_axi_bvalid = m_axi_bvalid;
+ 157   assign s_wr_axi_bresp = m_axi_bresp;
+ 157   assign m_axi_bready = s_wr_axi_bready;
+ 157   assign m_axi_arvalid = s_rd_axi_arvalid;
+ 157   assign m_axi_araddr = s_rd_axi_araddr;
+ 157   assign m_axi_arlen = s_rd_axi_arlen;
+ 157   assign m_axi_arsize = s_rd_axi_arsize;
+ 157   assign m_axi_arburst = s_rd_axi_arburst;
+ 157   assign m_axi_arcache = s_rd_axi_arcache;
+ 157   assign m_axi_arprot = s_rd_axi_arprot;
+ 157   assign s_rd_axi_arready = m_axi_arready;
+ 157   assign s_rd_axi_rvalid = m_axi_rvalid;
+ 157   assign s_rd_axi_rresp = m_axi_rresp;
+ 157   assign s_rd_axi_rdata = m_axi_rdata;
+ 157   assign s_rd_axi_rlast = m_axi_rlast;
+ 157   assign m_axi_rready = s_rd_axi_rready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@150:159
assign m_axi_arprot = s_rd_axi_arprot;
assign s_rd_axi_arready = m_axi_arready;

assign s_rd_axi_rvalid = m_axi_rvalid;
assign s_rd_axi_rresp = m_axi_rresp;
assign s_rd_axi_rdata = m_axi_rdata;
assign s_rd_axi_rlast = m_axi_rlast;
assign m_axi_rready = s_rd_axi_rready;

endmodule

Clone Blocks 2:
hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@151:159
assign s_rd_axi_arready = m_axi_arready;

assign s_rd_axi_rvalid = m_axi_rvalid;
assign s_rd_axi_rresp = m_axi_rresp;
assign s_rd_axi_rdata = m_axi_rdata;
assign s_rd_axi_rlast = m_axi_rlast;
assign m_axi_rready = s_rd_axi_rready;

endmodule

