







.version 7.4
.target sm_52
.address_size 64








.visible .entry _Z14nw_gpu2_kernelPhS_Pijj(
.param .u64 _Z14nw_gpu2_kernelPhS_Pijj_param_0,
.param .u64 _Z14nw_gpu2_kernelPhS_Pijj_param_1,
.param .u64 _Z14nw_gpu2_kernelPhS_Pijj_param_2,
.param .u32 _Z14nw_gpu2_kernelPhS_Pijj_param_3,
.param .u32 _Z14nw_gpu2_kernelPhS_Pijj_param_4
)
{
.reg .pred %p<34>;
.reg .b16 %rs<3>;
.reg .b32 %r<111>;
.reg .b64 %rd<19>;

	.shared .align 4 .u32 _ZZ14nw_gpu2_kernelPhS_PijjE8q_offset;

	.shared .align 4 .u32 _ZZ14nw_gpu2_kernelPhS_PijjE8r_offset;

	.shared .align 4 .u32 _ZZ14nw_gpu2_kernelPhS_PijjE10loop_limit;

	.shared .align 4 .b8 _ZZ14nw_gpu2_kernelPhS_PijjE9buffer1_s[512];

	.shared .align 4 .b8 _ZZ14nw_gpu2_kernelPhS_PijjE9buffer2_s[512];

ld.param.u64 %rd4, [_Z14nw_gpu2_kernelPhS_Pijj_param_0];
ld.param.u64 %rd5, [_Z14nw_gpu2_kernelPhS_Pijj_param_1];
ld.param.u64 %rd6, [_Z14nw_gpu2_kernelPhS_Pijj_param_2];
ld.param.u32 %r54, [_Z14nw_gpu2_kernelPhS_Pijj_param_3];
ld.param.u32 %r55, [_Z14nw_gpu2_kernelPhS_Pijj_param_4];
cvta.to.global.u64 %rd1, %rd6;
mov.u32 %r1, %tid.x;
setp.ne.s32 %p2, %r1, 0;
@%p2 bra $L__BB0_12;

mov.u32 %r2, %nctaid.x;
mov.u32 %r3, %ctaid.x;
xor.b32 %r4, %r3, 33554431;
setp.eq.s32 %p3, %r55, 1;
@%p3 bra $L__BB0_4;

setp.ne.s32 %p4, %r55, 2;
@%p4 bra $L__BB0_5;

add.s32 %r56, %r54, 127;
sub.s32 %r57, %r3, %r2;
shl.b32 %r58, %r57, 7;
add.s32 %r59, %r58, %r56;
and.b32 %r98, %r59, -128;
st.shared.u32 [_ZZ14nw_gpu2_kernelPhS_PijjE8q_offset], %r98;
shl.b32 %r60, %r4, 7;
add.s32 %r61, %r56, %r60;
and.b32 %r62, %r61, -128;
st.shared.u32 [_ZZ14nw_gpu2_kernelPhS_PijjE8r_offset], %r62;
bra.uni $L__BB0_6;

$L__BB0_4:
shl.b32 %r98, %r3, 7;
st.shared.u32 [_ZZ14nw_gpu2_kernelPhS_PijjE8q_offset], %r98;
add.s32 %r63, %r4, %r2;
shl.b32 %r64, %r63, 7;
st.shared.u32 [_ZZ14nw_gpu2_kernelPhS_PijjE8r_offset], %r64;
bra.uni $L__BB0_6;

$L__BB0_5:
ld.shared.u32 %r98, [_ZZ14nw_gpu2_kernelPhS_PijjE8q_offset];

$L__BB0_6:
sub.s32 %r9, %r54, %r98;
setp.gt.u32 %p5, %r9, 128;
and.b32 %r10, %r54, 127;
@%p5 bra $L__BB0_9;
bra.uni $L__BB0_7;

$L__BB0_9:
setp.eq.s32 %p7, %r10, 0;
ld.shared.u32 %r68, [_ZZ14nw_gpu2_kernelPhS_PijjE8r_offset];
sub.s32 %r99, %r54, %r68;
setp.gt.u32 %p8, %r99, 128;
or.pred %p9, %p7, %p8;
mov.u32 %r100, 256;
@%p9 bra $L__BB0_11;
bra.uni $L__BB0_10;

$L__BB0_7:
setp.eq.s32 %p6, %r10, 0;
mov.u32 %r100, 256;
@%p6 bra $L__BB0_11;

ld.shared.u32 %r66, [_ZZ14nw_gpu2_kernelPhS_PijjE8r_offset];
sub.s32 %r99, %r54, %r66;

$L__BB0_10:
or.b32 %r69, %r99, %r9;
setp.lt.u32 %p10, %r69, 128;
or.b32 %r70, %r10, 128;
shl.b32 %r71, %r10, 1;
selp.b32 %r100, %r71, %r70, %p10;

$L__BB0_11:
st.shared.u32 [_ZZ14nw_gpu2_kernelPhS_PijjE10loop_limit], %r100;

$L__BB0_12:
bar.sync 0;
ld.shared.u32 %r72, [_ZZ14nw_gpu2_kernelPhS_PijjE10loop_limit];
setp.lt.u32 %p11, %r72, 2;
@%p11 bra $L__BB0_44;

mov.u32 %r77, 127;
sub.s32 %r16, %r77, %r1;
neg.s32 %r103, %r1;
add.s32 %r101, %r1, -127;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r106, _ZZ14nw_gpu2_kernelPhS_PijjE9buffer1_s;
mov.u32 %r105, _ZZ14nw_gpu2_kernelPhS_PijjE9buffer2_s;
mov.u32 %r104, 1;
mov.u32 %r102, 255;

$L__BB0_14:
mov.u32 %r23, %r105;
setp.lt.u32 %p12, %r104, 129;
selp.b32 %r79, %r104, %r102, %p12;
selp.b32 %r25, %r1, %r101, %p12;
selp.b32 %r26, %r103, %r16, %p12;
mov.u32 %r110, 0;
ld.shared.u32 %r80, [_ZZ14nw_gpu2_kernelPhS_PijjE8q_offset];
add.s32 %r27, %r80, %r25;
ld.shared.u32 %r81, [_ZZ14nw_gpu2_kernelPhS_PijjE8r_offset];
add.s32 %r28, %r81, %r26;
setp.lt.u32 %p13, %r1, %r79;
setp.lt.u32 %p14, %r27, %r54;
and.pred %p15, %p13, %p14;
setp.lt.u32 %p16, %r28, %r54;
and.pred %p1, %p15, %p16;
shl.b32 %r82, %r1, 2;
add.s32 %r29, %r23, %r82;
not.pred %p17, %p1;
@%p17 bra $L__BB0_41;

setp.eq.s32 %p18, %r27, 0;
add.s32 %r30, %r106, %r82;
@%p18 bra $L__BB0_21;

setp.eq.s32 %p19, %r25, 0;
@%p19 bra $L__BB0_20;

@%p12 bra $L__BB0_19;
bra.uni $L__BB0_18;

$L__BB0_19:
ld.shared.u32 %r107, [%r30+-4];
bra.uni $L__BB0_22;

$L__BB0_21:
not.b32 %r107, %r28;
bra.uni $L__BB0_22;

$L__BB0_20:
add.s32 %r84, %r27, -1;
mad.lo.s32 %r85, %r84, %r54, %r28;
mul.wide.u32 %rd7, %r85, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.u32 %r107, [%rd8];
bra.uni $L__BB0_22;

$L__BB0_18:
ld.shared.u32 %r107, [%r30];

$L__BB0_22:
setp.eq.s32 %p21, %r28, 0;
@%p21 bra $L__BB0_28;

setp.eq.s32 %p22, %r26, 0;
@%p22 bra $L__BB0_27;

@%p12 bra $L__BB0_26;
bra.uni $L__BB0_25;

$L__BB0_26:
ld.shared.u32 %r108, [%r30];
bra.uni $L__BB0_29;

$L__BB0_28:
not.b32 %r108, %r27;
bra.uni $L__BB0_29;

$L__BB0_27:
mad.lo.s32 %r86, %r27, %r54, %r28;
add.s32 %r87, %r86, -1;
mul.wide.u32 %rd9, %r87, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.u32 %r108, [%rd10];
bra.uni $L__BB0_29;

$L__BB0_25:
ld.shared.u32 %r108, [%r30+4];

$L__BB0_29:
@%p18 bra $L__BB0_39;

@%p21 bra $L__BB0_38;

setp.eq.s32 %p26, %r25, 0;
setp.eq.s32 %p27, %r26, 0;
or.pred %p28, %p26, %p27;
@%p28 bra $L__BB0_37;
bra.uni $L__BB0_32;

$L__BB0_37:
add.s32 %r88, %r27, -1;
mad.lo.s32 %r89, %r88, %r54, %r28;
add.s32 %r90, %r89, -1;
mul.wide.u32 %rd11, %r90, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.u32 %r109, [%rd12];
bra.uni $L__BB0_40;

$L__BB0_39:
neg.s32 %r109, %r28;
bra.uni $L__BB0_40;

$L__BB0_38:
neg.s32 %r109, %r27;
bra.uni $L__BB0_40;

$L__BB0_32:
@%p12 bra $L__BB0_36;
bra.uni $L__BB0_33;

$L__BB0_36:
ld.shared.u32 %r109, [%r29+-4];
bra.uni $L__BB0_40;

$L__BB0_33:
setp.eq.s32 %p30, %r102, 127;
@%p30 bra $L__BB0_35;
bra.uni $L__BB0_34;

$L__BB0_35:
ld.shared.u32 %r109, [%r29];
bra.uni $L__BB0_40;

$L__BB0_34:
ld.shared.u32 %r109, [%r29+4];

$L__BB0_40:
cvt.s64.s32 %rd13, %r27;
add.s64 %rd14, %rd3, %rd13;
cvt.s64.s32 %rd15, %r28;
add.s64 %rd16, %rd2, %rd15;
ld.global.u8 %rs1, [%rd16];
ld.global.u8 %rs2, [%rd14];
setp.eq.s16 %p31, %rs2, %rs1;
selp.b32 %r91, 1, -1, %p31;
add.s32 %r92, %r91, %r109;
add.s32 %r93, %r108, -1;
add.s32 %r94, %r107, -1;
max.s32 %r95, %r94, %r93;
max.s32 %r110, %r92, %r95;

$L__BB0_41:
bar.sync 0;
@%p17 bra $L__BB0_43;

st.shared.u32 [%r29], %r110;
mad.lo.s32 %r96, %r27, %r54, %r28;
mul.wide.u32 %rd17, %r96, 4;
add.s64 %rd18, %rd1, %rd17;
st.global.u32 [%rd18], %r110;

$L__BB0_43:
bar.sync 0;
add.s32 %r103, %r103, 1;
add.s32 %r102, %r102, -1;
add.s32 %r101, %r101, 1;
ld.shared.u32 %r97, [_ZZ14nw_gpu2_kernelPhS_PijjE10loop_limit];
add.s32 %r104, %r104, 1;
setp.lt.u32 %p33, %r104, %r97;
mov.u32 %r105, %r106;
mov.u32 %r106, %r23;
@%p33 bra $L__BB0_14;

$L__BB0_44:
ret;

}

