Assembler report for Squelette_DSPBuilder
Thu Jul 10 07:31:32 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/Squelette_DSPBuilder.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Jul 10 07:31:32 2014 ;
; Revision Name         ; Squelette_DSPBuilder                  ;
; Top-level Entity Name ; Squelette_DSPBuilder                  ;
; Family                ; Cyclone V                             ;
; Device                ; 5CGXFC7C7F23C8                        ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off      ; Off           ;
; Enable autonomous PCIe HIP mode                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+
; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/Squelette_DSPBuilder.sof ;
+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/Squelette_DSPBuilder.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                    ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Device         ; 5CGXFC7C7F23C8                                                                                                                             ;
; JTAG usercode  ; 0x00ECFD38                                                                                                                                 ;
; Checksum       ; 0x00ECFD38                                                                                                                                 ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Jul 10 07:30:30 2014
Info: Command: quartus_asm Squelette_DSPBuilder
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 696 megabytes
    Info: Processing ended: Thu Jul 10 07:31:33 2014
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:00:59


