Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 16 16:03:27 2020
| Host         : DESKTOP-EKOU29H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALPIDE_Test_timing_summary_routed.rpt -pb ALPIDE_Test_timing_summary_routed.pb -rpx ALPIDE_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : ALPIDE_Test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: current_task_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_task_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.335        0.000                      0                  263        0.122        0.000                      0                  263       15.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
DCLK                {0.000 25.000}     50.000          20.000          
  clk_out1_R_W_PLL  {0.000 25.000}     50.000          20.000          
  clk_out2_R_W_PLL  {22.222 47.222}    50.000          20.000          
  clkfbout_R_W_PLL  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DCLK                                                                                                                                                                 15.000        0.000                       0                     1  
  clk_out1_R_W_PLL       45.754        0.000                      0                  107        0.152        0.000                      0                  107       24.500        0.000                       0                    80  
  clk_out2_R_W_PLL       45.001        0.000                      0                  129        0.122        0.000                      0                  129       24.500        0.000                       0                    61  
  clkfbout_R_W_PLL                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_R_W_PLL  clk_out1_R_W_PLL       24.719        0.000                      0                   28       21.805        0.000                      0                   28  
clk_out1_R_W_PLL  clk_out2_R_W_PLL       20.335        0.000                      0                    2       27.409        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DCLK
  To Clock:  DCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       45.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.754ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_task_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.058ns (26.168%)  route 2.985ns (73.832%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 48.945 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[0]/Q
                         net (fo=22, routed)          1.270     1.443    rr_state__0[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.152     1.595 f  FSM_sequential_rr_state[3]_i_3/O
                         net (fo=5, routed)           0.873     2.467    Write_FSM/FSM_sequential_rr_state_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.326     2.793 r  Write_FSM/current_task[1]_i_3/O
                         net (fo=2, routed)           0.842     3.635    Write_FSM/current_task
    SLICE_X43Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.759 r  Write_FSM/current_task[0]_i_2/O
                         net (fo=1, routed)           0.000     3.759    Write_FSM_n_2
    SLICE_X43Y25         FDPE                                         r  current_task_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.559    48.945    clk_in
    SLICE_X43Y25         FDPE                                         r  current_task_reg[0]/C
                         clock pessimism              0.713    49.658    
                         clock uncertainty           -0.177    49.481    
    SLICE_X43Y25         FDPE (Setup_fdpe_C_D)        0.032    49.513    current_task_reg[0]
  -------------------------------------------------------------------
                         required time                         49.513    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                 45.754    

Slack (MET) :             45.981ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_task_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.084ns (28.294%)  route 2.747ns (71.706%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 48.945 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[0]/Q
                         net (fo=22, routed)          1.270     1.443    rr_state__0[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.152     1.595 f  FSM_sequential_rr_state[3]_i_3/O
                         net (fo=5, routed)           0.873     2.467    Write_FSM/FSM_sequential_rr_state_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.326     2.793 r  Write_FSM/current_task[1]_i_3/O
                         net (fo=2, routed)           0.604     3.397    Write_FSM/current_task
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.547 r  Write_FSM/current_task[1]_i_1/O
                         net (fo=1, routed)           0.000     3.547    Write_FSM_n_1
    SLICE_X43Y25         FDPE                                         r  current_task_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.559    48.945    clk_in
    SLICE_X43Y25         FDPE                                         r  current_task_reg[1]/C
                         clock pessimism              0.713    49.658    
                         clock uncertainty           -0.177    49.481    
    SLICE_X43Y25         FDPE (Setup_fdpe_C_D)        0.047    49.528    current_task_reg[1]
  -------------------------------------------------------------------
                         required time                         49.528    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                 45.981    

Slack (MET) :             46.154ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RR_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.704ns (20.651%)  route 2.705ns (79.349%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.052ns = ( 48.948 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 r  FSM_sequential_rr_state_reg[0]/Q
                         net (fo=22, routed)          1.270     1.443    rr_state__0[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  RR_addr[15]_i_2/O
                         net (fo=3, routed)           0.603     2.170    Read_FSM/RR_addr_reg[0]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  Read_FSM/RR_addr[15]_i_1/O
                         net (fo=8, routed)           0.832     3.125    Read_FSM_n_14
    SLICE_X41Y22         FDRE                                         r  RR_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.562    48.948    clk_in
    SLICE_X41Y22         FDRE                                         r  RR_addr_reg[10]/C
                         clock pessimism              0.713    49.661    
                         clock uncertainty           -0.177    49.484    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205    49.279    RR_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         49.279    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 46.154    

Slack (MET) :             46.154ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RR_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.704ns (20.651%)  route 2.705ns (79.349%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.052ns = ( 48.948 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 r  FSM_sequential_rr_state_reg[0]/Q
                         net (fo=22, routed)          1.270     1.443    rr_state__0[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.124     1.567 r  RR_addr[15]_i_2/O
                         net (fo=3, routed)           0.603     2.170    Read_FSM/RR_addr_reg[0]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.294 r  Read_FSM/RR_addr[15]_i_1/O
                         net (fo=8, routed)           0.832     3.125    Read_FSM_n_14
    SLICE_X41Y22         FDRE                                         r  RR_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.562    48.948    clk_in
    SLICE_X41Y22         FDRE                                         r  RR_addr_reg[15]/C
                         clock pessimism              0.713    49.661    
                         clock uncertainty           -0.177    49.484    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205    49.279    RR_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         49.279    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 46.154    

Slack (MET) :             46.162ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CHIP_ID_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.956ns (28.122%)  route 2.443ns (71.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[2]/Q
                         net (fo=23, routed)          1.267     1.439    rr_state__0[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     1.591 r  FSM_sequential_rr_state[0]_i_3/O
                         net (fo=2, routed)           0.678     2.270    Read_FSM/FSM_sequential_rr_state_reg[0]_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.348     2.618 r  Read_FSM/CHIP_ID[7]_i_1/O
                         net (fo=8, routed)           0.498     3.116    CHIP_ID0
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[0]/C
                         clock pessimism              0.713    49.659    
                         clock uncertainty           -0.177    49.482    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    49.277    CHIP_ID_reg[0]
  -------------------------------------------------------------------
                         required time                         49.277    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 46.162    

Slack (MET) :             46.162ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CHIP_ID_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.956ns (28.122%)  route 2.443ns (71.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[2]/Q
                         net (fo=23, routed)          1.267     1.439    rr_state__0[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     1.591 r  FSM_sequential_rr_state[0]_i_3/O
                         net (fo=2, routed)           0.678     2.270    Read_FSM/FSM_sequential_rr_state_reg[0]_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.348     2.618 r  Read_FSM/CHIP_ID[7]_i_1/O
                         net (fo=8, routed)           0.498     3.116    CHIP_ID0
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[1]/C
                         clock pessimism              0.713    49.659    
                         clock uncertainty           -0.177    49.482    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    49.277    CHIP_ID_reg[1]
  -------------------------------------------------------------------
                         required time                         49.277    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 46.162    

Slack (MET) :             46.162ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CHIP_ID_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.956ns (28.122%)  route 2.443ns (71.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[2]/Q
                         net (fo=23, routed)          1.267     1.439    rr_state__0[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     1.591 r  FSM_sequential_rr_state[0]_i_3/O
                         net (fo=2, routed)           0.678     2.270    Read_FSM/FSM_sequential_rr_state_reg[0]_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.348     2.618 r  Read_FSM/CHIP_ID[7]_i_1/O
                         net (fo=8, routed)           0.498     3.116    CHIP_ID0
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[2]/C
                         clock pessimism              0.713    49.659    
                         clock uncertainty           -0.177    49.482    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    49.277    CHIP_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         49.277    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 46.162    

Slack (MET) :             46.162ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CHIP_ID_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.956ns (28.122%)  route 2.443ns (71.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[2]/Q
                         net (fo=23, routed)          1.267     1.439    rr_state__0[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     1.591 r  FSM_sequential_rr_state[0]_i_3/O
                         net (fo=2, routed)           0.678     2.270    Read_FSM/FSM_sequential_rr_state_reg[0]_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.348     2.618 r  Read_FSM/CHIP_ID[7]_i_1/O
                         net (fo=8, routed)           0.498     3.116    CHIP_ID0
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[3]/C
                         clock pessimism              0.713    49.659    
                         clock uncertainty           -0.177    49.482    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    49.277    CHIP_ID_reg[3]
  -------------------------------------------------------------------
                         required time                         49.277    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 46.162    

Slack (MET) :             46.162ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CHIP_ID_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.956ns (28.122%)  route 2.443ns (71.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[2]/Q
                         net (fo=23, routed)          1.267     1.439    rr_state__0[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     1.591 r  FSM_sequential_rr_state[0]_i_3/O
                         net (fo=2, routed)           0.678     2.270    Read_FSM/FSM_sequential_rr_state_reg[0]_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.348     2.618 r  Read_FSM/CHIP_ID[7]_i_1/O
                         net (fo=8, routed)           0.498     3.116    CHIP_ID0
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[4]/C
                         clock pessimism              0.713    49.659    
                         clock uncertainty           -0.177    49.482    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    49.277    CHIP_ID_reg[4]
  -------------------------------------------------------------------
                         required time                         49.277    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 46.162    

Slack (MET) :             46.162ns  (required time - arrival time)
  Source:                 FSM_sequential_rr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CHIP_ID_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.956ns (28.122%)  route 2.443ns (71.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.732    -0.284    clk_in
    SLICE_X39Y25         FDCE                                         r  FSM_sequential_rr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.456     0.172 f  FSM_sequential_rr_state_reg[2]/Q
                         net (fo=23, routed)          1.267     1.439    rr_state__0[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     1.591 r  FSM_sequential_rr_state[0]_i_3/O
                         net (fo=2, routed)           0.678     2.270    Read_FSM/FSM_sequential_rr_state_reg[0]_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I0_O)        0.348     2.618 r  Read_FSM/CHIP_ID[7]_i_1/O
                         net (fo=8, routed)           0.498     3.116    CHIP_ID0
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[5]/C
                         clock pessimism              0.713    49.659    
                         clock uncertainty           -0.177    49.482    
    SLICE_X39Y23         FDRE (Setup_fdre_C_CE)      -0.205    49.277    CHIP_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         49.277    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 46.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            word_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.579    -0.273    clk_in
    SLICE_X43Y25         FDCE                                         r  byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.132 r  byte_cnt_reg[1]/Q
                         net (fo=20, routed)          0.100    -0.032    byte_cnt_reg_n_0_[1]
    SLICE_X42Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.013 r  word_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.013    word_in[6]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  word_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.845    -0.426    clk_in
    SLICE_X42Y25         FDRE                                         r  word_in_reg[6]/C
                         clock pessimism              0.166    -0.260    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.121    -0.139    word_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            word_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.579    -0.273    clk_in
    SLICE_X43Y25         FDCE                                         r  byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.132 r  byte_cnt_reg[1]/Q
                         net (fo=20, routed)          0.102    -0.030    byte_cnt_reg_n_0_[1]
    SLICE_X42Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.015 r  word_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.015    word_in[4]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  word_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.845    -0.426    clk_in
    SLICE_X42Y25         FDRE                                         r  word_in_reg[4]/C
                         clock pessimism              0.166    -0.260    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.120    -0.140    word_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MMCM/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -0.998    MMCM/inst/clk_out1_R_W_PLL
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -0.978 r  MMCM/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -0.708    MMCM/inst/clk_out1_R_W_PLL_en_clk
    SLICE_X20Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.544 r  MMCM/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.488    MMCM/inst/seq_reg1[0]
    SLICE_X20Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    -1.422    MMCM/inst/clk_out1_R_W_PLL
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.379 r  MMCM/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -0.882    MMCM/inst/clk_out1_R_W_PLL_en_clk
    SLICE_X20Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.174    -0.708    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.060    -0.648    MMCM/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MMCM/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -0.998    MMCM/inst/clk_out1_R_W_PLL
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -0.978 r  MMCM/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -0.708    MMCM/inst/clk_out1_R_W_PLL_en_clk
    SLICE_X20Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.560 r  MMCM/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.504    MMCM/inst/seq_reg1[6]
    SLICE_X20Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    -1.422    MMCM/inst/clk_out1_R_W_PLL
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.379 r  MMCM/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -0.882    MMCM/inst/clk_out1_R_W_PLL_en_clk
    SLICE_X20Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.174    -0.708    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.023    -0.685    MMCM/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 word_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Write_FSM/word_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.579    -0.273    clk_in
    SLICE_X42Y25         FDRE                                         r  word_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.109 r  word_in_reg[4]/Q
                         net (fo=1, routed)           0.118     0.009    Write_FSM/word_buff_reg[7]_0[4]
    SLICE_X38Y25         FDRE                                         r  Write_FSM/word_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.843    -0.428    Write_FSM/clk_out1
    SLICE_X38Y25         FDRE                                         r  Write_FSM/word_buff_reg[4]/C
                         clock pessimism              0.186    -0.242    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.060    -0.182    Write_FSM/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Write_FSM/FSM_onehot_state_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Write_FSM/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.733%)  route 0.086ns (29.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.578    -0.274    Write_FSM/clk_out1
    SLICE_X38Y26         FDRE                                         r  Write_FSM/FSM_onehot_state_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.110 f  Write_FSM/FSM_onehot_state_fsm_reg[3]/Q
                         net (fo=5, routed)           0.086    -0.024    Write_FSM/FSM_onehot_state_fsm_reg_n_0_[3]
    SLICE_X39Y26         LUT4 (Prop_lut4_I1_O)        0.045     0.021 r  Write_FSM/ready_i_1/O
                         net (fo=1, routed)           0.000     0.021    Write_FSM/ready_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  Write_FSM/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    Write_FSM/clk_out1
    SLICE_X39Y26         FDRE                                         r  Write_FSM/ready_reg/C
                         clock pessimism              0.166    -0.261    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.091    -0.170    Write_FSM/ready_reg
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CHIP_ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            word_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.578    -0.274    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.133 r  CHIP_ID_reg[1]/Q
                         net (fo=1, routed)           0.140     0.007    CHIP_ID__0[1]
    SLICE_X38Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.052 r  word_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.052    word_in[1]_i_1_n_0
    SLICE_X38Y23         FDRE                                         r  word_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    clk_in
    SLICE_X38Y23         FDRE                                         r  word_in_reg[1]/C
                         clock pessimism              0.166    -0.261    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.120    -0.141    word_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Read_FSM/busy_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.859%)  route 0.153ns (45.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.580    -0.272    Read_FSM/clk_out1
    SLICE_X43Y23         FDRE                                         r  Read_FSM/busy_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.131 f  Read_FSM/busy_signal_reg/Q
                         net (fo=2, routed)           0.153     0.022    Read_FSM/busy
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.067 r  Read_FSM/re_i_1/O
                         net (fo=1, routed)           0.000     0.067    Read_FSM_n_18
    SLICE_X42Y24         FDRE                                         r  re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.845    -0.426    clk_in
    SLICE_X42Y24         FDRE                                         r  re_reg/C
                         clock pessimism              0.166    -0.260    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.120    -0.140    re_reg
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Write_FSM/FSM_onehot_state_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Write_FSM/word_sent_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.718%)  route 0.153ns (48.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.578    -0.274    Write_FSM/clk_out1
    SLICE_X38Y26         FDRE                                         r  Write_FSM/FSM_onehot_state_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.110 r  Write_FSM/FSM_onehot_state_fsm_reg[3]/Q
                         net (fo=5, routed)           0.153     0.043    Write_FSM/FSM_onehot_state_fsm_reg_n_0_[3]
    SLICE_X40Y26         FDRE                                         r  Write_FSM/word_sent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.846    -0.425    Write_FSM/clk_out1
    SLICE_X40Y26         FDRE                                         r  Write_FSM/word_sent_reg/C
                         clock pessimism              0.186    -0.239    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070    -0.169    Write_FSM/word_sent_reg
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CHIP_ID_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            word_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.409%)  route 0.114ns (33.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612     0.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.360 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.878    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.852 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.578    -0.274    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.146 r  CHIP_ID_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.032    CHIP_ID__0[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.098     0.066 r  word_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.066    word_in[7]_i_2_n_0
    SLICE_X41Y23         FDRE                                         r  word_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.846    -0.425    clk_in
    SLICE_X41Y23         FDRE                                         r  word_in_reg[7]/C
                         clock pessimism              0.186    -0.239    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.092    -0.147    word_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_R_W_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    MMCM/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         50.000      47.845     BUFHCE_X0Y0      MMCM/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y23     CHIP_ID_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X39Y25     FSM_sequential_rr_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X39Y25     FSM_sequential_rr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X39Y25     FSM_sequential_rr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y25     RR_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y25     RR_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y24     RR_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y25     RR_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y24     RR_addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y25     RR_addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y25     Write_FSM/word_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y25     RR_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y25     RR_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y24     RR_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y25     RR_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y25     RR_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X43Y25     byte_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X43Y25     byte_cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X43Y25     current_task_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X43Y25     current_task_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y24     re_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       45.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.001ns  (required time - arrival time)
  Source:                 Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.260ns  (logic 0.766ns (17.982%)  route 3.494ns (82.018%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 71.096 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518    22.460 r  Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=6, routed)           0.842    23.303    Read_FSM/word_cnt_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124    23.427 r  Read_FSM/word_cnt[30]_i_2/O
                         net (fo=38, routed)          1.436    24.863    Read_FSM/word_cnt0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    24.987 r  Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.216    26.202    Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  Read_FSM/word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.488    71.096    Read_FSM/clk_out2
    SLICE_X35Y28         FDRE                                         r  Read_FSM/word_cnt_reg[29]/C
                         clock pessimism              0.713    71.810    
                         clock uncertainty           -0.177    71.633    
    SLICE_X35Y28         FDRE (Setup_fdre_C_R)       -0.429    71.204    Read_FSM/word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         71.204    
                         arrival time                         -26.202    
  -------------------------------------------------------------------
                         slack                                 45.001    

Slack (MET) :             45.001ns  (required time - arrival time)
  Source:                 Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.260ns  (logic 0.766ns (17.982%)  route 3.494ns (82.018%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 71.096 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518    22.460 r  Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=6, routed)           0.842    23.303    Read_FSM/word_cnt_0
    SLICE_X42Y23         LUT2 (Prop_lut2_I0_O)        0.124    23.427 r  Read_FSM/word_cnt[30]_i_2/O
                         net (fo=38, routed)          1.436    24.863    Read_FSM/word_cnt0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    24.987 r  Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.216    26.202    Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  Read_FSM/word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.488    71.096    Read_FSM/clk_out2
    SLICE_X35Y28         FDRE                                         r  Read_FSM/word_cnt_reg[30]/C
                         clock pessimism              0.713    71.810    
                         clock uncertainty           -0.177    71.633    
    SLICE_X35Y28         FDRE (Setup_fdre_C_R)       -0.429    71.204    Read_FSM/word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         71.204    
                         arrival time                         -26.202    
  -------------------------------------------------------------------
                         slack                                 45.001    

Slack (MET) :             45.083ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.554ns  (logic 0.828ns (18.181%)  route 3.726ns (81.819%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 71.169 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.580    26.418    Read_FSM/word_buff0
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    71.169    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[0]/C
                         clock pessimism              0.713    71.882    
                         clock uncertainty           -0.177    71.706    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205    71.501    Read_FSM/word_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         71.501    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 45.083    

Slack (MET) :             45.083ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.554ns  (logic 0.828ns (18.181%)  route 3.726ns (81.819%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 71.169 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.580    26.418    Read_FSM/word_buff0
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    71.169    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/C
                         clock pessimism              0.713    71.882    
                         clock uncertainty           -0.177    71.706    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205    71.501    Read_FSM/word_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         71.501    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 45.083    

Slack (MET) :             45.083ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.554ns  (logic 0.828ns (18.181%)  route 3.726ns (81.819%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 71.169 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.580    26.418    Read_FSM/word_buff0
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    71.169    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[3]/C
                         clock pessimism              0.713    71.882    
                         clock uncertainty           -0.177    71.706    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205    71.501    Read_FSM/word_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         71.501    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 45.083    

Slack (MET) :             45.083ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.554ns  (logic 0.828ns (18.181%)  route 3.726ns (81.819%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 71.169 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.580    26.418    Read_FSM/word_buff0
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    71.169    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[4]/C
                         clock pessimism              0.713    71.882    
                         clock uncertainty           -0.177    71.706    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205    71.501    Read_FSM/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         71.501    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 45.083    

Slack (MET) :             45.083ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.554ns  (logic 0.828ns (18.181%)  route 3.726ns (81.819%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 71.169 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.580    26.418    Read_FSM/word_buff0
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    71.169    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[7]/C
                         clock pessimism              0.713    71.882    
                         clock uncertainty           -0.177    71.706    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205    71.501    Read_FSM/word_buff_reg[7]
  -------------------------------------------------------------------
                         required time                         71.501    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 45.083    

Slack (MET) :             45.104ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.530ns  (logic 0.828ns (18.279%)  route 3.702ns (81.721%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 71.166 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.556    26.393    Read_FSM/word_buff0
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.558    71.166    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[2]/C
                         clock pessimism              0.713    71.880    
                         clock uncertainty           -0.177    71.703    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    71.498    Read_FSM/word_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         71.498    
                         arrival time                         -26.393    
  -------------------------------------------------------------------
                         slack                                 45.104    

Slack (MET) :             45.104ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.530ns  (logic 0.828ns (18.279%)  route 3.702ns (81.721%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 71.166 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.556    26.393    Read_FSM/word_buff0
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.558    71.166    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[5]/C
                         clock pessimism              0.713    71.880    
                         clock uncertainty           -0.177    71.703    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    71.498    Read_FSM/word_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         71.498    
                         arrival time                         -26.393    
  -------------------------------------------------------------------
                         slack                                 45.104    

Slack (MET) :             45.104ns  (required time - arrival time)
  Source:                 Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_R_W_PLL rise@72.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        4.530ns  (logic 0.828ns (18.279%)  route 3.702ns (81.721%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 71.166 - 72.222 ) 
    Source Clock Delay      (SCD):    -0.359ns = ( 21.863 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.657    21.863    Read_FSM/clk_out2
    SLICE_X35Y27         FDRE                                         r  Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456    22.319 f  Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           1.002    23.321    Read_FSM/word_cnt[28]
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124    23.445 f  Read_FSM/FSM_onehot_state_fsm[3]_i_10/O
                         net (fo=1, routed)           0.689    24.135    Read_FSM/FSM_onehot_state_fsm[3]_i_10_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    24.259 f  Read_FSM/FSM_onehot_state_fsm[3]_i_5/O
                         net (fo=10, routed)          1.455    25.713    Read_FSM/FSM_onehot_state_fsm[3]_i_5_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.124    25.837 r  Read_FSM/word_buff[7]_i_1/O
                         net (fo=8, routed)           0.556    26.393    Read_FSM/word_buff0
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     72.222    72.222 r  
    V12                                               0.000    72.222 r  DCLK (IN)
                         net (fo=0)                   0.000    72.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    73.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    75.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    67.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    69.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    69.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.558    71.166    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[6]/C
                         clock pessimism              0.713    71.880    
                         clock uncertainty           -0.177    71.703    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    71.498    Read_FSM/word_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         71.498    
                         arrival time                         -26.393    
  -------------------------------------------------------------------
                         slack                                 45.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            MMCM/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 21.340 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 21.514 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    21.224    MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    21.244 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    21.514    MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X21Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    21.655 r  MMCM/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    21.711    MMCM/inst/seq_reg2[0]
    SLICE_X21Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    20.800    MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    20.843 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    21.340    MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X21Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.174    21.514    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.075    21.589    MMCM/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.589    
                         arrival time                          21.711    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            MMCM/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 21.340 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 21.514 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    21.224    MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    21.244 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    21.514    MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X21Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128    21.642 r  MMCM/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    21.698    MMCM/inst/seq_reg2[6]
    SLICE_X21Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    20.800    MMCM/inst/clk_out2_R_W_PLL
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    20.843 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    21.340    MMCM/inst/clk_out2_R_W_PLL_en_clk
    SLICE_X21Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.174    21.514    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)        -0.006    21.508    MMCM/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.508    
                         arrival time                          21.698    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Read_FSM/word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 21.797 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.270ns = ( 21.952 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    21.952    Read_FSM/clk_out2
    SLICE_X40Y22         FDRE                                         r  Read_FSM/word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    22.093 r  Read_FSM/word_reg[0]/Q
                         net (fo=2, routed)           0.136    22.229    Read_FSM/mux4_out[0]
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    21.797    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[0]/C
                         clock pessimism              0.166    21.963    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.070    22.033    Read_FSM/word_buff_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.033    
                         arrival time                          22.229    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Read_FSM/word_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns = ( 21.794 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.273ns = ( 21.949 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    21.949    Read_FSM/clk_out2
    SLICE_X40Y24         FDRE                                         r  Read_FSM/word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    22.090 r  Read_FSM/word_reg[5]/Q
                         net (fo=2, routed)           0.155    22.244    Read_FSM/word_reg_n_0_[5]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.045    22.289 r  Read_FSM/word_buff[5]_i_1/O
                         net (fo=1, routed)           0.000    22.289    Read_FSM/mux4_out[5]
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.843    21.794    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[5]/C
                         clock pessimism              0.186    21.980    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.091    22.071    Read_FSM/word_buff_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.071    
                         arrival time                          22.289    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Read_FSM/word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.087%)  route 0.179ns (55.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns = ( 21.794 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.273ns = ( 21.949 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    21.949    Read_FSM/clk_out2
    SLICE_X40Y24         FDRE                                         r  Read_FSM/word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    22.090 r  Read_FSM/word_reg[2]/Q
                         net (fo=2, routed)           0.179    22.269    Read_FSM/mux4_out[2]
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.843    21.794    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[2]/C
                         clock pessimism              0.186    21.980    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.066    22.046    Read_FSM/word_buff_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.046    
                         arrival time                          22.269    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/FSM_onehot_state_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.570%)  route 0.142ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 21.797 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164    22.114 r  Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=6, routed)           0.142    22.256    Read_FSM/word_cnt_0
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    21.797    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.153    21.950    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.063    22.013    Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.013    
                         arrival time                          22.256    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Read_FSM/word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 21.797 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.270ns = ( 21.952 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    21.952    Read_FSM/clk_out2
    SLICE_X40Y22         FDRE                                         r  Read_FSM/word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    22.093 r  Read_FSM/word_reg[1]/Q
                         net (fo=2, routed)           0.187    22.280    Read_FSM/mux4_out[1]
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    21.797    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/C
                         clock pessimism              0.166    21.963    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.071    22.034    Read_FSM/word_buff_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.034    
                         arrival time                          22.280    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Read_FSM/word_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 21.767 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.302ns = ( 21.920 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.550    21.920    Read_FSM/clk_out2
    SLICE_X35Y25         FDRE                                         r  Read_FSM/word_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    22.061 r  Read_FSM/word_cnt_reg[20]/Q
                         net (fo=2, routed)           0.117    22.178    Read_FSM/word_cnt[20]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.286 r  Read_FSM/word_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.286    Read_FSM/data0[20]
    SLICE_X35Y25         FDRE                                         r  Read_FSM/word_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.816    21.767    Read_FSM/clk_out2
    SLICE_X35Y25         FDRE                                         r  Read_FSM/word_cnt_reg[20]/C
                         clock pessimism              0.153    21.920    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.105    22.025    Read_FSM/word_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.025    
                         arrival time                          22.286    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Read_FSM/word_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns = ( 21.767 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.302ns = ( 21.920 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.550    21.920    Read_FSM/clk_out2
    SLICE_X35Y24         FDRE                                         r  Read_FSM/word_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    22.061 r  Read_FSM/word_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    22.180    Read_FSM/word_cnt[16]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.288 r  Read_FSM/word_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.288    Read_FSM/data0[16]
    SLICE_X35Y24         FDRE                                         r  Read_FSM/word_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.816    21.767    Read_FSM/clk_out2
    SLICE_X35Y24         FDRE                                         r  Read_FSM/word_cnt_reg[16]/C
                         clock pessimism              0.153    21.920    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.105    22.025    Read_FSM/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.025    
                         arrival time                          22.288    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Read_FSM/word_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/word_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.423%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns = ( 21.768 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.301ns = ( 21.921 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.551    21.921    Read_FSM/clk_out2
    SLICE_X35Y23         FDRE                                         r  Read_FSM/word_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141    22.062 r  Read_FSM/word_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120    22.182    Read_FSM/word_cnt[12]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.290 r  Read_FSM/word_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.290    Read_FSM/data0[12]
    SLICE_X35Y23         FDRE                                         r  Read_FSM/word_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.817    21.768    Read_FSM/clk_out2
    SLICE_X35Y23         FDRE                                         r  Read_FSM/word_cnt_reg[12]/C
                         clock pessimism              0.153    21.921    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.105    22.026    Read_FSM/word_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        -22.026    
                         arrival time                          22.290    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_R_W_PLL
Waveform(ns):       { 22.222 47.222 }
Period(ns):         50.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            2.155         50.000      47.845     BUFHCE_X0Y1      MMCM/inst/clkout2_buf_en/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    MMCM/inst/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y24     Read_FSM/word_buff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y24     Read_FSM/word_buff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y24     Read_FSM/word_buff_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X42Y23     Read_FSM/FSM_onehot_state_fsm_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X42Y23     Read_FSM/FSM_onehot_state_fsm_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X42Y23     Read_FSM/FSM_onehot_state_fsm_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X42Y23     Read_FSM/FSM_onehot_state_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y23     Read_FSM/word_buff_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y24     Read_FSM/word_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y24     Read_FSM/word_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y46     MMCM/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y21     Read_FSM/word_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y21     Read_FSM/word_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_R_W_PLL
  To Clock:  clkfbout_R_W_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_R_W_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_R_W_PLL
  To Clock:  clk_out1_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.719ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        2.446ns  (logic 0.963ns (39.372%)  route 1.483ns (60.628%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 48.945 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    22.361 r  Read_FSM/word_buff_reg[1]/Q
                         net (fo=4, routed)           0.703    23.064    Read_FSM/word_buff_reg[7]_0[1]
    SLICE_X39Y23         LUT4 (Prop_lut4_I0_O)        0.296    23.360 f  Read_FSM/byte_cnt[0]_i_3/O
                         net (fo=1, routed)           0.309    23.670    Read_FSM/byte_cnt[0]_i_3_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124    23.794 f  Read_FSM/byte_cnt[0]_i_2/O
                         net (fo=1, routed)           0.471    24.264    Read_FSM/byte_cnt[0]_i_2_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I3_O)        0.124    24.388 r  Read_FSM/byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    24.388    Read_FSM_n_2
    SLICE_X43Y25         FDCE                                         r  byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.559    48.945    clk_in
    SLICE_X43Y25         FDCE                                         r  byte_cnt_reg[0]/C
                         clock pessimism              0.428    49.373    
                         clock uncertainty           -0.297    49.076    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.031    49.107    byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         49.107    
                         arrival time                         -24.388    
  -------------------------------------------------------------------
                         slack                                 24.719    

Slack (MET) :             25.729ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            CHIP_ID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.067%)  route 0.844ns (64.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    22.398 r  Read_FSM/word_buff_reg[0]/Q
                         net (fo=4, routed)           0.844    23.243    Read_FSM_n_10
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[0]/C
                         clock pessimism              0.428    49.374    
                         clock uncertainty           -0.297    49.077    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.105    48.972    CHIP_ID_reg[0]
  -------------------------------------------------------------------
                         required time                         48.972    
                         arrival time                         -23.243    
  -------------------------------------------------------------------
                         slack                                 25.729    

Slack (MET) :             25.788ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.312%)  route 0.675ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 48.945 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns = ( 21.938 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.732    21.938    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419    22.357 r  Read_FSM/word_buff_reg[6]/Q
                         net (fo=4, routed)           0.675    23.032    Read_FSM_n_4
    SLICE_X40Y25         FDRE                                         r  RR_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.559    48.945    clk_in
    SLICE_X40Y25         FDRE                                         r  RR_addr_reg[14]/C
                         clock pessimism              0.428    49.373    
                         clock uncertainty           -0.297    49.076    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)       -0.256    48.820    RR_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                         -23.032    
  -------------------------------------------------------------------
                         slack                                 25.788    

Slack (MET) :             25.798ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.266%)  route 0.801ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.052ns = ( 48.948 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    22.398 r  Read_FSM/word_buff_reg[7]/Q
                         net (fo=4, routed)           0.801    23.200    Read_FSM_n_3
    SLICE_X41Y22         FDRE                                         r  RR_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.562    48.948    clk_in
    SLICE_X41Y22         FDRE                                         r  RR_addr_reg[15]/C
                         clock pessimism              0.428    49.376    
                         clock uncertainty           -0.297    49.079    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)       -0.081    48.998    RR_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         48.998    
                         arrival time                         -23.200    
  -------------------------------------------------------------------
                         slack                                 25.798    

Slack (MET) :             25.950ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            CHIP_ID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.560%)  route 0.501ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 48.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    22.361 r  Read_FSM/word_buff_reg[1]/Q
                         net (fo=4, routed)           0.501    22.862    Read_FSM_n_9
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.560    48.946    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[1]/C
                         clock pessimism              0.428    49.374    
                         clock uncertainty           -0.297    49.077    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.265    48.812    CHIP_ID_reg[1]
  -------------------------------------------------------------------
                         required time                         48.812    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 25.950    

Slack (MET) :             25.959ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.090%)  route 0.654ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 48.947 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    22.398 r  Read_FSM/word_buff_reg[7]/Q
                         net (fo=4, routed)           0.654    23.052    Read_FSM_n_3
    SLICE_X39Y22         FDRE                                         r  RR_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.561    48.947    clk_in
    SLICE_X39Y22         FDRE                                         r  RR_addr_reg[7]/C
                         clock pessimism              0.428    49.375    
                         clock uncertainty           -0.297    49.078    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)       -0.067    49.011    RR_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         49.011    
                         arrival time                         -23.052    
  -------------------------------------------------------------------
                         slack                                 25.959    

Slack (MET) :             25.959ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.960ns  (logic 0.419ns (43.668%)  route 0.541ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 48.947 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    22.361 r  Read_FSM/word_buff_reg[1]/Q
                         net (fo=4, routed)           0.541    22.902    Read_FSM_n_9
    SLICE_X38Y22         FDRE                                         r  RR_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.561    48.947    clk_in
    SLICE_X38Y22         FDRE                                         r  RR_addr_reg[1]/C
                         clock pessimism              0.428    49.375    
                         clock uncertainty           -0.297    49.078    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)       -0.217    48.861    RR_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         48.861    
                         arrival time                         -22.902    
  -------------------------------------------------------------------
                         slack                                 25.959    

Slack (MET) :             25.965ns  (required time - arrival time)
  Source:                 Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/busy_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.924%)  route 0.586ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 48.947 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.518    22.460 r  Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=6, routed)           0.586    23.046    Read_FSM/word_cnt_0
    SLICE_X43Y23         FDRE                                         r  Read_FSM/busy_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.561    48.947    Read_FSM/clk_out1
    SLICE_X43Y23         FDRE                                         r  Read_FSM/busy_signal_reg/C
                         clock pessimism              0.428    49.375    
                         clock uncertainty           -0.297    49.078    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)       -0.067    49.011    Read_FSM/busy_signal_reg
  -------------------------------------------------------------------
                         required time                         49.011    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                 25.965    

Slack (MET) :             25.981ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.993%)  route 0.630ns (58.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 48.945 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.280ns = ( 21.942 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736    21.942    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456    22.398 r  Read_FSM/word_buff_reg[4]/Q
                         net (fo=4, routed)           0.630    23.028    Read_FSM_n_6
    SLICE_X41Y25         FDRE                                         r  RR_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.559    48.945    clk_in
    SLICE_X41Y25         FDRE                                         r  RR_addr_reg[4]/C
                         clock pessimism              0.428    49.373    
                         clock uncertainty           -0.297    49.076    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)       -0.067    49.009    RR_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         49.009    
                         arrival time                         -23.028    
  -------------------------------------------------------------------
                         slack                                 25.981    

Slack (MET) :             26.042ns  (required time - arrival time)
  Source:                 Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_out1_R_W_PLL rise@50.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.840ns  (logic 0.419ns (49.896%)  route 0.421ns (50.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 48.945 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.284ns = ( 21.938 - 22.222 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533    23.755 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601    25.355    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    18.345 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    20.105    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    20.206 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.732    21.938    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419    22.357 r  Read_FSM/word_buff_reg[6]/Q
                         net (fo=4, routed)           0.421    22.778    Read_FSM_n_4
    SLICE_X41Y25         FDRE                                         r  RR_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    51.462 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    52.814    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    45.696 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    47.295    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    47.386 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.559    48.945    clk_in
    SLICE_X41Y25         FDRE                                         r  RR_addr_reg[6]/C
                         clock pessimism              0.428    49.373    
                         clock uncertainty           -0.297    49.076    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)       -0.256    48.820    RR_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         48.820    
                         arrival time                         -22.778    
  -------------------------------------------------------------------
                         slack                                 26.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.805ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            CHIP_ID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.009%)  route 0.130ns (47.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    22.091 r  Read_FSM/word_buff_reg[7]/Q
                         net (fo=4, routed)           0.130    22.221    Read_FSM_n_3
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[7]/C
                         clock pessimism              0.468     0.041    
                         clock uncertainty            0.297     0.338    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.078     0.416    CHIP_ID_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                          22.221    
  -------------------------------------------------------------------
                         slack                                 21.805    

Slack (MET) :             21.814ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.987%)  route 0.136ns (49.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.275ns = ( 21.947 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.577    21.947    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    22.088 r  Read_FSM/word_buff_reg[2]/Q
                         net (fo=4, routed)           0.136    22.223    Read_FSM_n_8
    SLICE_X41Y24         FDRE                                         r  RR_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.845    -0.426    clk_in
    SLICE_X41Y24         FDRE                                         r  RR_addr_reg[2]/C
                         clock pessimism              0.468     0.042    
                         clock uncertainty            0.297     0.339    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.070     0.409    RR_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                          22.223    
  -------------------------------------------------------------------
                         slack                                 21.814    

Slack (MET) :             21.818ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            CHIP_ID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.114%)  route 0.140ns (49.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    22.091 r  Read_FSM/word_buff_reg[4]/Q
                         net (fo=4, routed)           0.140    22.231    Read_FSM_n_6
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[4]/C
                         clock pessimism              0.468     0.041    
                         clock uncertainty            0.297     0.338    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.075     0.413    CHIP_ID_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                          22.231    
  -------------------------------------------------------------------
                         slack                                 21.818    

Slack (MET) :             21.826ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            CHIP_ID_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.929%)  route 0.147ns (51.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.275ns = ( 21.947 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.577    21.947    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    22.088 r  Read_FSM/word_buff_reg[5]/Q
                         net (fo=4, routed)           0.147    22.235    Read_FSM_n_5
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[5]/C
                         clock pessimism              0.468     0.041    
                         clock uncertainty            0.297     0.338    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.071     0.409    CHIP_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                          22.235    
  -------------------------------------------------------------------
                         slack                                 21.826    

Slack (MET) :             21.835ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    22.091 r  Read_FSM/word_buff_reg[0]/Q
                         net (fo=4, routed)           0.143    22.234    Read_FSM_n_10
    SLICE_X38Y22         FDRE                                         r  RR_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.846    -0.425    clk_in
    SLICE_X38Y22         FDRE                                         r  RR_addr_reg[0]/C
                         clock pessimism              0.468     0.043    
                         clock uncertainty            0.297     0.340    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.059     0.399    RR_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                          22.234    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.844ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.029%)  route 0.153ns (51.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.275ns = ( 21.947 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.577    21.947    Read_FSM/clk_out2
    SLICE_X39Y24         FDRE                                         r  Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    22.088 r  Read_FSM/word_buff_reg[5]/Q
                         net (fo=4, routed)           0.153    22.240    Read_FSM_n_5
    SLICE_X38Y24         FDRE                                         r  RR_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.843    -0.428    clk_in
    SLICE_X38Y24         FDRE                                         r  RR_addr_reg[5]/C
                         clock pessimism              0.468     0.040    
                         clock uncertainty            0.297     0.337    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.059     0.396    RR_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                          22.240    
  -------------------------------------------------------------------
                         slack                                 21.844    

Slack (MET) :             21.847ns  (arrival time - required time)
  Source:                 Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/readable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.102%)  route 0.139ns (45.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164    22.114 r  Read_FSM/FSM_onehot_state_fsm_reg[2]/Q
                         net (fo=4, routed)           0.139    22.253    Read_FSM/FSM_onehot_state_fsm_reg_n_0_[2]
    SLICE_X43Y23         FDRE                                         r  Read_FSM/readable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.846    -0.425    Read_FSM/clk_out1
    SLICE_X43Y23         FDRE                                         r  Read_FSM/readable_reg/C
                         clock pessimism              0.468     0.043    
                         clock uncertainty            0.297     0.340    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.066     0.406    Read_FSM/readable_reg
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                          22.253    
  -------------------------------------------------------------------
                         slack                                 21.847    

Slack (MET) :             21.853ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            CHIP_ID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.025%)  route 0.147ns (50.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141    22.091 r  Read_FSM/word_buff_reg[3]/Q
                         net (fo=4, routed)           0.147    22.237    Read_FSM_n_7
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    clk_in
    SLICE_X39Y23         FDRE                                         r  CHIP_ID_reg[3]/C
                         clock pessimism              0.468     0.041    
                         clock uncertainty            0.297     0.338    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.047     0.385    CHIP_ID_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                          22.237    
  -------------------------------------------------------------------
                         slack                                 21.853    

Slack (MET) :             21.863ns  (arrival time - required time)
  Source:                 Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            RR_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.313%)  route 0.143ns (52.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X40Y23         FDRE                                         r  Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.128    22.078 r  Read_FSM/word_buff_reg[1]/Q
                         net (fo=4, routed)           0.143    22.220    Read_FSM_n_9
    SLICE_X37Y23         FDRE                                         r  RR_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.844    -0.427    clk_in
    SLICE_X37Y23         FDRE                                         r  RR_addr_reg[9]/C
                         clock pessimism              0.468     0.041    
                         clock uncertainty            0.297     0.338    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.019     0.357    RR_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                          22.220    
  -------------------------------------------------------------------
                         slack                                 21.863    

Slack (MET) :             21.865ns  (arrival time - required time)
  Source:                 Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Destination:            Read_FSM/error_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -22.222ns  (clk_out1_R_W_PLL rise@0.000ns - clk_out2_R_W_PLL rise@22.222ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.272ns = ( 21.950 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    22.522 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    23.134    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    20.862 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    21.344    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    21.370 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    21.950    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.148    22.098 r  Read_FSM/FSM_onehot_state_fsm_reg[3]/Q
                         net (fo=1, routed)           0.113    22.211    Read_FSM/error_signal
    SLICE_X42Y24         FDRE                                         r  Read_FSM/error_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734     1.222    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -1.828 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.300    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.271 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.845    -0.426    Read_FSM/clk_out1
    SLICE_X42Y24         FDRE                                         r  Read_FSM/error_signal_reg/C
                         clock pessimism              0.468     0.042    
                         clock uncertainty            0.297     0.339    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.007     0.346    Read_FSM/error_signal_reg
  -------------------------------------------------------------------
                         required time                         -0.346    
                         arrival time                          22.211    
  -------------------------------------------------------------------
                         slack                                 21.865    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_R_W_PLL
  To Clock:  clk_out2_R_W_PLL

Setup :            0  Failing Endpoints,  Worst Slack       20.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.335ns  (required time - arrival time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.642ns (48.478%)  route 0.682ns (51.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 21.169 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.734    -0.282    clk_in
    SLICE_X42Y24         FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     0.236 r  re_reg/Q
                         net (fo=3, routed)           0.682     0.919    Read_FSM/re_reg
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.124     1.043 r  Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.043    Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    23.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    25.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    17.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    19.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    19.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    21.169    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.428    21.597    
                         clock uncertainty           -0.297    21.300    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.077    21.377    Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         21.377    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 20.335    

Slack (MET) :             20.591ns  (required time - arrival time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out1_R_W_PLL rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.635ns (58.671%)  route 0.447ns (41.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 21.169 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  DCLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.601     3.133    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -3.877 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.117    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.016 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          1.734    -0.282    clk_in
    SLICE_X42Y24         FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     0.236 f  re_reg/Q
                         net (fo=3, routed)           0.447     0.684    Read_FSM/re_reg
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.117     0.801 r  Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.801    Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X42Y23         FDPE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         1.462    23.684 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.353    25.036    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    17.918 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    19.517    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    19.608 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          1.561    21.169    Read_FSM/clk_out2
    SLICE_X42Y23         FDPE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.428    21.597    
                         clock uncertainty           -0.297    21.300    
    SLICE_X42Y23         FDPE (Setup_fdpe_C_D)        0.091    21.391    Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         21.391    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                 20.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.409ns  (arrival time - required time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -27.778ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out1_R_W_PLL rise@50.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.187%)  route 0.165ns (43.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 21.797 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.273ns = ( 49.727 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    50.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    50.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    48.640 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    49.122    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    49.148 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.579    49.727    clk_in
    SLICE_X42Y24         FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164    49.891 f  re_reg/Q
                         net (fo=3, routed)           0.165    50.056    Read_FSM/re_reg
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.048    50.104 r  Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    50.104    Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X42Y23         FDPE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    21.797    Read_FSM/clk_out2
    SLICE_X42Y23         FDPE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.468    22.265    
                         clock uncertainty            0.297    22.562    
    SLICE_X42Y23         FDPE (Hold_fdpe_C_D)         0.133    22.695    Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.695    
                         arrival time                          50.104    
  -------------------------------------------------------------------
                         slack                                 27.409    

Slack (MET) :             27.491ns  (arrival time - required time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_R_W_PLL  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_R_W_PLL  {rise@22.222ns fall@47.222ns period=50.000ns})
  Path Group:             clk_out2_R_W_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -27.778ns  (clk_out2_R_W_PLL rise@22.222ns - clk_out1_R_W_PLL rise@50.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.828%)  route 0.237ns (53.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns = ( 21.797 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.273ns = ( 49.727 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_R_W_PLL rise edge)
                                                     50.000    50.000 r  
    V12                                               0.000    50.000 r  DCLK (IN)
                         net (fo=0)                   0.000    50.000    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.300    50.300 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.612    50.912    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    48.640 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    49.122    MMCM/inst/clk_out1_R_W_PLL
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    49.148 r  MMCM/inst/clkout1_buf/O
                         net (fo=69, routed)          0.579    49.727    clk_in
    SLICE_X42Y24         FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164    49.891 r  re_reg/Q
                         net (fo=3, routed)           0.237    50.128    Read_FSM/re_reg
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.045    50.173 r  Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000    50.173    Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_R_W_PLL rise edge)
                                                     22.222    22.222 r  
    V12                                               0.000    22.222 r  DCLK (IN)
                         net (fo=0)                   0.000    22.222    MMCM/inst/clk_in1
    V12                  IBUF (Prop_ibuf_I_O)         0.488    22.711 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.734    23.444    MMCM/inst/clk_in1_R_W_PLL
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    20.394 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    20.922    MMCM/inst/clk_out2_R_W_PLL
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    20.951 r  MMCM/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    21.797    Read_FSM/clk_out2
    SLICE_X42Y23         FDCE                                         r  Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.468    22.265    
                         clock uncertainty            0.297    22.562    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120    22.682    Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.682    
                         arrival time                          50.173    
  -------------------------------------------------------------------
                         slack                                 27.491    





