// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_5u_config3_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_dout,
        data_V_data_V_empty_n,
        data_V_data_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state16 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] data_V_data_V_dout;
input   data_V_data_V_empty_n;
output   data_V_data_V_read;
output  [7:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [7:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [7:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [7:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [7:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_read;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_2659;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter8_reg;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter13;
reg   [0:0] tmp_601_reg_2725;
reg   [0:0] tmp_601_reg_2725_pp0_iter12_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg   [9:0] indvar_flatten_reg_543;
reg   [4:0] h_idx_assign_reg_554;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    data_window_0_V_V_full_n;
reg    data_window_0_V_V_write;
reg   [0:0] tmp_593_reg_2693;
wire    data_window_1_V_V_full_n;
reg    data_window_1_V_V_write;
reg   [0:0] tmp_594_reg_2697;
wire    data_window_2_V_V_full_n;
reg    data_window_2_V_V_write;
reg   [0:0] tmp_595_reg_2701;
wire    data_window_3_V_V_full_n;
reg    data_window_3_V_V_write;
reg   [0:0] tmp_596_reg_2705;
wire    data_window_4_V_V_full_n;
reg    data_window_4_V_V_write;
reg   [0:0] tmp_597_reg_2709;
wire    data_window_5_V_V_full_n;
reg    data_window_5_V_V_write;
reg   [0:0] tmp_598_reg_2713;
wire    data_window_6_V_V_full_n;
reg    data_window_6_V_V_write;
reg   [0:0] tmp_599_reg_2717;
wire    data_window_7_V_V_full_n;
reg    data_window_7_V_V_write;
reg   [0:0] tmp_600_reg_2721;
wire    data_window_8_V_V_full_n;
reg    data_window_8_V_V_write;
reg    ap_block_state11_pp0_stage0_iter9;
wire   [7:0] data_window_0_V_V_dout;
wire    data_window_0_V_V_empty_n;
reg    data_window_0_V_V_read;
reg   [0:0] tmp_601_reg_2725_pp0_iter9_reg;
wire   [7:0] data_window_1_V_V_dout;
wire    data_window_1_V_V_empty_n;
reg    data_window_1_V_V_read;
wire   [7:0] data_window_2_V_V_dout;
wire    data_window_2_V_V_empty_n;
reg    data_window_2_V_V_read;
wire   [7:0] data_window_3_V_V_dout;
wire    data_window_3_V_V_empty_n;
reg    data_window_3_V_V_read;
wire   [7:0] data_window_4_V_V_dout;
wire    data_window_4_V_V_empty_n;
reg    data_window_4_V_V_read;
wire   [7:0] data_window_5_V_V_dout;
wire    data_window_5_V_V_empty_n;
reg    data_window_5_V_V_read;
wire   [7:0] data_window_6_V_V_dout;
wire    data_window_6_V_V_empty_n;
reg    data_window_6_V_V_read;
wire   [7:0] data_window_7_V_V_dout;
wire    data_window_7_V_V_empty_n;
reg    data_window_7_V_V_read;
wire   [7:0] data_window_8_V_V_dout;
wire    data_window_8_V_V_empty_n;
reg    data_window_8_V_V_read;
reg    ap_block_state12_pp0_stage0_iter10;
reg    ap_enable_reg_pp0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    res_V_data_0_V1_status;
reg    ap_block_state15_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [4:0] wp_idx_reg_566;
wire   [0:0] exitcond_flatten_fu_1190_p2;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter5_reg;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter6_reg;
reg   [0:0] exitcond_flatten_reg_2659_pp0_iter7_reg;
wire   [9:0] indvar_flatten_next_fu_1196_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_108_fu_1202_p2;
reg   [0:0] tmp_108_reg_2668;
reg   [0:0] tmp_108_reg_2668_pp0_iter1_reg;
reg   [0:0] tmp_108_reg_2668_pp0_iter2_reg;
reg   [0:0] tmp_108_reg_2668_pp0_iter3_reg;
reg   [0:0] tmp_108_reg_2668_pp0_iter4_reg;
reg   [0:0] tmp_108_reg_2668_pp0_iter5_reg;
reg   [0:0] tmp_108_reg_2668_pp0_iter6_reg;
reg   [0:0] tmp_108_reg_2668_pp0_iter7_reg;
wire   [4:0] w_idx_assign_mid2_fu_1208_p3;
wire   [4:0] i_ih5_fu_1216_p2;
wire   [4:0] h_idx_assign_mid2_fu_1228_p3;
reg   [4:0] h_idx_assign_mid2_reg_2683;
wire   [4:0] i_iw_fu_1242_p2;
wire   [0:0] tmp_593_fu_1351_p1;
reg   [0:0] tmp_601_reg_2725_pp0_iter10_reg;
reg   [0:0] tmp_601_reg_2725_pp0_iter11_reg;
reg  signed [7:0] tmp_V_10_reg_2729;
reg  signed [7:0] tmp_V_11_reg_2736;
reg  signed [7:0] tmp_V_12_reg_2745;
reg  signed [7:0] tmp_V_13_reg_2753;
reg  signed [7:0] tmp_V_14_reg_2763;
reg  signed [7:0] tmp_V_15_reg_2772;
reg  signed [7:0] tmp_V_15_reg_2772_pp0_iter11_reg;
reg  signed [7:0] tmp_V_16_reg_2780;
reg  signed [7:0] tmp_V_17_reg_2786;
reg   [4:0] tmp_207_reg_2796;
reg   [5:0] tmp_213_reg_2801;
reg   [6:0] tmp_233_reg_2806;
reg   [6:0] tmp_233_reg_2806_pp0_iter11_reg;
reg   [6:0] tmp_234_reg_2811;
wire   [5:0] tmp6_fu_1669_p2;
reg   [5:0] tmp6_reg_2816;
wire   [6:0] tmp12_fu_1685_p2;
reg   [6:0] tmp12_reg_2821;
reg   [6:0] tmp12_reg_2821_pp0_iter11_reg;
wire   [6:0] tmp20_fu_1691_p2;
reg   [6:0] tmp20_reg_2826;
wire   [6:0] tmp27_fu_1697_p2;
reg   [6:0] tmp27_reg_2831;
wire   [5:0] tmp31_fu_1703_p2;
reg   [5:0] tmp31_reg_2836;
wire   [4:0] tmp32_fu_1709_p2;
reg   [4:0] tmp32_reg_2841;
wire   [7:0] acc_3_V_2_fu_2399_p2;
reg   [7:0] acc_3_V_2_reg_2846;
reg   [7:0] acc_3_V_2_reg_2846_pp0_iter12_reg;
wire   [7:0] tmp8_fu_2405_p2;
reg   [7:0] tmp8_reg_2851;
wire   [6:0] tmp11_fu_2411_p2;
reg   [6:0] tmp11_reg_2856;
wire   [7:0] tmp14_fu_2429_p2;
reg   [7:0] tmp14_reg_2861;
wire   [7:0] tmp18_fu_2435_p2;
reg   [7:0] tmp18_reg_2866;
wire   [7:0] tmp19_fu_2444_p2;
reg   [7:0] tmp19_reg_2871;
wire   [7:0] tmp21_fu_2462_p2;
reg   [7:0] tmp21_reg_2876;
wire   [7:0] tmp25_fu_2468_p2;
reg   [7:0] tmp25_reg_2881;
wire   [7:0] tmp26_fu_2477_p2;
reg   [7:0] tmp26_reg_2886;
wire   [7:0] acc_4_V_3_fu_2511_p2;
reg   [7:0] acc_4_V_3_reg_2891;
reg   [7:0] acc_4_V_3_reg_2891_pp0_iter12_reg;
wire   [7:0] tmp_data_0_V_fu_2581_p2;
reg   [7:0] tmp_data_0_V_reg_2896;
wire   [7:0] acc_1_V_fu_2591_p2;
reg   [7:0] acc_1_V_reg_2901;
wire   [7:0] acc_2_V_2_fu_2600_p2;
reg   [7:0] acc_2_V_2_reg_2906;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_condition_pp0_exit_iter8_state10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg   [4:0] ap_phi_mux_h_idx_assign_phi_fu_558_p4;
reg    ap_block_pp0_stage0_01001;
reg    res_V_data_0_V1_update;
wire  signed [7:0] p_Val2_23_1_1_fu_583_p0;
wire  signed [7:0] p_Val2_23_fu_598_p0;
wire  signed [7:0] p_Val2_23_6_2_fu_611_p0;
wire  signed [11:0] OP1_V_6_cast_fu_2214_p1;
wire   [2:0] grp_fu_1184_p1;
wire   [2:0] grp_fu_1222_p1;
wire   [2:0] grp_fu_1236_p1;
wire   [3:0] grp_fu_1184_p2;
wire   [1:0] tmp_588_fu_1252_p1;
wire   [3:0] p_shl_i_fu_1256_p3;
wire   [3:0] tmp_587_fu_1248_p1;
wire   [3:0] grp_fu_1222_p2;
wire   [1:0] tmp_590_fu_1274_p1;
wire   [3:0] p_shl_i_mid1_fu_1278_p3;
wire   [3:0] tmp_589_fu_1270_p1;
wire   [3:0] phitmp_mid1_fu_1286_p2;
wire   [3:0] phitmp_fu_1264_p2;
wire   [1:0] grp_fu_1236_p2;
wire   [1:0] tmp_592_fu_1299_p1;
wire   [3:0] p_0_i_i_cast_fu_1303_p1;
wire   [3:0] phitmp_mid2_fu_1292_p3;
wire   [3:0] p_Val2_s_fu_1313_p17;
wire   [8:0] p_Val2_s_fu_1313_p18;
wire  signed [7:0] tmp_206_fu_1419_p1;
wire   [5:0] tmp_206_fu_1419_p4;
wire  signed [7:0] tmp_207_fu_1433_p1;
wire  signed [7:0] tmp_208_fu_1443_p1;
wire   [3:0] tmp_208_fu_1443_p4;
wire  signed [7:0] tmp_209_fu_1457_p1;
wire   [4:0] tmp_209_fu_1457_p4;
wire  signed [7:0] tmp_212_fu_1471_p1;
wire   [3:0] tmp_212_fu_1471_p4;
wire  signed [7:0] tmp_213_fu_1485_p1;
wire  signed [7:0] tmp_214_fu_1495_p1;
wire   [3:0] tmp_214_fu_1495_p4;
wire  signed [7:0] tmp_223_fu_1509_p1;
wire   [3:0] tmp_223_fu_1509_p4;
wire  signed [7:0] tmp_224_fu_1523_p1;
wire   [5:0] tmp_224_fu_1523_p4;
wire  signed [7:0] tmp_227_fu_1537_p1;
wire   [3:0] tmp_227_fu_1537_p4;
wire  signed [7:0] tmp_228_fu_1551_p1;
wire   [4:0] tmp_228_fu_1551_p4;
wire  signed [7:0] tmp_229_fu_1565_p1;
wire   [5:0] tmp_229_fu_1565_p4;
wire  signed [7:0] tmp_232_fu_1579_p1;
wire   [3:0] tmp_232_fu_1579_p4;
wire  signed [7:0] OP1_V_8_cast_fu_1593_p0;
wire  signed [7:0] tmp_233_fu_1597_p1;
wire  signed [7:0] p_shl_fu_1607_p1;
wire   [9:0] p_shl_fu_1607_p3;
wire  signed [10:0] p_shl_cast_fu_1615_p1;
wire  signed [10:0] OP1_V_8_cast_fu_1593_p1;
wire   [10:0] p_Val2_23_8_1_fu_1619_p2;
wire  signed [7:0] tmp_236_fu_1635_p1;
wire  signed [3:0] tmp_236_fu_1635_p4;
wire  signed [4:0] tmp_149_0_4_cast_fu_1453_p1;
wire   [4:0] acc_4_V_fu_1653_p2;
wire  signed [5:0] tmp_149_1_4_cast_fu_1481_p1;
wire  signed [5:0] acc_4_V_cast_fu_1659_p1;
wire  signed [5:0] tmp_149_2_3_cast_fu_1505_p1;
wire  signed [5:0] tmp_149_6_3_cast_fu_1561_p1;
wire  signed [5:0] tmp_149_6_cast_fu_1547_p1;
wire  signed [5:0] tmp_149_1_cast_fu_1467_p1;
wire   [5:0] tmp13_fu_1675_p2;
wire  signed [6:0] tmp_149_7_cast_fu_1575_p1;
wire  signed [6:0] tmp13_cast_fu_1681_p1;
wire  signed [6:0] tmp_149_5_1_cast_fu_1519_p1;
wire  signed [6:0] acc_1_V_cast_fu_1429_p1;
wire  signed [6:0] tmp_149_8_2_cast_fu_1649_p1;
wire  signed [6:0] tmp_149_5_2_cast_fu_1533_p1;
wire   [5:0] acc_4_V_1_fu_1663_p2;
wire  signed [4:0] tmp_149_8_2_cast1_fu_1645_p1;
wire  signed [4:0] tmp_149_7_4_cast_fu_1589_p1;
wire   [11:0] p_Val2_23_fu_598_p2;
wire   [10:0] p_shl47_fu_1729_p3;
wire   [8:0] p_shl48_fu_1740_p3;
wire  signed [11:0] p_shl47_cast_fu_1736_p1;
wire  signed [11:0] p_shl48_cast_fu_1747_p1;
wire   [11:0] p_Val2_23_0_2_fu_1751_p2;
wire   [11:0] p_Val2_23_1_1_fu_583_p2;
wire   [9:0] p_shl46_fu_1787_p3;
wire  signed [10:0] OP1_V_1_cast8_fu_1774_p1;
wire  signed [10:0] p_shl46_cast_fu_1794_p1;
wire   [10:0] p_Val2_23_1_2_fu_1798_p2;
wire   [6:0] tmp_210_fu_1804_p4;
wire   [10:0] p_shl44_fu_1818_p3;
wire   [8:0] p_shl45_fu_1829_p3;
wire  signed [11:0] p_shl44_cast_fu_1825_p1;
wire  signed [11:0] p_shl45_cast_fu_1836_p1;
wire   [11:0] p_Val2_23_1_3_fu_1840_p2;
wire   [8:0] p_shl43_fu_1869_p3;
wire  signed [11:0] p_shl43_cast_fu_1876_p1;
wire   [11:0] p_shl41_fu_1862_p3;
wire   [11:0] p_Val2_23_2_1_fu_1880_p2;
wire   [10:0] p_shl40_fu_1896_p3;
wire  signed [11:0] p_shl40_cast_fu_1903_p1;
wire  signed [11:0] OP1_V_2_cast_fu_1856_p1;
wire   [11:0] p_Val2_23_2_2_fu_1907_p2;
wire  signed [9:0] p_shl39_fu_1936_p3;
wire  signed [11:0] p_shl39_cast_fu_1947_p1;
wire   [11:0] p_shl37_fu_1929_p3;
wire   [11:0] p_Val2_23_3_fu_1951_p2;
wire   [10:0] p_shl36_fu_1967_p3;
wire  signed [11:0] p_shl36_cast_fu_1974_p1;
wire  signed [11:0] OP1_V_3_cast_fu_1926_p1;
wire   [11:0] p_Val2_23_3_1_fu_1978_p2;
wire   [8:0] p_shl35_fu_1994_p3;
wire  signed [11:0] p_shl35_cast_fu_2001_p1;
wire   [11:0] p_Val2_23_3_2_fu_2005_p2;
wire  signed [10:0] p_shl39_cast1_fu_1943_p1;
wire  signed [10:0] OP1_V_3_cast8_fu_1923_p1;
wire   [10:0] p_Val2_23_3_3_fu_2021_p2;
wire   [6:0] tmp_215_fu_2027_p4;
wire   [10:0] p_Val2_23_3_4_fu_2041_p2;
wire   [6:0] tmp_217_fu_2047_p4;
wire  signed [8:0] p_shl29_fu_2067_p3;
wire  signed [9:0] p_shl29_cast_fu_2078_p1;
wire   [9:0] p_Val2_23_4_fu_2082_p2;
wire  signed [5:0] tmp_219_fu_2088_p4;
wire   [10:0] tmp_237_fu_2106_p3;
wire  signed [11:0] OP1_V_4_cast_fu_2061_p1;
wire  signed [11:0] p_shl2_fu_2113_p1;
wire   [11:0] p_Val2_23_4_1_fu_2117_p2;
wire   [9:0] p_shl26_fu_2133_p3;
wire  signed [10:0] OP1_V_4_cast6_fu_2064_p1;
wire  signed [10:0] p_shl26_cast_fu_2140_p1;
wire   [10:0] p_Val2_23_4_3_fu_2144_p2;
wire   [6:0] tmp_221_fu_2150_p4;
wire  signed [11:0] p_shl29_cast1_fu_2074_p1;
wire   [11:0] p_Val2_23_4_4_fu_2164_p2;
wire   [9:0] p_shl21_fu_2183_p3;
wire  signed [10:0] OP1_V_5_cast_fu_2180_p1;
wire  signed [10:0] p_shl21_cast_fu_2190_p1;
wire   [10:0] p_Val2_23_5_4_fu_2194_p2;
wire   [6:0] tmp_225_fu_2200_p4;
wire   [10:0] p_shl20_fu_2218_p3;
wire  signed [11:0] p_shl20_cast_fu_2225_p1;
wire   [11:0] p_Val2_23_6_1_fu_2229_p2;
wire   [11:0] p_Val2_23_6_2_fu_611_p2;
wire   [10:0] p_shl18_fu_2261_p3;
wire   [8:0] p_shl19_fu_2272_p3;
wire  signed [11:0] p_shl18_cast_fu_2268_p1;
wire  signed [11:0] p_shl19_cast_fu_2279_p1;
wire   [11:0] p_Val2_23_7_1_fu_2283_p2;
wire   [11:0] p_shl17_fu_2299_p3;
wire   [11:0] p_neg_fu_2306_p2;
wire  signed [11:0] OP1_V_7_cast7_fu_2255_p1;
wire   [11:0] p_Val2_23_7_2_fu_2312_p2;
wire   [9:0] p_shl16_fu_2328_p3;
wire  signed [10:0] p_shl16_cast_fu_2335_p1;
wire  signed [10:0] OP1_V_7_cast_fu_2258_p1;
wire   [10:0] p_Val2_23_7_3_fu_2339_p2;
wire   [6:0] tmp_230_fu_2345_p4;
wire  signed [5:0] tmp_149_0_3_cast_fu_1767_p1;
wire   [5:0] acc_3_V_fu_2362_p2;
wire  signed [7:0] tmp_222_fu_2160_p1;
wire  signed [7:0] tmp_216_fu_2037_p1;
wire   [7:0] tmp_149_1_3_fu_1846_p4;
wire   [7:0] tmp3_fu_2372_p2;
wire  signed [7:0] acc_3_V_cast_fu_2368_p1;
wire  signed [7:0] tmp_231_fu_2355_p1;
wire   [7:0] tmp5_fu_2384_p2;
wire  signed [7:0] tmp6_cast_fu_2390_p1;
wire   [7:0] tmp_fu_2378_p2;
wire   [7:0] tmp4_fu_2393_p2;
wire   [7:0] tmp_149_3_fu_1957_p4;
wire   [7:0] tmp_149_fu_1719_p4;
wire  signed [6:0] p_cast_fu_2102_p1;
wire  signed [6:0] tmp_149_2_cast_fu_1859_p1;
wire   [7:0] tmp_149_3_1_fu_1984_p4;
wire   [7:0] tmp_149_2_1_fu_1886_p4;
wire   [7:0] tmp_149_6_1_fu_2235_p4;
wire   [7:0] tmp_149_4_1_fu_2123_p4;
wire   [7:0] tmp15_fu_2417_p2;
wire   [7:0] tmp16_fu_2423_p2;
wire   [7:0] tmp_149_1_1_fu_1777_p4;
wire   [7:0] tmp_149_7_1_fu_2289_p4;
wire  signed [7:0] tmp_235_fu_2359_p1;
wire  signed [7:0] tmp20_cast_fu_2441_p1;
wire   [7:0] tmp_149_2_2_fu_1913_p4;
wire   [7:0] acc_2_V_fu_1757_p4;
wire   [7:0] tmp_149_6_2_fu_2245_p4;
wire   [7:0] tmp_149_3_2_fu_2011_p4;
wire   [7:0] tmp22_fu_2450_p2;
wire   [7:0] tmp23_fu_2456_p2;
wire  signed [7:0] tmp_211_fu_1814_p1;
wire   [7:0] tmp_149_7_2_fu_2318_p4;
wire  signed [7:0] tmp_220_fu_2098_p1;
wire  signed [7:0] tmp27_cast_fu_2474_p1;
wire  signed [7:0] tmp_226_fu_2210_p1;
wire  signed [7:0] tmp_218_fu_2057_p1;
wire   [7:0] tmp_149_4_4_fu_2170_p4;
wire   [7:0] tmp29_fu_2483_p2;
wire  signed [6:0] tmp31_cast_fu_2495_p1;
wire  signed [6:0] tmp32_cast_fu_2498_p1;
wire   [6:0] tmp30_fu_2501_p2;
wire   [7:0] tmp28_fu_2489_p2;
wire  signed [7:0] tmp30_cast_fu_2507_p1;
wire   [10:0] p_shl22_fu_2517_p3;
wire   [8:0] p_shl23_fu_2528_p3;
wire  signed [11:0] p_shl22_cast_fu_2524_p1;
wire  signed [11:0] p_shl23_cast_fu_2535_p1;
wire   [11:0] p_Val2_23_5_fu_2539_p2;
wire  signed [7:0] tmp_149_8_fu_2555_p1;
wire   [7:0] tmp_149_5_fu_2545_p4;
wire   [7:0] tmp9_fu_2558_p2;
wire  signed [7:0] tmp11_cast_fu_2569_p1;
wire  signed [7:0] tmp12_cast_fu_2572_p1;
wire   [7:0] tmp7_fu_2564_p2;
wire   [7:0] tmp10_fu_2575_p2;
wire   [7:0] tmp17_fu_2587_p2;
wire   [7:0] tmp24_fu_2596_p2;
reg    grp_fu_1184_ce;
reg    grp_fu_1222_ce;
reg    grp_fu_1236_ce;
wire    ap_CS_fsm_state16;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
end

myproject_urem_5ns_3ns_4_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
myproject_urem_5ns_3ns_4_9_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_h_idx_assign_phi_fu_558_p4),
    .din1(grp_fu_1184_p1),
    .ce(grp_fu_1184_ce),
    .dout(grp_fu_1184_p2)
);

myproject_urem_5ns_3ns_4_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
myproject_urem_5ns_3ns_4_9_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_ih5_fu_1216_p2),
    .din1(grp_fu_1222_p1),
    .ce(grp_fu_1222_ce),
    .dout(grp_fu_1222_p2)
);

myproject_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
myproject_urem_5ns_3ns_2_9_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_idx_assign_mid2_fu_1208_p3),
    .din1(grp_fu_1236_p1),
    .ce(grp_fu_1236_ce),
    .dout(grp_fu_1236_p2)
);

myproject_mux_164_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 9 ),
    .din6_WIDTH( 9 ),
    .din7_WIDTH( 9 ),
    .din8_WIDTH( 9 ),
    .din9_WIDTH( 9 ),
    .din10_WIDTH( 9 ),
    .din11_WIDTH( 9 ),
    .din12_WIDTH( 9 ),
    .din13_WIDTH( 9 ),
    .din14_WIDTH( 9 ),
    .din15_WIDTH( 9 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
myproject_mux_164_9_1_1_U10(
    .din0(9'd1),
    .din1(9'd2),
    .din2(9'd4),
    .din3(9'd8),
    .din4(9'd16),
    .din5(9'd32),
    .din6(9'd64),
    .din7(9'd128),
    .din8(9'd256),
    .din9(9'd256),
    .din10(9'd256),
    .din11(9'd256),
    .din12(9'd256),
    .din13(9'd256),
    .din14(9'd256),
    .din15(9'd256),
    .din16(p_Val2_s_fu_1313_p17),
    .dout(p_Val2_s_fu_1313_p18)
);

fifo_w8_d27_A data_window_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_0_V_V_full_n),
    .if_write(data_window_0_V_V_write),
    .if_dout(data_window_0_V_V_dout),
    .if_empty_n(data_window_0_V_V_empty_n),
    .if_read(data_window_0_V_V_read)
);

fifo_w8_d27_A data_window_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_1_V_V_full_n),
    .if_write(data_window_1_V_V_write),
    .if_dout(data_window_1_V_V_dout),
    .if_empty_n(data_window_1_V_V_empty_n),
    .if_read(data_window_1_V_V_read)
);

fifo_w8_d27_A data_window_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_2_V_V_full_n),
    .if_write(data_window_2_V_V_write),
    .if_dout(data_window_2_V_V_dout),
    .if_empty_n(data_window_2_V_V_empty_n),
    .if_read(data_window_2_V_V_read)
);

fifo_w8_d27_A data_window_3_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_3_V_V_full_n),
    .if_write(data_window_3_V_V_write),
    .if_dout(data_window_3_V_V_dout),
    .if_empty_n(data_window_3_V_V_empty_n),
    .if_read(data_window_3_V_V_read)
);

fifo_w8_d27_A data_window_4_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_4_V_V_full_n),
    .if_write(data_window_4_V_V_write),
    .if_dout(data_window_4_V_V_dout),
    .if_empty_n(data_window_4_V_V_empty_n),
    .if_read(data_window_4_V_V_read)
);

fifo_w8_d27_A data_window_5_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_5_V_V_full_n),
    .if_write(data_window_5_V_V_write),
    .if_dout(data_window_5_V_V_dout),
    .if_empty_n(data_window_5_V_V_empty_n),
    .if_read(data_window_5_V_V_read)
);

fifo_w8_d27_A data_window_6_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_6_V_V_full_n),
    .if_write(data_window_6_V_V_write),
    .if_dout(data_window_6_V_V_dout),
    .if_empty_n(data_window_6_V_V_empty_n),
    .if_read(data_window_6_V_V_read)
);

fifo_w8_d27_A data_window_7_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_7_V_V_full_n),
    .if_write(data_window_7_V_V_write),
    .if_dout(data_window_7_V_V_dout),
    .if_empty_n(data_window_7_V_V_empty_n),
    .if_read(data_window_7_V_V_read)
);

fifo_w8_d27_A data_window_8_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_V_dout),
    .if_full_n(data_window_8_V_V_full_n),
    .if_write(data_window_8_V_V_write),
    .if_dout(data_window_8_V_V_dout),
    .if_empty_n(data_window_8_V_V_empty_n),
    .if_read(data_window_8_V_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond_flatten_fu_1190_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter8_state10)) begin
                ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter7;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2659 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        h_idx_assign_reg_554 <= h_idx_assign_mid2_reg_2683;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        h_idx_assign_reg_554 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1190_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_reg_543 <= indvar_flatten_next_fu_1196_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_543 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1190_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        wp_idx_reg_566 <= i_iw_fu_1242_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        wp_idx_reg_566 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_601_reg_2725_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_1_V_reg_2901 <= acc_1_V_fu_2591_p2;
        acc_2_V_2_reg_2906 <= acc_2_V_2_fu_2600_p2;
        tmp_data_0_V_reg_2896 <= tmp_data_0_V_fu_2581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_601_reg_2725_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_3_V_2_reg_2846 <= acc_3_V_2_fu_2399_p2;
        acc_4_V_3_reg_2891 <= acc_4_V_3_fu_2511_p2;
        tmp11_reg_2856 <= tmp11_fu_2411_p2;
        tmp14_reg_2861 <= tmp14_fu_2429_p2;
        tmp18_reg_2866 <= tmp18_fu_2435_p2;
        tmp19_reg_2871 <= tmp19_fu_2444_p2;
        tmp21_reg_2876 <= tmp21_fu_2462_p2;
        tmp25_reg_2881 <= tmp25_fu_2468_p2;
        tmp26_reg_2886 <= tmp26_fu_2477_p2;
        tmp8_reg_2851 <= tmp8_fu_2405_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_3_V_2_reg_2846_pp0_iter12_reg <= acc_3_V_2_reg_2846;
        acc_4_V_3_reg_2891_pp0_iter12_reg <= acc_4_V_3_reg_2891;
        exitcond_flatten_reg_2659_pp0_iter2_reg <= exitcond_flatten_reg_2659_pp0_iter1_reg;
        exitcond_flatten_reg_2659_pp0_iter3_reg <= exitcond_flatten_reg_2659_pp0_iter2_reg;
        exitcond_flatten_reg_2659_pp0_iter4_reg <= exitcond_flatten_reg_2659_pp0_iter3_reg;
        exitcond_flatten_reg_2659_pp0_iter5_reg <= exitcond_flatten_reg_2659_pp0_iter4_reg;
        exitcond_flatten_reg_2659_pp0_iter6_reg <= exitcond_flatten_reg_2659_pp0_iter5_reg;
        exitcond_flatten_reg_2659_pp0_iter7_reg <= exitcond_flatten_reg_2659_pp0_iter6_reg;
        exitcond_flatten_reg_2659_pp0_iter8_reg <= exitcond_flatten_reg_2659_pp0_iter7_reg;
        tmp12_reg_2821_pp0_iter11_reg <= tmp12_reg_2821;
        tmp_108_reg_2668_pp0_iter2_reg <= tmp_108_reg_2668_pp0_iter1_reg;
        tmp_108_reg_2668_pp0_iter3_reg <= tmp_108_reg_2668_pp0_iter2_reg;
        tmp_108_reg_2668_pp0_iter4_reg <= tmp_108_reg_2668_pp0_iter3_reg;
        tmp_108_reg_2668_pp0_iter5_reg <= tmp_108_reg_2668_pp0_iter4_reg;
        tmp_108_reg_2668_pp0_iter6_reg <= tmp_108_reg_2668_pp0_iter5_reg;
        tmp_108_reg_2668_pp0_iter7_reg <= tmp_108_reg_2668_pp0_iter6_reg;
        tmp_233_reg_2806_pp0_iter11_reg <= tmp_233_reg_2806;
        tmp_601_reg_2725_pp0_iter10_reg <= tmp_601_reg_2725_pp0_iter9_reg;
        tmp_601_reg_2725_pp0_iter11_reg <= tmp_601_reg_2725_pp0_iter10_reg;
        tmp_601_reg_2725_pp0_iter12_reg <= tmp_601_reg_2725_pp0_iter11_reg;
        tmp_601_reg_2725_pp0_iter9_reg <= tmp_601_reg_2725;
        tmp_V_15_reg_2772_pp0_iter11_reg <= tmp_V_15_reg_2772;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_2659 <= exitcond_flatten_fu_1190_p2;
        exitcond_flatten_reg_2659_pp0_iter1_reg <= exitcond_flatten_reg_2659;
        tmp_108_reg_2668_pp0_iter1_reg <= tmp_108_reg_2668;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1190_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        h_idx_assign_mid2_reg_2683 <= h_idx_assign_mid2_fu_1228_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp12_reg_2821 <= tmp12_fu_1685_p2;
        tmp20_reg_2826 <= tmp20_fu_1691_p2;
        tmp27_reg_2831 <= tmp27_fu_1697_p2;
        tmp31_reg_2836 <= tmp31_fu_1703_p2;
        tmp32_reg_2841 <= tmp32_fu_1709_p2;
        tmp6_reg_2816 <= tmp6_fu_1669_p2;
        tmp_207_reg_2796 <= {{tmp_207_fu_1433_p1[7:3]}};
        tmp_213_reg_2801 <= {{tmp_213_fu_1485_p1[7:2]}};
        tmp_233_reg_2806 <= {{tmp_233_fu_1597_p1[7:1]}};
        tmp_234_reg_2811 <= {{p_Val2_23_8_1_fu_1619_p2[10:4]}};
        tmp_V_10_reg_2729 <= data_window_0_V_V_dout;
        tmp_V_11_reg_2736 <= data_window_1_V_V_dout;
        tmp_V_12_reg_2745 <= data_window_2_V_V_dout;
        tmp_V_13_reg_2753 <= data_window_3_V_V_dout;
        tmp_V_14_reg_2763 <= data_window_4_V_V_dout;
        tmp_V_15_reg_2772 <= data_window_5_V_V_dout;
        tmp_V_16_reg_2780 <= data_window_6_V_V_dout;
        tmp_V_17_reg_2786 <= data_window_7_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1190_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_108_reg_2668 <= tmp_108_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2659_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_593_reg_2693 <= tmp_593_fu_1351_p1;
        tmp_594_reg_2697 <= p_Val2_s_fu_1313_p18[32'd1];
        tmp_595_reg_2701 <= p_Val2_s_fu_1313_p18[32'd2];
        tmp_596_reg_2705 <= p_Val2_s_fu_1313_p18[32'd3];
        tmp_597_reg_2709 <= p_Val2_s_fu_1313_p18[32'd4];
        tmp_598_reg_2713 <= p_Val2_s_fu_1313_p18[32'd5];
        tmp_599_reg_2717 <= p_Val2_s_fu_1313_p18[32'd6];
        tmp_600_reg_2721 <= p_Val2_s_fu_1313_p18[32'd7];
        tmp_601_reg_2725 <= p_Val2_s_fu_1313_p18[32'd8];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_condition_pp0_exit_iter8_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter8_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2659 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_h_idx_assign_phi_fu_558_p4 = h_idx_assign_mid2_reg_2683;
    end else begin
        ap_phi_mux_h_idx_assign_phi_fu_558_p4 = h_idx_assign_reg_554;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2659_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_V_data_V_blk_n = data_V_data_V_empty_n;
    end else begin
        data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2659_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_V_data_V_read = 1'b1;
    end else begin
        data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_0_V_V_read = 1'b1;
    end else begin
        data_window_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_593_reg_2693 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_0_V_V_write = 1'b1;
    end else begin
        data_window_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_1_V_V_read = 1'b1;
    end else begin
        data_window_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_594_reg_2697 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_1_V_V_write = 1'b1;
    end else begin
        data_window_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_2_V_V_read = 1'b1;
    end else begin
        data_window_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_595_reg_2701 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_2_V_V_write = 1'b1;
    end else begin
        data_window_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_3_V_V_read = 1'b1;
    end else begin
        data_window_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_596_reg_2705 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_3_V_V_write = 1'b1;
    end else begin
        data_window_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_4_V_V_read = 1'b1;
    end else begin
        data_window_4_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_597_reg_2709 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_4_V_V_write = 1'b1;
    end else begin
        data_window_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_5_V_V_read = 1'b1;
    end else begin
        data_window_5_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_598_reg_2713 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_5_V_V_write = 1'b1;
    end else begin
        data_window_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_6_V_V_read = 1'b1;
    end else begin
        data_window_6_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_599_reg_2717 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_6_V_V_write = 1'b1;
    end else begin
        data_window_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_7_V_V_read = 1'b1;
    end else begin
        data_window_7_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_600_reg_2721 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_7_V_V_write = 1'b1;
    end else begin
        data_window_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        data_window_8_V_V_read = 1'b1;
    end else begin
        data_window_8_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        data_window_8_V_V_write = 1'b1;
    end else begin
        data_window_8_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1184_ce = 1'b1;
    end else begin
        grp_fu_1184_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1222_ce = 1'b1;
    end else begin
        grp_fu_1222_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1236_ce = 1'b1;
    end else begin
        grp_fu_1236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_V_data_0_V1_update = 1'b1;
    end else begin
        res_V_data_0_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_1_cast8_fu_1774_p1 = tmp_V_11_reg_2736;

assign OP1_V_2_cast_fu_1856_p1 = tmp_V_12_reg_2745;

assign OP1_V_3_cast8_fu_1923_p1 = tmp_V_13_reg_2753;

assign OP1_V_3_cast_fu_1926_p1 = tmp_V_13_reg_2753;

assign OP1_V_4_cast6_fu_2064_p1 = tmp_V_14_reg_2763;

assign OP1_V_4_cast_fu_2061_p1 = tmp_V_14_reg_2763;

assign OP1_V_5_cast_fu_2180_p1 = tmp_V_15_reg_2772;

assign OP1_V_6_cast_fu_2214_p1 = tmp_V_16_reg_2780;

assign OP1_V_7_cast7_fu_2255_p1 = tmp_V_17_reg_2786;

assign OP1_V_7_cast_fu_2258_p1 = tmp_V_17_reg_2786;

assign OP1_V_8_cast_fu_1593_p0 = data_window_8_V_V_dout;

assign OP1_V_8_cast_fu_1593_p1 = OP1_V_8_cast_fu_1593_p0;

assign acc_1_V_cast_fu_1429_p1 = $signed(tmp_206_fu_1419_p4);

assign acc_1_V_fu_2591_p2 = (tmp14_reg_2861 + tmp17_fu_2587_p2);

assign acc_2_V_2_fu_2600_p2 = (tmp21_reg_2876 + tmp24_fu_2596_p2);

assign acc_2_V_fu_1757_p4 = {{p_Val2_23_0_2_fu_1751_p2[11:4]}};

assign acc_3_V_2_fu_2399_p2 = (tmp_fu_2378_p2 + tmp4_fu_2393_p2);

assign acc_3_V_cast_fu_2368_p1 = $signed(acc_3_V_fu_2362_p2);

assign acc_3_V_fu_2362_p2 = ($signed(tmp_149_0_3_cast_fu_1767_p1) + $signed(6'd63));

assign acc_4_V_1_fu_1663_p2 = ($signed(tmp_149_1_4_cast_fu_1481_p1) + $signed(acc_4_V_cast_fu_1659_p1));

assign acc_4_V_3_fu_2511_p2 = ($signed(tmp28_fu_2489_p2) + $signed(tmp30_cast_fu_2507_p1));

assign acc_4_V_cast_fu_1659_p1 = $signed(acc_4_V_fu_1653_p2);

assign acc_4_V_fu_1653_p2 = ($signed(tmp_149_0_4_cast_fu_1453_p1) + $signed(5'd31));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (res_V_data_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (((exitcond_flatten_reg_2659_pp0_iter8_reg == 1'd0) & (data_V_data_V_empty_n == 1'b0)) | ((tmp_601_reg_2725 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_600_reg_2721 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_599_reg_2717 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_598_reg_2713 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_597_reg_2709 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_596_reg_2705 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_595_reg_2701 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_594_reg_2697 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((tmp_593_reg_2693 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (res_V_data_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (((exitcond_flatten_reg_2659_pp0_iter8_reg == 1'd0) & (data_V_data_V_empty_n == 1'b0)) | ((tmp_601_reg_2725 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_600_reg_2721 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_599_reg_2717 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_598_reg_2713 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_597_reg_2709 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_596_reg_2705 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_595_reg_2701 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_594_reg_2697 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((tmp_593_reg_2693 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (res_V_data_0_V1_status == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (((exitcond_flatten_reg_2659_pp0_iter8_reg == 1'd0) & (data_V_data_V_empty_n == 1'b0)) | ((tmp_601_reg_2725 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_600_reg_2721 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_599_reg_2717 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_598_reg_2713 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_597_reg_2709 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_596_reg_2705 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_595_reg_2701 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_594_reg_2697 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((tmp_593_reg_2693 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter9 = (((exitcond_flatten_reg_2659_pp0_iter8_reg == 1'd0) & (data_V_data_V_empty_n == 1'b0)) | ((tmp_601_reg_2725 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_600_reg_2721 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_599_reg_2717 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_598_reg_2713 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_597_reg_2709 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_596_reg_2705 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_595_reg_2701 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_594_reg_2697 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((tmp_593_reg_2693 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter10 = (((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((tmp_601_reg_2725_pp0_iter9_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)));
end

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter13 = ((tmp_601_reg_2725_pp0_iter12_reg == 1'd1) & (res_V_data_0_V1_status == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign exitcond_flatten_fu_1190_p2 = ((indvar_flatten_reg_543 == 10'd729) ? 1'b1 : 1'b0);

assign grp_fu_1184_p1 = 5'd3;

assign grp_fu_1222_p1 = 5'd3;

assign grp_fu_1236_p1 = 5'd3;

assign h_idx_assign_mid2_fu_1228_p3 = ((tmp_108_fu_1202_p2[0:0] === 1'b1) ? i_ih5_fu_1216_p2 : ap_phi_mux_h_idx_assign_phi_fu_558_p4);

assign i_ih5_fu_1216_p2 = (5'd1 + ap_phi_mux_h_idx_assign_phi_fu_558_p4);

assign i_iw_fu_1242_p2 = (w_idx_assign_mid2_fu_1208_p3 + 5'd1);

assign indvar_flatten_next_fu_1196_p2 = (10'd1 + indvar_flatten_reg_543);

assign p_0_i_i_cast_fu_1303_p1 = tmp_592_fu_1299_p1;

assign p_Val2_23_0_2_fu_1751_p2 = ($signed(p_shl47_cast_fu_1736_p1) - $signed(p_shl48_cast_fu_1747_p1));

assign p_Val2_23_1_1_fu_583_p0 = tmp_V_11_reg_2736;

assign p_Val2_23_1_1_fu_583_p2 = ($signed(p_Val2_23_1_1_fu_583_p0) * $signed(-'h13));

assign p_Val2_23_1_2_fu_1798_p2 = ($signed(OP1_V_1_cast8_fu_1774_p1) + $signed(p_shl46_cast_fu_1794_p1));

assign p_Val2_23_1_3_fu_1840_p2 = ($signed(p_shl44_cast_fu_1825_p1) - $signed(p_shl45_cast_fu_1836_p1));

assign p_Val2_23_2_1_fu_1880_p2 = ($signed(p_shl43_cast_fu_1876_p1) - $signed(p_shl41_fu_1862_p3));

assign p_Val2_23_2_2_fu_1907_p2 = ($signed(p_shl40_cast_fu_1903_p1) - $signed(OP1_V_2_cast_fu_1856_p1));

assign p_Val2_23_3_1_fu_1978_p2 = ($signed(p_shl36_cast_fu_1974_p1) - $signed(OP1_V_3_cast_fu_1926_p1));

assign p_Val2_23_3_2_fu_2005_p2 = ($signed(p_shl35_cast_fu_2001_p1) - $signed(p_shl36_cast_fu_1974_p1));

assign p_Val2_23_3_3_fu_2021_p2 = ($signed(p_shl39_cast1_fu_1943_p1) - $signed(OP1_V_3_cast8_fu_1923_p1));

assign p_Val2_23_3_4_fu_2041_p2 = ($signed(OP1_V_3_cast8_fu_1923_p1) + $signed(p_shl39_cast1_fu_1943_p1));

assign p_Val2_23_3_fu_1951_p2 = ($signed(p_shl39_cast_fu_1947_p1) - $signed(p_shl37_fu_1929_p3));

assign p_Val2_23_4_1_fu_2117_p2 = ($signed(OP1_V_4_cast_fu_2061_p1) - $signed(p_shl2_fu_2113_p1));

assign p_Val2_23_4_3_fu_2144_p2 = ($signed(OP1_V_4_cast6_fu_2064_p1) + $signed(p_shl26_cast_fu_2140_p1));

assign p_Val2_23_4_4_fu_2164_p2 = ($signed(p_shl29_cast1_fu_2074_p1) + $signed(p_shl2_fu_2113_p1));

assign p_Val2_23_4_fu_2082_p2 = ($signed(10'd0) - $signed(p_shl29_cast_fu_2078_p1));

assign p_Val2_23_5_4_fu_2194_p2 = ($signed(OP1_V_5_cast_fu_2180_p1) + $signed(p_shl21_cast_fu_2190_p1));

assign p_Val2_23_5_fu_2539_p2 = ($signed(p_shl22_cast_fu_2524_p1) - $signed(p_shl23_cast_fu_2535_p1));

assign p_Val2_23_6_1_fu_2229_p2 = ($signed(OP1_V_6_cast_fu_2214_p1) + $signed(p_shl20_cast_fu_2225_p1));

assign p_Val2_23_6_2_fu_611_p0 = OP1_V_6_cast_fu_2214_p1;

assign p_Val2_23_6_2_fu_611_p2 = ($signed(p_Val2_23_6_2_fu_611_p0) * $signed(-'hB));

assign p_Val2_23_7_1_fu_2283_p2 = ($signed(p_shl18_cast_fu_2268_p1) - $signed(p_shl19_cast_fu_2279_p1));

assign p_Val2_23_7_2_fu_2312_p2 = ($signed(p_neg_fu_2306_p2) - $signed(OP1_V_7_cast7_fu_2255_p1));

assign p_Val2_23_7_3_fu_2339_p2 = ($signed(p_shl16_cast_fu_2335_p1) - $signed(OP1_V_7_cast_fu_2258_p1));

assign p_Val2_23_8_1_fu_1619_p2 = ($signed(p_shl_cast_fu_1615_p1) - $signed(OP1_V_8_cast_fu_1593_p1));

assign p_Val2_23_fu_598_p0 = tmp_V_10_reg_2729;

assign p_Val2_23_fu_598_p2 = ($signed(p_Val2_23_fu_598_p0) * $signed(-'h13));

assign p_Val2_s_fu_1313_p17 = (p_0_i_i_cast_fu_1303_p1 + phitmp_mid2_fu_1292_p3);

assign p_cast_fu_2102_p1 = tmp_219_fu_2088_p4;

assign p_neg_fu_2306_p2 = (12'd0 - p_shl17_fu_2299_p3);

assign p_shl16_cast_fu_2335_p1 = $signed(p_shl16_fu_2328_p3);

assign p_shl16_fu_2328_p3 = {{tmp_V_17_reg_2786}, {2'd0}};

assign p_shl17_fu_2299_p3 = {{tmp_V_17_reg_2786}, {4'd0}};

assign p_shl18_cast_fu_2268_p1 = $signed(p_shl18_fu_2261_p3);

assign p_shl18_fu_2261_p3 = {{tmp_V_17_reg_2786}, {3'd0}};

assign p_shl19_cast_fu_2279_p1 = $signed(p_shl19_fu_2272_p3);

assign p_shl19_fu_2272_p3 = {{tmp_V_17_reg_2786}, {1'd0}};

assign p_shl20_cast_fu_2225_p1 = $signed(p_shl20_fu_2218_p3);

assign p_shl20_fu_2218_p3 = {{tmp_V_16_reg_2780}, {3'd0}};

assign p_shl21_cast_fu_2190_p1 = $signed(p_shl21_fu_2183_p3);

assign p_shl21_fu_2183_p3 = {{tmp_V_15_reg_2772}, {2'd0}};

assign p_shl22_cast_fu_2524_p1 = $signed(p_shl22_fu_2517_p3);

assign p_shl22_fu_2517_p3 = {{tmp_V_15_reg_2772_pp0_iter11_reg}, {3'd0}};

assign p_shl23_cast_fu_2535_p1 = $signed(p_shl23_fu_2528_p3);

assign p_shl23_fu_2528_p3 = {{tmp_V_15_reg_2772_pp0_iter11_reg}, {1'd0}};

assign p_shl26_cast_fu_2140_p1 = $signed(p_shl26_fu_2133_p3);

assign p_shl26_fu_2133_p3 = {{tmp_V_14_reg_2763}, {2'd0}};

assign p_shl29_cast1_fu_2074_p1 = p_shl29_fu_2067_p3;

assign p_shl29_cast_fu_2078_p1 = p_shl29_fu_2067_p3;

assign p_shl29_fu_2067_p3 = {{tmp_V_14_reg_2763}, {1'd0}};

assign p_shl2_fu_2113_p1 = $signed(tmp_237_fu_2106_p3);

assign p_shl35_cast_fu_2001_p1 = $signed(p_shl35_fu_1994_p3);

assign p_shl35_fu_1994_p3 = {{tmp_V_13_reg_2753}, {1'd0}};

assign p_shl36_cast_fu_1974_p1 = $signed(p_shl36_fu_1967_p3);

assign p_shl36_fu_1967_p3 = {{tmp_V_13_reg_2753}, {3'd0}};

assign p_shl37_fu_1929_p3 = {{tmp_V_13_reg_2753}, {4'd0}};

assign p_shl39_cast1_fu_1943_p1 = p_shl39_fu_1936_p3;

assign p_shl39_cast_fu_1947_p1 = p_shl39_fu_1936_p3;

assign p_shl39_fu_1936_p3 = {{tmp_V_13_reg_2753}, {2'd0}};

assign p_shl40_cast_fu_1903_p1 = $signed(p_shl40_fu_1896_p3);

assign p_shl40_fu_1896_p3 = {{tmp_V_12_reg_2745}, {3'd0}};

assign p_shl41_fu_1862_p3 = {{tmp_V_12_reg_2745}, {4'd0}};

assign p_shl43_cast_fu_1876_p1 = $signed(p_shl43_fu_1869_p3);

assign p_shl43_fu_1869_p3 = {{tmp_V_12_reg_2745}, {1'd0}};

assign p_shl44_cast_fu_1825_p1 = $signed(p_shl44_fu_1818_p3);

assign p_shl44_fu_1818_p3 = {{tmp_V_11_reg_2736}, {3'd0}};

assign p_shl45_cast_fu_1836_p1 = $signed(p_shl45_fu_1829_p3);

assign p_shl45_fu_1829_p3 = {{tmp_V_11_reg_2736}, {1'd0}};

assign p_shl46_cast_fu_1794_p1 = $signed(p_shl46_fu_1787_p3);

assign p_shl46_fu_1787_p3 = {{tmp_V_11_reg_2736}, {2'd0}};

assign p_shl47_cast_fu_1736_p1 = $signed(p_shl47_fu_1729_p3);

assign p_shl47_fu_1729_p3 = {{tmp_V_10_reg_2729}, {3'd0}};

assign p_shl48_cast_fu_1747_p1 = $signed(p_shl48_fu_1740_p3);

assign p_shl48_fu_1740_p3 = {{tmp_V_10_reg_2729}, {1'd0}};

assign p_shl_cast_fu_1615_p1 = $signed(p_shl_fu_1607_p3);

assign p_shl_fu_1607_p1 = data_window_8_V_V_dout;

assign p_shl_fu_1607_p3 = {{p_shl_fu_1607_p1}, {2'd0}};

assign p_shl_i_fu_1256_p3 = {{tmp_588_fu_1252_p1}, {2'd0}};

assign p_shl_i_mid1_fu_1278_p3 = {{tmp_590_fu_1274_p1}, {2'd0}};

assign phitmp_fu_1264_p2 = (p_shl_i_fu_1256_p3 - tmp_587_fu_1248_p1);

assign phitmp_mid1_fu_1286_p2 = (p_shl_i_mid1_fu_1278_p3 - tmp_589_fu_1270_p1);

assign phitmp_mid2_fu_1292_p3 = ((tmp_108_reg_2668_pp0_iter7_reg[0:0] === 1'b1) ? phitmp_mid1_fu_1286_p2 : phitmp_fu_1264_p2);

assign res_V_data_0_V1_status = (res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign res_V_data_0_V_din = tmp_data_0_V_reg_2896;

assign res_V_data_0_V_write = res_V_data_0_V1_update;

assign res_V_data_1_V_din = acc_1_V_reg_2901;

assign res_V_data_1_V_write = res_V_data_0_V1_update;

assign res_V_data_2_V_din = acc_2_V_2_reg_2906;

assign res_V_data_2_V_write = res_V_data_0_V1_update;

assign res_V_data_3_V_din = acc_3_V_2_reg_2846_pp0_iter12_reg;

assign res_V_data_3_V_write = res_V_data_0_V1_update;

assign res_V_data_4_V_din = acc_4_V_3_reg_2891_pp0_iter12_reg;

assign res_V_data_4_V_write = res_V_data_0_V1_update;

assign start_out = real_start;

assign tmp10_fu_2575_p2 = ($signed(tmp11_cast_fu_2569_p1) + $signed(tmp12_cast_fu_2572_p1));

assign tmp11_cast_fu_2569_p1 = $signed(tmp11_reg_2856);

assign tmp11_fu_2411_p2 = ($signed(p_cast_fu_2102_p1) + $signed(tmp_149_2_cast_fu_1859_p1));

assign tmp12_cast_fu_2572_p1 = $signed(tmp12_reg_2821_pp0_iter11_reg);

assign tmp12_fu_1685_p2 = ($signed(tmp_149_7_cast_fu_1575_p1) + $signed(tmp13_cast_fu_1681_p1));

assign tmp13_cast_fu_1681_p1 = $signed(tmp13_fu_1675_p2);

assign tmp13_fu_1675_p2 = ($signed(tmp_149_6_cast_fu_1547_p1) + $signed(tmp_149_1_cast_fu_1467_p1));

assign tmp14_fu_2429_p2 = (tmp15_fu_2417_p2 + tmp16_fu_2423_p2);

assign tmp15_fu_2417_p2 = (tmp_149_3_1_fu_1984_p4 + tmp_149_2_1_fu_1886_p4);

assign tmp16_fu_2423_p2 = (tmp_149_6_1_fu_2235_p4 + tmp_149_4_1_fu_2123_p4);

assign tmp17_fu_2587_p2 = (tmp18_reg_2866 + tmp19_reg_2871);

assign tmp18_fu_2435_p2 = (tmp_149_1_1_fu_1777_p4 + tmp_149_7_1_fu_2289_p4);

assign tmp19_fu_2444_p2 = ($signed(tmp_235_fu_2359_p1) + $signed(tmp20_cast_fu_2441_p1));

assign tmp20_cast_fu_2441_p1 = $signed(tmp20_reg_2826);

assign tmp20_fu_1691_p2 = ($signed(tmp_149_5_1_cast_fu_1519_p1) + $signed(acc_1_V_cast_fu_1429_p1));

assign tmp21_fu_2462_p2 = (tmp22_fu_2450_p2 + tmp23_fu_2456_p2);

assign tmp22_fu_2450_p2 = (tmp_149_2_2_fu_1913_p4 + acc_2_V_fu_1757_p4);

assign tmp23_fu_2456_p2 = (tmp_149_6_2_fu_2245_p4 + tmp_149_3_2_fu_2011_p4);

assign tmp24_fu_2596_p2 = (tmp25_reg_2881 + tmp26_reg_2886);

assign tmp25_fu_2468_p2 = ($signed(tmp_211_fu_1814_p1) + $signed(tmp_149_7_2_fu_2318_p4));

assign tmp26_fu_2477_p2 = ($signed(tmp_220_fu_2098_p1) + $signed(tmp27_cast_fu_2474_p1));

assign tmp27_cast_fu_2474_p1 = $signed(tmp27_reg_2831);

assign tmp27_fu_1697_p2 = ($signed(tmp_149_8_2_cast_fu_1649_p1) + $signed(tmp_149_5_2_cast_fu_1533_p1));

assign tmp28_fu_2489_p2 = (tmp_149_4_4_fu_2170_p4 + tmp29_fu_2483_p2);

assign tmp29_fu_2483_p2 = ($signed(tmp_226_fu_2210_p1) + $signed(tmp_218_fu_2057_p1));

assign tmp30_cast_fu_2507_p1 = $signed(tmp30_fu_2501_p2);

assign tmp30_fu_2501_p2 = ($signed(tmp31_cast_fu_2495_p1) + $signed(tmp32_cast_fu_2498_p1));

assign tmp31_cast_fu_2495_p1 = $signed(tmp31_reg_2836);

assign tmp31_fu_1703_p2 = ($signed(tmp_149_6_cast_fu_1547_p1) + $signed(acc_4_V_1_fu_1663_p2));

assign tmp32_cast_fu_2498_p1 = $signed(tmp32_reg_2841);

assign tmp32_fu_1709_p2 = ($signed(tmp_149_8_2_cast1_fu_1645_p1) + $signed(tmp_149_7_4_cast_fu_1589_p1));

assign tmp3_fu_2372_p2 = ($signed(tmp_222_fu_2160_p1) + $signed(tmp_216_fu_2037_p1));

assign tmp4_fu_2393_p2 = ($signed(tmp5_fu_2384_p2) + $signed(tmp6_cast_fu_2390_p1));

assign tmp5_fu_2384_p2 = ($signed(acc_3_V_cast_fu_2368_p1) + $signed(tmp_231_fu_2355_p1));

assign tmp6_cast_fu_2390_p1 = $signed(tmp6_reg_2816);

assign tmp6_fu_1669_p2 = ($signed(tmp_149_2_3_cast_fu_1505_p1) + $signed(tmp_149_6_3_cast_fu_1561_p1));

assign tmp7_fu_2564_p2 = (tmp8_reg_2851 + tmp9_fu_2558_p2);

assign tmp8_fu_2405_p2 = (tmp_149_3_fu_1957_p4 + tmp_149_fu_1719_p4);

assign tmp9_fu_2558_p2 = ($signed(tmp_149_8_fu_2555_p1) + $signed(tmp_149_5_fu_2545_p4));

assign tmp_108_fu_1202_p2 = ((wp_idx_reg_566 == 5'd27) ? 1'b1 : 1'b0);

assign tmp_149_0_3_cast_fu_1767_p1 = $signed(tmp_207_reg_2796);

assign tmp_149_0_4_cast_fu_1453_p1 = $signed(tmp_208_fu_1443_p4);

assign tmp_149_1_1_fu_1777_p4 = {{p_Val2_23_1_1_fu_583_p2[11:4]}};

assign tmp_149_1_3_fu_1846_p4 = {{p_Val2_23_1_3_fu_1840_p2[11:4]}};

assign tmp_149_1_4_cast_fu_1481_p1 = $signed(tmp_212_fu_1471_p4);

assign tmp_149_1_cast_fu_1467_p1 = $signed(tmp_209_fu_1457_p4);

assign tmp_149_2_1_fu_1886_p4 = {{p_Val2_23_2_1_fu_1880_p2[11:4]}};

assign tmp_149_2_2_fu_1913_p4 = {{p_Val2_23_2_2_fu_1907_p2[11:4]}};

assign tmp_149_2_3_cast_fu_1505_p1 = $signed(tmp_214_fu_1495_p4);

assign tmp_149_2_cast_fu_1859_p1 = $signed(tmp_213_reg_2801);

assign tmp_149_3_1_fu_1984_p4 = {{p_Val2_23_3_1_fu_1978_p2[11:4]}};

assign tmp_149_3_2_fu_2011_p4 = {{p_Val2_23_3_2_fu_2005_p2[11:4]}};

assign tmp_149_3_fu_1957_p4 = {{p_Val2_23_3_fu_1951_p2[11:4]}};

assign tmp_149_4_1_fu_2123_p4 = {{p_Val2_23_4_1_fu_2117_p2[11:4]}};

assign tmp_149_4_4_fu_2170_p4 = {{p_Val2_23_4_4_fu_2164_p2[11:4]}};

assign tmp_149_5_1_cast_fu_1519_p1 = $signed(tmp_223_fu_1509_p4);

assign tmp_149_5_2_cast_fu_1533_p1 = $signed(tmp_224_fu_1523_p4);

assign tmp_149_5_fu_2545_p4 = {{p_Val2_23_5_fu_2539_p2[11:4]}};

assign tmp_149_6_1_fu_2235_p4 = {{p_Val2_23_6_1_fu_2229_p2[11:4]}};

assign tmp_149_6_2_fu_2245_p4 = {{p_Val2_23_6_2_fu_611_p2[11:4]}};

assign tmp_149_6_3_cast_fu_1561_p1 = $signed(tmp_228_fu_1551_p4);

assign tmp_149_6_cast_fu_1547_p1 = $signed(tmp_227_fu_1537_p4);

assign tmp_149_7_1_fu_2289_p4 = {{p_Val2_23_7_1_fu_2283_p2[11:4]}};

assign tmp_149_7_2_fu_2318_p4 = {{p_Val2_23_7_2_fu_2312_p2[11:4]}};

assign tmp_149_7_4_cast_fu_1589_p1 = $signed(tmp_232_fu_1579_p4);

assign tmp_149_7_cast_fu_1575_p1 = $signed(tmp_229_fu_1565_p4);

assign tmp_149_8_2_cast1_fu_1645_p1 = tmp_236_fu_1635_p4;

assign tmp_149_8_2_cast_fu_1649_p1 = tmp_236_fu_1635_p4;

assign tmp_149_8_fu_2555_p1 = $signed(tmp_233_reg_2806_pp0_iter11_reg);

assign tmp_149_fu_1719_p4 = {{p_Val2_23_fu_598_p2[11:4]}};

assign tmp_206_fu_1419_p1 = data_window_0_V_V_dout;

assign tmp_206_fu_1419_p4 = {{tmp_206_fu_1419_p1[7:2]}};

assign tmp_207_fu_1433_p1 = data_window_0_V_V_dout;

assign tmp_208_fu_1443_p1 = data_window_0_V_V_dout;

assign tmp_208_fu_1443_p4 = {{tmp_208_fu_1443_p1[7:4]}};

assign tmp_209_fu_1457_p1 = data_window_1_V_V_dout;

assign tmp_209_fu_1457_p4 = {{tmp_209_fu_1457_p1[7:3]}};

assign tmp_210_fu_1804_p4 = {{p_Val2_23_1_2_fu_1798_p2[10:4]}};

assign tmp_211_fu_1814_p1 = $signed(tmp_210_fu_1804_p4);

assign tmp_212_fu_1471_p1 = data_window_1_V_V_dout;

assign tmp_212_fu_1471_p4 = {{tmp_212_fu_1471_p1[7:4]}};

assign tmp_213_fu_1485_p1 = data_window_2_V_V_dout;

assign tmp_214_fu_1495_p1 = data_window_2_V_V_dout;

assign tmp_214_fu_1495_p4 = {{tmp_214_fu_1495_p1[7:4]}};

assign tmp_215_fu_2027_p4 = {{p_Val2_23_3_3_fu_2021_p2[10:4]}};

assign tmp_216_fu_2037_p1 = $signed(tmp_215_fu_2027_p4);

assign tmp_217_fu_2047_p4 = {{p_Val2_23_3_4_fu_2041_p2[10:4]}};

assign tmp_218_fu_2057_p1 = $signed(tmp_217_fu_2047_p4);

assign tmp_219_fu_2088_p4 = {{p_Val2_23_4_fu_2082_p2[9:4]}};

assign tmp_220_fu_2098_p1 = tmp_219_fu_2088_p4;

assign tmp_221_fu_2150_p4 = {{p_Val2_23_4_3_fu_2144_p2[10:4]}};

assign tmp_222_fu_2160_p1 = $signed(tmp_221_fu_2150_p4);

assign tmp_223_fu_1509_p1 = data_window_5_V_V_dout;

assign tmp_223_fu_1509_p4 = {{tmp_223_fu_1509_p1[7:4]}};

assign tmp_224_fu_1523_p1 = data_window_5_V_V_dout;

assign tmp_224_fu_1523_p4 = {{tmp_224_fu_1523_p1[7:2]}};

assign tmp_225_fu_2200_p4 = {{p_Val2_23_5_4_fu_2194_p2[10:4]}};

assign tmp_226_fu_2210_p1 = $signed(tmp_225_fu_2200_p4);

assign tmp_227_fu_1537_p1 = data_window_6_V_V_dout;

assign tmp_227_fu_1537_p4 = {{tmp_227_fu_1537_p1[7:4]}};

assign tmp_228_fu_1551_p1 = data_window_6_V_V_dout;

assign tmp_228_fu_1551_p4 = {{tmp_228_fu_1551_p1[7:3]}};

assign tmp_229_fu_1565_p1 = data_window_7_V_V_dout;

assign tmp_229_fu_1565_p4 = {{tmp_229_fu_1565_p1[7:2]}};

assign tmp_230_fu_2345_p4 = {{p_Val2_23_7_3_fu_2339_p2[10:4]}};

assign tmp_231_fu_2355_p1 = $signed(tmp_230_fu_2345_p4);

assign tmp_232_fu_1579_p1 = data_window_7_V_V_dout;

assign tmp_232_fu_1579_p4 = {{tmp_232_fu_1579_p1[7:4]}};

assign tmp_233_fu_1597_p1 = data_window_8_V_V_dout;

assign tmp_235_fu_2359_p1 = $signed(tmp_234_reg_2811);

assign tmp_236_fu_1635_p1 = data_window_8_V_V_dout;

assign tmp_236_fu_1635_p4 = {{tmp_236_fu_1635_p1[7:4]}};

assign tmp_237_fu_2106_p3 = {{tmp_V_14_reg_2763}, {3'd0}};

assign tmp_587_fu_1248_p1 = grp_fu_1184_p2[3:0];

assign tmp_588_fu_1252_p1 = grp_fu_1184_p2[1:0];

assign tmp_589_fu_1270_p1 = grp_fu_1222_p2[3:0];

assign tmp_590_fu_1274_p1 = grp_fu_1222_p2[1:0];

assign tmp_592_fu_1299_p1 = grp_fu_1236_p2[1:0];

assign tmp_593_fu_1351_p1 = p_Val2_s_fu_1313_p18[0:0];

assign tmp_data_0_V_fu_2581_p2 = (tmp7_fu_2564_p2 + tmp10_fu_2575_p2);

assign tmp_fu_2378_p2 = (tmp_149_1_3_fu_1846_p4 + tmp3_fu_2372_p2);

assign w_idx_assign_mid2_fu_1208_p3 = ((tmp_108_fu_1202_p2[0:0] === 1'b1) ? 5'd0 : wp_idx_reg_566);

endmodule //conv_2d_cl_array_array_ap_fixed_5u_config3_s
