static unsigned int F_1 ( unsigned int V_1 )\r\n{\r\nT_1 V_2 = * V_3 ;\r\nswitch ( V_2 & 0x03 ) {\r\ndefault:\r\nF_2 (KERN_ERR PFX L_1\r\nL_2 , clockspeed_reg) ;\r\ncase 0x01 :\r\nreturn 100000 ;\r\ncase 0x02 :\r\nreturn 133000 ;\r\n}\r\n}\r\nstatic void F_3 ( unsigned int V_4 )\r\n{\r\nstruct V_5 V_6 ;\r\nT_1 V_2 ;\r\nV_6 . V_7 = F_1 ( 0 ) ;\r\nV_6 . V_8 = V_9 [ V_4 ] . V_10 ;\r\nV_6 . V_1 = 0 ;\r\nF_4 ( & V_6 , V_11 ) ;\r\nF_5 ( L_3 ,\r\nV_9 [ V_4 ] . V_10 ) ;\r\nF_6 () ;\r\nV_2 = * V_3 & ~ 0x03 ;\r\n* V_3 = V_2 | V_9 [ V_4 ] . V_12 ;\r\nF_7 () ;\r\nF_4 ( & V_6 , V_13 ) ;\r\n}\r\nstatic int F_8 ( struct V_14 * V_15 )\r\n{\r\nreturn F_9 ( V_15 , & V_9 [ 0 ] ) ;\r\n}\r\nstatic int F_10 ( struct V_14 * V_15 ,\r\nunsigned int V_16 ,\r\nunsigned int V_17 )\r\n{\r\nunsigned int V_18 = 0 ;\r\nif ( F_11 ( V_15 , V_9 ,\r\nV_16 , V_17 , & V_18 ) )\r\nreturn - V_19 ;\r\nF_3 ( V_18 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( struct V_14 * V_15 )\r\n{\r\nstruct V_20 * V_21 = & F_13 ( 0 ) ;\r\nint V_22 ;\r\nif ( V_21 -> V_23 != V_24 ||\r\nV_21 -> V_25 != 4 || V_21 -> V_26 != 9 )\r\nreturn - V_27 ;\r\nV_15 -> V_28 . V_29 = 1000000 ;\r\nV_15 -> V_30 = F_1 ( 0 ) ;\r\nV_22 = F_14 ( V_15 , V_9 ) ;\r\nif ( V_22 )\r\nreturn V_22 ;\r\nF_15 ( V_9 , V_15 -> V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_14 * V_15 )\r\n{\r\nF_17 ( V_15 -> V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_18 ( void )\r\n{\r\nint V_31 ;\r\nif ( ! F_19 ( V_32 ) )\r\nreturn - V_27 ;\r\nV_3 = F_20 ( ( unsigned long ) ( V_33 + V_34 ) , 1 ) ;\r\nif ( ! V_3 ) {\r\nF_2 ( V_35 L_4 ) ;\r\nreturn - V_36 ;\r\n}\r\nV_31 = F_21 ( & V_37 ) ;\r\nif ( V_31 )\r\nF_22 ( V_3 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic void T_3 F_23 ( void )\r\n{\r\nF_24 ( & V_37 ) ;\r\nF_22 ( V_3 ) ;\r\n}
