ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM2_Init:
  27              	.LFB123:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim17;
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM2 init function */
  33:Core/Src/tim.c **** void MX_TIM2_Init(void)
  34:Core/Src/tim.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 40 3 view .LVU1
  41              		.loc 1 40 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 41 3 is_stmt 1 view .LVU3
  48              		.loc 1 41 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0093     		str	r3, [sp]
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  46:Core/Src/tim.c ****   htim2.Instance = TIM2;
  53              		.loc 1 46 3 is_stmt 1 view .LVU5
  54              		.loc 1 46 18 is_stmt 0 view .LVU6
  55 0016 1348     		ldr	r0, .L7
  56 0018 4FF08042 		mov	r2, #1073741824
  57 001c 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  58              		.loc 1 47 3 is_stmt 1 view .LVU7
  59              		.loc 1 47 24 is_stmt 0 view .LVU8
  60 001e 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 48 3 is_stmt 1 view .LVU9
  62              		.loc 1 48 26 is_stmt 0 view .LVU10
  63 0020 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  64              		.loc 1 49 3 is_stmt 1 view .LVU11
  65              		.loc 1 49 21 is_stmt 0 view .LVU12
  66 0022 4FF0FF32 		mov	r2, #-1
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 3


  67 0026 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  68              		.loc 1 50 3 is_stmt 1 view .LVU13
  69              		.loc 1 50 28 is_stmt 0 view .LVU14
  70 0028 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU15
  72              		.loc 1 51 32 is_stmt 0 view .LVU16
  73 002a 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  74              		.loc 1 52 3 is_stmt 1 view .LVU17
  75              		.loc 1 52 23 is_stmt 0 view .LVU18
  76 002c 0323     		movs	r3, #3
  77 002e 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 53 3 is_stmt 1 view .LVU19
  54:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 54 3 view .LVU20
  80              		.loc 1 54 24 is_stmt 0 view .LVU21
  81 0030 0123     		movs	r3, #1
  82 0032 0593     		str	r3, [sp, #20]
  55:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  83              		.loc 1 55 3 is_stmt 1 view .LVU22
  56:Core/Src/tim.c ****   sConfig.IC1Filter = 10;
  84              		.loc 1 56 3 view .LVU23
  85              		.loc 1 56 21 is_stmt 0 view .LVU24
  86 0034 0A22     		movs	r2, #10
  87 0036 0792     		str	r2, [sp, #28]
  57:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  88              		.loc 1 57 3 is_stmt 1 view .LVU25
  58:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  89              		.loc 1 58 3 view .LVU26
  90              		.loc 1 58 24 is_stmt 0 view .LVU27
  91 0038 0993     		str	r3, [sp, #36]
  59:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  92              		.loc 1 59 3 is_stmt 1 view .LVU28
  60:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  93              		.loc 1 60 3 view .LVU29
  61:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  94              		.loc 1 61 3 view .LVU30
  95              		.loc 1 61 7 is_stmt 0 view .LVU31
  96 003a 03A9     		add	r1, sp, #12
  97 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  98              	.LVL1:
  99              		.loc 1 61 6 view .LVU32
 100 0040 50B9     		cbnz	r0, .L5
 101              	.L2:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 102              		.loc 1 65 3 is_stmt 1 view .LVU33
 103              		.loc 1 65 37 is_stmt 0 view .LVU34
 104 0042 0023     		movs	r3, #0
 105 0044 0093     		str	r3, [sp]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 106              		.loc 1 66 3 is_stmt 1 view .LVU35
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 4


 107              		.loc 1 66 33 is_stmt 0 view .LVU36
 108 0046 0293     		str	r3, [sp, #8]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 109              		.loc 1 67 3 is_stmt 1 view .LVU37
 110              		.loc 1 67 7 is_stmt 0 view .LVU38
 111 0048 6946     		mov	r1, sp
 112 004a 0648     		ldr	r0, .L7
 113 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 114              	.LVL2:
 115              		.loc 1 67 6 view .LVU39
 116 0050 28B9     		cbnz	r0, .L6
 117              	.L1:
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c **** }
 118              		.loc 1 75 1 view .LVU40
 119 0052 0DB0     		add	sp, sp, #52
 120              	.LCFI2:
 121              		.cfi_remember_state
 122              		.cfi_def_cfa_offset 4
 123              		@ sp needed
 124 0054 5DF804FB 		ldr	pc, [sp], #4
 125              	.L5:
 126              	.LCFI3:
 127              		.cfi_restore_state
  63:Core/Src/tim.c ****   }
 128              		.loc 1 63 5 is_stmt 1 view .LVU41
 129 0058 FFF7FEFF 		bl	Error_Handler
 130              	.LVL3:
 131 005c F1E7     		b	.L2
 132              	.L6:
  69:Core/Src/tim.c ****   }
 133              		.loc 1 69 5 view .LVU42
 134 005e FFF7FEFF 		bl	Error_Handler
 135              	.LVL4:
 136              		.loc 1 75 1 is_stmt 0 view .LVU43
 137 0062 F6E7     		b	.L1
 138              	.L8:
 139              		.align	2
 140              	.L7:
 141 0064 00000000 		.word	.LANCHOR0
 142              		.cfi_endproc
 143              	.LFE123:
 145              		.section	.text.MX_TIM3_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM3_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	MX_TIM3_Init:
 153              	.LFB124:
  76:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 5


  77:Core/Src/tim.c **** void MX_TIM3_Init(void)
  78:Core/Src/tim.c **** {
 154              		.loc 1 78 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 32
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158 0000 00B5     		push	{lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 4
 161              		.cfi_offset 14, -4
 162 0002 89B0     		sub	sp, sp, #36
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 40
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 165              		.loc 1 84 3 view .LVU45
 166              		.loc 1 84 26 is_stmt 0 view .LVU46
 167 0004 0023     		movs	r3, #0
 168 0006 0493     		str	r3, [sp, #16]
 169 0008 0593     		str	r3, [sp, #20]
 170 000a 0693     		str	r3, [sp, #24]
 171 000c 0793     		str	r3, [sp, #28]
  85:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 172              		.loc 1 85 3 is_stmt 1 view .LVU47
 173              		.loc 1 85 27 is_stmt 0 view .LVU48
 174 000e 0193     		str	r3, [sp, #4]
 175 0010 0293     		str	r3, [sp, #8]
 176 0012 0393     		str	r3, [sp, #12]
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  90:Core/Src/tim.c ****   htim3.Instance = TIM3;
 177              		.loc 1 90 3 is_stmt 1 view .LVU49
 178              		.loc 1 90 18 is_stmt 0 view .LVU50
 179 0014 1648     		ldr	r0, .L17
 180 0016 174A     		ldr	r2, .L17+4
 181 0018 0260     		str	r2, [r0]
  91:Core/Src/tim.c ****   htim3.Init.Prescaler = 64-1;
 182              		.loc 1 91 3 is_stmt 1 view .LVU51
 183              		.loc 1 91 24 is_stmt 0 view .LVU52
 184 001a 3F22     		movs	r2, #63
 185 001c 4260     		str	r2, [r0, #4]
  92:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 92 3 is_stmt 1 view .LVU53
 187              		.loc 1 92 26 is_stmt 0 view .LVU54
 188 001e 8360     		str	r3, [r0, #8]
  93:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 189              		.loc 1 93 3 is_stmt 1 view .LVU55
 190              		.loc 1 93 21 is_stmt 0 view .LVU56
 191 0020 4FF6FF72 		movw	r2, #65535
 192 0024 C260     		str	r2, [r0, #12]
  94:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 6


 193              		.loc 1 94 3 is_stmt 1 view .LVU57
 194              		.loc 1 94 28 is_stmt 0 view .LVU58
 195 0026 0361     		str	r3, [r0, #16]
  95:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 196              		.loc 1 95 3 is_stmt 1 view .LVU59
 197              		.loc 1 95 32 is_stmt 0 view .LVU60
 198 0028 8361     		str	r3, [r0, #24]
  96:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 199              		.loc 1 96 3 is_stmt 1 view .LVU61
 200              		.loc 1 96 7 is_stmt 0 view .LVU62
 201 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 202              	.LVL5:
 203              		.loc 1 96 6 view .LVU63
 204 002e A8B9     		cbnz	r0, .L14
 205              	.L10:
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 206              		.loc 1 100 3 is_stmt 1 view .LVU64
 207              		.loc 1 100 34 is_stmt 0 view .LVU65
 208 0030 4FF48053 		mov	r3, #4096
 209 0034 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 210              		.loc 1 101 3 is_stmt 1 view .LVU66
 211              		.loc 1 101 7 is_stmt 0 view .LVU67
 212 0036 04A9     		add	r1, sp, #16
 213 0038 0D48     		ldr	r0, .L17
 214 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 215              	.LVL6:
 216              		.loc 1 101 6 view .LVU68
 217 003e 80B9     		cbnz	r0, .L15
 218              	.L11:
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 219              		.loc 1 105 3 is_stmt 1 view .LVU69
 220              		.loc 1 105 37 is_stmt 0 view .LVU70
 221 0040 0023     		movs	r3, #0
 222 0042 0193     		str	r3, [sp, #4]
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 223              		.loc 1 106 3 is_stmt 1 view .LVU71
 224              		.loc 1 106 33 is_stmt 0 view .LVU72
 225 0044 0393     		str	r3, [sp, #12]
 107:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 226              		.loc 1 107 3 is_stmt 1 view .LVU73
 227              		.loc 1 107 7 is_stmt 0 view .LVU74
 228 0046 01A9     		add	r1, sp, #4
 229 0048 0948     		ldr	r0, .L17
 230 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 231              	.LVL7:
 232              		.loc 1 107 6 view .LVU75
 233 004e 58B9     		cbnz	r0, .L16
 234              	.L12:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 7


 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 112:Core/Src/tim.c ****   HAL_TIM_Base_Start(&htim3);
 235              		.loc 1 112 3 is_stmt 1 view .LVU76
 236 0050 0748     		ldr	r0, .L17
 237 0052 FFF7FEFF 		bl	HAL_TIM_Base_Start
 238              	.LVL8:
 113:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c **** }
 239              		.loc 1 115 1 is_stmt 0 view .LVU77
 240 0056 09B0     		add	sp, sp, #36
 241              	.LCFI6:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 4
 244              		@ sp needed
 245 0058 5DF804FB 		ldr	pc, [sp], #4
 246              	.L14:
 247              	.LCFI7:
 248              		.cfi_restore_state
  98:Core/Src/tim.c ****   }
 249              		.loc 1 98 5 is_stmt 1 view .LVU78
 250 005c FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252 0060 E6E7     		b	.L10
 253              	.L15:
 103:Core/Src/tim.c ****   }
 254              		.loc 1 103 5 view .LVU79
 255 0062 FFF7FEFF 		bl	Error_Handler
 256              	.LVL10:
 257 0066 EBE7     		b	.L11
 258              	.L16:
 109:Core/Src/tim.c ****   }
 259              		.loc 1 109 5 view .LVU80
 260 0068 FFF7FEFF 		bl	Error_Handler
 261              	.LVL11:
 262 006c F0E7     		b	.L12
 263              	.L18:
 264 006e 00BF     		.align	2
 265              	.L17:
 266 0070 00000000 		.word	.LANCHOR1
 267 0074 00040040 		.word	1073742848
 268              		.cfi_endproc
 269              	.LFE124:
 271              		.section	.text.MX_TIM6_Init,"ax",%progbits
 272              		.align	1
 273              		.global	MX_TIM6_Init
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	MX_TIM6_Init:
 279              	.LFB125:
 116:Core/Src/tim.c **** /* TIM6 init function */
 117:Core/Src/tim.c **** void MX_TIM6_Init(void)
 118:Core/Src/tim.c **** {
 280              		.loc 1 118 1 view -0
 281              		.cfi_startproc
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 8


 282              		@ args = 0, pretend = 0, frame = 16
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 00B5     		push	{lr}
 285              	.LCFI8:
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 14, -4
 288 0002 85B0     		sub	sp, sp, #20
 289              	.LCFI9:
 290              		.cfi_def_cfa_offset 24
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 291              		.loc 1 124 3 view .LVU82
 292              		.loc 1 124 27 is_stmt 0 view .LVU83
 293 0004 0023     		movs	r3, #0
 294 0006 0193     		str	r3, [sp, #4]
 295 0008 0293     		str	r3, [sp, #8]
 296 000a 0393     		str	r3, [sp, #12]
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 129:Core/Src/tim.c ****   htim6.Instance = TIM6;
 297              		.loc 1 129 3 is_stmt 1 view .LVU84
 298              		.loc 1 129 18 is_stmt 0 view .LVU85
 299 000c 0F48     		ldr	r0, .L25
 300 000e 104A     		ldr	r2, .L25+4
 301 0010 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim6.Init.Prescaler = 640-1;
 302              		.loc 1 130 3 is_stmt 1 view .LVU86
 303              		.loc 1 130 24 is_stmt 0 view .LVU87
 304 0012 40F27F22 		movw	r2, #639
 305 0016 4260     		str	r2, [r0, #4]
 131:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 306              		.loc 1 131 3 is_stmt 1 view .LVU88
 307              		.loc 1 131 26 is_stmt 0 view .LVU89
 308 0018 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim6.Init.Period = 10000-1;
 309              		.loc 1 132 3 is_stmt 1 view .LVU90
 310              		.loc 1 132 21 is_stmt 0 view .LVU91
 311 001a 42F20F72 		movw	r2, #9999
 312 001e C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 313              		.loc 1 133 3 is_stmt 1 view .LVU92
 314              		.loc 1 133 32 is_stmt 0 view .LVU93
 315 0020 8361     		str	r3, [r0, #24]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 316              		.loc 1 134 3 is_stmt 1 view .LVU94
 317              		.loc 1 134 7 is_stmt 0 view .LVU95
 318 0022 FFF7FEFF 		bl	HAL_TIM_Base_Init
 319              	.LVL12:
 320              		.loc 1 134 6 view .LVU96
 321 0026 50B9     		cbnz	r0, .L23
 322              	.L20:
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 9


 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 323              		.loc 1 138 3 is_stmt 1 view .LVU97
 324              		.loc 1 138 37 is_stmt 0 view .LVU98
 325 0028 0023     		movs	r3, #0
 326 002a 0193     		str	r3, [sp, #4]
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 327              		.loc 1 139 3 is_stmt 1 view .LVU99
 328              		.loc 1 139 33 is_stmt 0 view .LVU100
 329 002c 0393     		str	r3, [sp, #12]
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 330              		.loc 1 140 3 is_stmt 1 view .LVU101
 331              		.loc 1 140 7 is_stmt 0 view .LVU102
 332 002e 01A9     		add	r1, sp, #4
 333 0030 0648     		ldr	r0, .L25
 334 0032 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 335              	.LVL13:
 336              		.loc 1 140 6 view .LVU103
 337 0036 28B9     		cbnz	r0, .L24
 338              	.L19:
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c **** }
 339              		.loc 1 148 1 view .LVU104
 340 0038 05B0     		add	sp, sp, #20
 341              	.LCFI10:
 342              		.cfi_remember_state
 343              		.cfi_def_cfa_offset 4
 344              		@ sp needed
 345 003a 5DF804FB 		ldr	pc, [sp], #4
 346              	.L23:
 347              	.LCFI11:
 348              		.cfi_restore_state
 136:Core/Src/tim.c ****   }
 349              		.loc 1 136 5 is_stmt 1 view .LVU105
 350 003e FFF7FEFF 		bl	Error_Handler
 351              	.LVL14:
 352 0042 F1E7     		b	.L20
 353              	.L24:
 142:Core/Src/tim.c ****   }
 354              		.loc 1 142 5 view .LVU106
 355 0044 FFF7FEFF 		bl	Error_Handler
 356              	.LVL15:
 357              		.loc 1 148 1 is_stmt 0 view .LVU107
 358 0048 F6E7     		b	.L19
 359              	.L26:
 360 004a 00BF     		.align	2
 361              	.L25:
 362 004c 00000000 		.word	.LANCHOR2
 363 0050 00100040 		.word	1073745920
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 10


 364              		.cfi_endproc
 365              	.LFE125:
 367              		.section	.text.MX_TIM17_Init,"ax",%progbits
 368              		.align	1
 369              		.global	MX_TIM17_Init
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	MX_TIM17_Init:
 375              	.LFB126:
 149:Core/Src/tim.c **** /* TIM17 init function */
 150:Core/Src/tim.c **** void MX_TIM17_Init(void)
 151:Core/Src/tim.c **** {
 376              		.loc 1 151 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380 0000 08B5     		push	{r3, lr}
 381              	.LCFI12:
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 3, -8
 384              		.cfi_offset 14, -4
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 1 */
 160:Core/Src/tim.c ****   htim17.Instance = TIM17;
 385              		.loc 1 160 3 view .LVU109
 386              		.loc 1 160 19 is_stmt 0 view .LVU110
 387 0002 0A48     		ldr	r0, .L31
 388 0004 0A4B     		ldr	r3, .L31+4
 389 0006 0360     		str	r3, [r0]
 161:Core/Src/tim.c ****   htim17.Init.Prescaler = 63;
 390              		.loc 1 161 3 is_stmt 1 view .LVU111
 391              		.loc 1 161 25 is_stmt 0 view .LVU112
 392 0008 3F23     		movs	r3, #63
 393 000a 4360     		str	r3, [r0, #4]
 162:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 394              		.loc 1 162 3 is_stmt 1 view .LVU113
 395              		.loc 1 162 27 is_stmt 0 view .LVU114
 396 000c 0023     		movs	r3, #0
 397 000e 8360     		str	r3, [r0, #8]
 163:Core/Src/tim.c ****   htim17.Init.Period = 1000;
 398              		.loc 1 163 3 is_stmt 1 view .LVU115
 399              		.loc 1 163 22 is_stmt 0 view .LVU116
 400 0010 4FF47A72 		mov	r2, #1000
 401 0014 C260     		str	r2, [r0, #12]
 164:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 402              		.loc 1 164 3 is_stmt 1 view .LVU117
 403              		.loc 1 164 29 is_stmt 0 view .LVU118
 404 0016 0361     		str	r3, [r0, #16]
 165:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
 405              		.loc 1 165 3 is_stmt 1 view .LVU119
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 11


 406              		.loc 1 165 33 is_stmt 0 view .LVU120
 407 0018 4361     		str	r3, [r0, #20]
 166:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 408              		.loc 1 166 3 is_stmt 1 view .LVU121
 409              		.loc 1 166 33 is_stmt 0 view .LVU122
 410 001a 8361     		str	r3, [r0, #24]
 167:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 411              		.loc 1 167 3 is_stmt 1 view .LVU123
 412              		.loc 1 167 7 is_stmt 0 view .LVU124
 413 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 414              	.LVL16:
 415              		.loc 1 167 6 view .LVU125
 416 0020 00B9     		cbnz	r0, .L30
 417              	.L27:
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****     Error_Handler();
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 2 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c **** }
 418              		.loc 1 175 1 view .LVU126
 419 0022 08BD     		pop	{r3, pc}
 420              	.L30:
 169:Core/Src/tim.c ****   }
 421              		.loc 1 169 5 is_stmt 1 view .LVU127
 422 0024 FFF7FEFF 		bl	Error_Handler
 423              	.LVL17:
 424              		.loc 1 175 1 is_stmt 0 view .LVU128
 425 0028 FBE7     		b	.L27
 426              	.L32:
 427 002a 00BF     		.align	2
 428              	.L31:
 429 002c 00000000 		.word	.LANCHOR3
 430 0030 00480140 		.word	1073825792
 431              		.cfi_endproc
 432              	.LFE126:
 434              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 435              		.align	1
 436              		.global	HAL_TIM_Encoder_MspInit
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 441              	HAL_TIM_Encoder_MspInit:
 442              	.LVL18:
 443              	.LFB127:
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 178:Core/Src/tim.c **** {
 444              		.loc 1 178 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 32
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		.loc 1 178 1 is_stmt 0 view .LVU130
 449 0000 00B5     		push	{lr}
 450              	.LCFI13:
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 12


 451              		.cfi_def_cfa_offset 4
 452              		.cfi_offset 14, -4
 453 0002 89B0     		sub	sp, sp, #36
 454              	.LCFI14:
 455              		.cfi_def_cfa_offset 40
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 456              		.loc 1 180 3 is_stmt 1 view .LVU131
 457              		.loc 1 180 20 is_stmt 0 view .LVU132
 458 0004 0023     		movs	r3, #0
 459 0006 0393     		str	r3, [sp, #12]
 460 0008 0493     		str	r3, [sp, #16]
 461 000a 0593     		str	r3, [sp, #20]
 462 000c 0693     		str	r3, [sp, #24]
 463 000e 0793     		str	r3, [sp, #28]
 181:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 464              		.loc 1 181 3 is_stmt 1 view .LVU133
 465              		.loc 1 181 23 is_stmt 0 view .LVU134
 466 0010 0368     		ldr	r3, [r0]
 467              		.loc 1 181 5 view .LVU135
 468 0012 B3F1804F 		cmp	r3, #1073741824
 469 0016 02D0     		beq	.L36
 470              	.LVL19:
 471              	.L33:
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 186:Core/Src/tim.c ****     /* TIM2 clock enable */
 187:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 190:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 191:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 192:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 193:Core/Src/tim.c ****     */
 194:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 195:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 197:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 199:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 204:Core/Src/tim.c ****   }
 205:Core/Src/tim.c **** }
 472              		.loc 1 205 1 view .LVU136
 473 0018 09B0     		add	sp, sp, #36
 474              	.LCFI15:
 475              		.cfi_remember_state
 476              		.cfi_def_cfa_offset 4
 477              		@ sp needed
 478 001a 5DF804FB 		ldr	pc, [sp], #4
 479              	.LVL20:
 480              	.L36:
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 13


 481              	.LCFI16:
 482              		.cfi_restore_state
 187:Core/Src/tim.c **** 
 483              		.loc 1 187 5 is_stmt 1 view .LVU137
 484              	.LBB2:
 187:Core/Src/tim.c **** 
 485              		.loc 1 187 5 view .LVU138
 187:Core/Src/tim.c **** 
 486              		.loc 1 187 5 view .LVU139
 487 001e 03F50433 		add	r3, r3, #135168
 488 0022 DA69     		ldr	r2, [r3, #28]
 489 0024 42F00102 		orr	r2, r2, #1
 490 0028 DA61     		str	r2, [r3, #28]
 187:Core/Src/tim.c **** 
 491              		.loc 1 187 5 view .LVU140
 492 002a DA69     		ldr	r2, [r3, #28]
 493 002c 02F00102 		and	r2, r2, #1
 494 0030 0192     		str	r2, [sp, #4]
 187:Core/Src/tim.c **** 
 495              		.loc 1 187 5 view .LVU141
 496 0032 019A     		ldr	r2, [sp, #4]
 497              	.LBE2:
 187:Core/Src/tim.c **** 
 498              		.loc 1 187 5 view .LVU142
 189:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 499              		.loc 1 189 5 view .LVU143
 500              	.LBB3:
 189:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 501              		.loc 1 189 5 view .LVU144
 189:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 502              		.loc 1 189 5 view .LVU145
 503 0034 5A69     		ldr	r2, [r3, #20]
 504 0036 42F40032 		orr	r2, r2, #131072
 505 003a 5A61     		str	r2, [r3, #20]
 189:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 506              		.loc 1 189 5 view .LVU146
 507 003c 5B69     		ldr	r3, [r3, #20]
 508 003e 03F40033 		and	r3, r3, #131072
 509 0042 0293     		str	r3, [sp, #8]
 189:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 510              		.loc 1 189 5 view .LVU147
 511 0044 029B     		ldr	r3, [sp, #8]
 512              	.LBE3:
 189:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 513              		.loc 1 189 5 view .LVU148
 194:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 514              		.loc 1 194 5 view .LVU149
 194:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 515              		.loc 1 194 25 is_stmt 0 view .LVU150
 516 0046 0323     		movs	r3, #3
 517 0048 0393     		str	r3, [sp, #12]
 195:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 518              		.loc 1 195 5 is_stmt 1 view .LVU151
 195:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 519              		.loc 1 195 26 is_stmt 0 view .LVU152
 520 004a 0223     		movs	r3, #2
 521 004c 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 14


 196:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 522              		.loc 1 196 5 is_stmt 1 view .LVU153
 196:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 523              		.loc 1 196 26 is_stmt 0 view .LVU154
 524 004e 0123     		movs	r3, #1
 525 0050 0593     		str	r3, [sp, #20]
 197:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 526              		.loc 1 197 5 is_stmt 1 view .LVU155
 198:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 527              		.loc 1 198 5 view .LVU156
 198:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 528              		.loc 1 198 31 is_stmt 0 view .LVU157
 529 0052 0793     		str	r3, [sp, #28]
 199:Core/Src/tim.c **** 
 530              		.loc 1 199 5 is_stmt 1 view .LVU158
 531 0054 03A9     		add	r1, sp, #12
 532 0056 4FF09040 		mov	r0, #1207959552
 533              	.LVL21:
 199:Core/Src/tim.c **** 
 534              		.loc 1 199 5 is_stmt 0 view .LVU159
 535 005a FFF7FEFF 		bl	HAL_GPIO_Init
 536              	.LVL22:
 537              		.loc 1 205 1 view .LVU160
 538 005e DBE7     		b	.L33
 539              		.cfi_endproc
 540              	.LFE127:
 542              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 543              		.align	1
 544              		.global	HAL_TIM_Base_MspInit
 545              		.syntax unified
 546              		.thumb
 547              		.thumb_func
 549              	HAL_TIM_Base_MspInit:
 550              	.LVL23:
 551              	.LFB128:
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 208:Core/Src/tim.c **** {
 552              		.loc 1 208 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 16
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		.loc 1 208 1 is_stmt 0 view .LVU162
 557 0000 00B5     		push	{lr}
 558              	.LCFI17:
 559              		.cfi_def_cfa_offset 4
 560              		.cfi_offset 14, -4
 561 0002 85B0     		sub	sp, sp, #20
 562              	.LCFI18:
 563              		.cfi_def_cfa_offset 24
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 564              		.loc 1 210 3 is_stmt 1 view .LVU163
 565              		.loc 1 210 20 is_stmt 0 view .LVU164
 566 0004 0368     		ldr	r3, [r0]
 567              		.loc 1 210 5 view .LVU165
 568 0006 1E4A     		ldr	r2, .L45
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 15


 569 0008 9342     		cmp	r3, r2
 570 000a 08D0     		beq	.L42
 211:Core/Src/tim.c ****   {
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 215:Core/Src/tim.c ****     /* TIM3 clock enable */
 216:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 220:Core/Src/tim.c ****   }
 221:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 571              		.loc 1 221 8 is_stmt 1 view .LVU166
 572              		.loc 1 221 10 is_stmt 0 view .LVU167
 573 000c 1D4A     		ldr	r2, .L45+4
 574 000e 9342     		cmp	r3, r2
 575 0010 10D0     		beq	.L43
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 226:Core/Src/tim.c ****     /* TIM6 clock enable */
 227:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 230:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 5, 0);
 231:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 576              		.loc 1 236 8 is_stmt 1 view .LVU168
 577              		.loc 1 236 10 is_stmt 0 view .LVU169
 578 0012 1D4A     		ldr	r2, .L45+8
 579 0014 9342     		cmp	r3, r2
 580 0016 20D0     		beq	.L44
 581              	.LVL24:
 582              	.L37:
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
 241:Core/Src/tim.c ****     /* TIM17 clock enable */
 242:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****     /* TIM17 interrupt Init */
 245:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 246:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c **** }
 583              		.loc 1 251 1 view .LVU170
 584 0018 05B0     		add	sp, sp, #20
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 16


 585              	.LCFI19:
 586              		.cfi_remember_state
 587              		.cfi_def_cfa_offset 4
 588              		@ sp needed
 589 001a 5DF804FB 		ldr	pc, [sp], #4
 590              	.LVL25:
 591              	.L42:
 592              	.LCFI20:
 593              		.cfi_restore_state
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 594              		.loc 1 216 5 is_stmt 1 view .LVU171
 595              	.LBB4:
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 596              		.loc 1 216 5 view .LVU172
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 597              		.loc 1 216 5 view .LVU173
 598 001e 1B4B     		ldr	r3, .L45+12
 599 0020 DA69     		ldr	r2, [r3, #28]
 600 0022 42F00202 		orr	r2, r2, #2
 601 0026 DA61     		str	r2, [r3, #28]
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 602              		.loc 1 216 5 view .LVU174
 603 0028 DB69     		ldr	r3, [r3, #28]
 604 002a 03F00203 		and	r3, r3, #2
 605 002e 0193     		str	r3, [sp, #4]
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 606              		.loc 1 216 5 view .LVU175
 607 0030 019B     		ldr	r3, [sp, #4]
 608              	.LBE4:
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 609              		.loc 1 216 5 view .LVU176
 610 0032 F1E7     		b	.L37
 611              	.L43:
 227:Core/Src/tim.c **** 
 612              		.loc 1 227 5 view .LVU177
 613              	.LBB5:
 227:Core/Src/tim.c **** 
 614              		.loc 1 227 5 view .LVU178
 227:Core/Src/tim.c **** 
 615              		.loc 1 227 5 view .LVU179
 616 0034 154B     		ldr	r3, .L45+12
 617 0036 DA69     		ldr	r2, [r3, #28]
 618 0038 42F01002 		orr	r2, r2, #16
 619 003c DA61     		str	r2, [r3, #28]
 227:Core/Src/tim.c **** 
 620              		.loc 1 227 5 view .LVU180
 621 003e DB69     		ldr	r3, [r3, #28]
 622 0040 03F01003 		and	r3, r3, #16
 623 0044 0293     		str	r3, [sp, #8]
 227:Core/Src/tim.c **** 
 624              		.loc 1 227 5 view .LVU181
 625 0046 029B     		ldr	r3, [sp, #8]
 626              	.LBE5:
 227:Core/Src/tim.c **** 
 627              		.loc 1 227 5 view .LVU182
 230:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 628              		.loc 1 230 5 view .LVU183
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 17


 629 0048 0022     		movs	r2, #0
 630 004a 0521     		movs	r1, #5
 631 004c 3620     		movs	r0, #54
 632              	.LVL26:
 230:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 633              		.loc 1 230 5 is_stmt 0 view .LVU184
 634 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 635              	.LVL27:
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 636              		.loc 1 231 5 is_stmt 1 view .LVU185
 637 0052 3620     		movs	r0, #54
 638 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 639              	.LVL28:
 640 0058 DEE7     		b	.L37
 641              	.LVL29:
 642              	.L44:
 242:Core/Src/tim.c **** 
 643              		.loc 1 242 5 view .LVU186
 644              	.LBB6:
 242:Core/Src/tim.c **** 
 645              		.loc 1 242 5 view .LVU187
 242:Core/Src/tim.c **** 
 646              		.loc 1 242 5 view .LVU188
 647 005a 0C4B     		ldr	r3, .L45+12
 648 005c 9A69     		ldr	r2, [r3, #24]
 649 005e 42F48022 		orr	r2, r2, #262144
 650 0062 9A61     		str	r2, [r3, #24]
 242:Core/Src/tim.c **** 
 651              		.loc 1 242 5 view .LVU189
 652 0064 9B69     		ldr	r3, [r3, #24]
 653 0066 03F48023 		and	r3, r3, #262144
 654 006a 0393     		str	r3, [sp, #12]
 242:Core/Src/tim.c **** 
 655              		.loc 1 242 5 view .LVU190
 656 006c 039B     		ldr	r3, [sp, #12]
 657              	.LBE6:
 242:Core/Src/tim.c **** 
 658              		.loc 1 242 5 view .LVU191
 245:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 659              		.loc 1 245 5 view .LVU192
 660 006e 0022     		movs	r2, #0
 661 0070 0521     		movs	r1, #5
 662 0072 1A20     		movs	r0, #26
 663              	.LVL30:
 245:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 664              		.loc 1 245 5 is_stmt 0 view .LVU193
 665 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 666              	.LVL31:
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 667              		.loc 1 246 5 is_stmt 1 view .LVU194
 668 0078 1A20     		movs	r0, #26
 669 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 670              	.LVL32:
 671              		.loc 1 251 1 is_stmt 0 view .LVU195
 672 007e CBE7     		b	.L37
 673              	.L46:
 674              		.align	2
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 18


 675              	.L45:
 676 0080 00040040 		.word	1073742848
 677 0084 00100040 		.word	1073745920
 678 0088 00480140 		.word	1073825792
 679 008c 00100240 		.word	1073876992
 680              		.cfi_endproc
 681              	.LFE128:
 683              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 684              		.align	1
 685              		.global	HAL_TIM_Encoder_MspDeInit
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	HAL_TIM_Encoder_MspDeInit:
 691              	.LVL33:
 692              	.LFB129:
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 254:Core/Src/tim.c **** {
 693              		.loc 1 254 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		.loc 1 254 1 is_stmt 0 view .LVU197
 698 0000 08B5     		push	{r3, lr}
 699              	.LCFI21:
 700              		.cfi_def_cfa_offset 8
 701              		.cfi_offset 3, -8
 702              		.cfi_offset 14, -4
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 703              		.loc 1 256 3 is_stmt 1 view .LVU198
 704              		.loc 1 256 23 is_stmt 0 view .LVU199
 705 0002 0368     		ldr	r3, [r0]
 706              		.loc 1 256 5 view .LVU200
 707 0004 B3F1804F 		cmp	r3, #1073741824
 708 0008 00D0     		beq	.L50
 709              	.LVL34:
 710              	.L47:
 257:Core/Src/tim.c ****   {
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 261:Core/Src/tim.c ****     /* Peripheral clock disable */
 262:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 265:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 266:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 267:Core/Src/tim.c ****     */
 268:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 273:Core/Src/tim.c ****   }
 274:Core/Src/tim.c **** }
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 19


 711              		.loc 1 274 1 view .LVU201
 712 000a 08BD     		pop	{r3, pc}
 713              	.LVL35:
 714              	.L50:
 262:Core/Src/tim.c **** 
 715              		.loc 1 262 5 is_stmt 1 view .LVU202
 716 000c 054A     		ldr	r2, .L51
 717 000e D369     		ldr	r3, [r2, #28]
 718 0010 23F00103 		bic	r3, r3, #1
 719 0014 D361     		str	r3, [r2, #28]
 268:Core/Src/tim.c **** 
 720              		.loc 1 268 5 view .LVU203
 721 0016 0321     		movs	r1, #3
 722 0018 4FF09040 		mov	r0, #1207959552
 723              	.LVL36:
 268:Core/Src/tim.c **** 
 724              		.loc 1 268 5 is_stmt 0 view .LVU204
 725 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 726              	.LVL37:
 727              		.loc 1 274 1 view .LVU205
 728 0020 F3E7     		b	.L47
 729              	.L52:
 730 0022 00BF     		.align	2
 731              	.L51:
 732 0024 00100240 		.word	1073876992
 733              		.cfi_endproc
 734              	.LFE129:
 736              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 737              		.align	1
 738              		.global	HAL_TIM_Base_MspDeInit
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 743              	HAL_TIM_Base_MspDeInit:
 744              	.LVL38:
 745              	.LFB130:
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 277:Core/Src/tim.c **** {
 746              		.loc 1 277 1 is_stmt 1 view -0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		.loc 1 277 1 is_stmt 0 view .LVU207
 751 0000 08B5     		push	{r3, lr}
 752              	.LCFI22:
 753              		.cfi_def_cfa_offset 8
 754              		.cfi_offset 3, -8
 755              		.cfi_offset 14, -4
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 756              		.loc 1 279 3 is_stmt 1 view .LVU208
 757              		.loc 1 279 20 is_stmt 0 view .LVU209
 758 0002 0368     		ldr	r3, [r0]
 759              		.loc 1 279 5 view .LVU210
 760 0004 124A     		ldr	r2, .L61
 761 0006 9342     		cmp	r3, r2
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 20


 762 0008 06D0     		beq	.L58
 280:Core/Src/tim.c ****   {
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 284:Core/Src/tim.c ****     /* Peripheral clock disable */
 285:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 289:Core/Src/tim.c ****   }
 290:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 763              		.loc 1 290 8 is_stmt 1 view .LVU211
 764              		.loc 1 290 10 is_stmt 0 view .LVU212
 765 000a 124A     		ldr	r2, .L61+4
 766 000c 9342     		cmp	r3, r2
 767 000e 0AD0     		beq	.L59
 291:Core/Src/tim.c ****   {
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 295:Core/Src/tim.c ****     /* Peripheral clock disable */
 296:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 299:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC1_IRQn);
 300:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 303:Core/Src/tim.c ****   }
 304:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM17)
 768              		.loc 1 304 8 is_stmt 1 view .LVU213
 769              		.loc 1 304 10 is_stmt 0 view .LVU214
 770 0010 114A     		ldr	r2, .L61+8
 771 0012 9342     		cmp	r3, r2
 772 0014 11D0     		beq	.L60
 773              	.LVL39:
 774              	.L53:
 305:Core/Src/tim.c ****   {
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 309:Core/Src/tim.c ****     /* Peripheral clock disable */
 310:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****     /* TIM17 interrupt Deinit */
 313:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 317:Core/Src/tim.c ****   }
 318:Core/Src/tim.c **** }
 775              		.loc 1 318 1 view .LVU215
 776 0016 08BD     		pop	{r3, pc}
 777              	.LVL40:
 778              	.L58:
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 21


 779              		.loc 1 285 5 is_stmt 1 view .LVU216
 780 0018 02F50332 		add	r2, r2, #134144
 781 001c D369     		ldr	r3, [r2, #28]
 782 001e 23F00203 		bic	r3, r3, #2
 783 0022 D361     		str	r3, [r2, #28]
 784 0024 F7E7     		b	.L53
 785              	.L59:
 296:Core/Src/tim.c **** 
 786              		.loc 1 296 5 view .LVU217
 787 0026 02F50032 		add	r2, r2, #131072
 788 002a D369     		ldr	r3, [r2, #28]
 789 002c 23F01003 		bic	r3, r3, #16
 790 0030 D361     		str	r3, [r2, #28]
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 791              		.loc 1 299 5 view .LVU218
 792 0032 3620     		movs	r0, #54
 793              	.LVL41:
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 794              		.loc 1 299 5 is_stmt 0 view .LVU219
 795 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 796              	.LVL42:
 797 0038 EDE7     		b	.L53
 798              	.LVL43:
 799              	.L60:
 310:Core/Src/tim.c **** 
 800              		.loc 1 310 5 is_stmt 1 view .LVU220
 801 003a 02F54842 		add	r2, r2, #51200
 802 003e 9369     		ldr	r3, [r2, #24]
 803 0040 23F48023 		bic	r3, r3, #262144
 804 0044 9361     		str	r3, [r2, #24]
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 805              		.loc 1 313 5 view .LVU221
 806 0046 1A20     		movs	r0, #26
 807              	.LVL44:
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 808              		.loc 1 313 5 is_stmt 0 view .LVU222
 809 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 810              	.LVL45:
 811              		.loc 1 318 1 view .LVU223
 812 004c E3E7     		b	.L53
 813              	.L62:
 814 004e 00BF     		.align	2
 815              	.L61:
 816 0050 00040040 		.word	1073742848
 817 0054 00100040 		.word	1073745920
 818 0058 00480140 		.word	1073825792
 819              		.cfi_endproc
 820              	.LFE130:
 822              		.global	htim17
 823              		.global	htim6
 824              		.global	htim3
 825              		.global	htim2
 826              		.section	.bss.htim17,"aw",%nobits
 827              		.align	2
 828              		.set	.LANCHOR3,. + 0
 831              	htim17:
 832 0000 00000000 		.space	188
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 22


 832      00000000 
 832      00000000 
 832      00000000 
 832      00000000 
 833              		.section	.bss.htim2,"aw",%nobits
 834              		.align	2
 835              		.set	.LANCHOR0,. + 0
 838              	htim2:
 839 0000 00000000 		.space	188
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.section	.bss.htim3,"aw",%nobits
 841              		.align	2
 842              		.set	.LANCHOR1,. + 0
 845              	htim3:
 846 0000 00000000 		.space	188
 846      00000000 
 846      00000000 
 846      00000000 
 846      00000000 
 847              		.section	.bss.htim6,"aw",%nobits
 848              		.align	2
 849              		.set	.LANCHOR2,. + 0
 852              	htim6:
 853 0000 00000000 		.space	188
 853      00000000 
 853      00000000 
 853      00000000 
 853      00000000 
 854              		.text
 855              	.Letext0:
 856              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 857              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 858              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 859              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 860              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 861              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 862              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 863              		.file 9 "Core/Inc/tim.h"
 864              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 865              		.file 11 "Core/Inc/main.h"
 866              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 867              		.file 13 "<built-in>"
ARM GAS  C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:20     .text.MX_TIM2_Init:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:26     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:141    .text.MX_TIM2_Init:00000064 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:146    .text.MX_TIM3_Init:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:152    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:266    .text.MX_TIM3_Init:00000070 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:272    .text.MX_TIM6_Init:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:278    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:362    .text.MX_TIM6_Init:0000004c $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:368    .text.MX_TIM17_Init:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:374    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:429    .text.MX_TIM17_Init:0000002c $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:435    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:441    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:543    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:549    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:676    .text.HAL_TIM_Base_MspInit:00000080 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:684    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:690    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:732    .text.HAL_TIM_Encoder_MspDeInit:00000024 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:737    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:743    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:816    .text.HAL_TIM_Base_MspDeInit:00000050 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:831    .bss.htim17:00000000 htim17
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:852    .bss.htim6:00000000 htim6
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:845    .bss.htim3:00000000 htim3
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:838    .bss.htim2:00000000 htim2
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:827    .bss.htim17:00000000 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:834    .bss.htim2:00000000 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:841    .bss.htim3:00000000 $d
C:\Users\walker\AppData\Local\Temp\ccbrUqkb.s:848    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_Base_Start
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
