Classic Timing Analyzer report for part_i
Thu Sep 22 17:41:10 2011
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.117 ns                                       ; reset  ; z~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.988 ns                                       ; z~reg0 ; z      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.914 ns                                       ; w      ; y_q.h  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.d  ; z~reg0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                 ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.d  ; z~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.h  ; z~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.e  ; y_q.b  ; clock      ; clock    ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.e  ; z~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.c  ; y_q.b  ; clock      ; clock    ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.i  ; y_q.f  ; clock      ; clock    ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.i  ; z~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.d  ; y_q.b  ; clock      ; clock    ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.f  ; y_q.g  ; clock      ; clock    ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.g  ; y_q.f  ; clock      ; clock    ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.h  ; y_q.f  ; clock      ; clock    ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.c  ; y_q.d  ; clock      ; clock    ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.b  ; y_q.c  ; clock      ; clock    ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.d  ; y_q.e  ; clock      ; clock    ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.h  ; y_q.i  ; clock      ; clock    ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.g  ; y_q.h  ; clock      ; clock    ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; z~reg0 ; z~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.e  ; y_q.e  ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.i  ; y_q.i  ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.b  ; y_q.b  ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; y_q.f  ; y_q.f  ; clock      ; clock    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 0.117 ns   ; reset ; z~reg0 ; clock    ;
; N/A   ; None         ; 0.076 ns   ; w     ; z~reg0 ; clock    ;
; N/A   ; None         ; -0.125 ns  ; reset ; y_q.f  ; clock    ;
; N/A   ; None         ; -0.148 ns  ; w     ; y_q.b  ; clock    ;
; N/A   ; None         ; -0.542 ns  ; w     ; y_q.f  ; clock    ;
; N/A   ; None         ; -0.552 ns  ; w     ; y_q.i  ; clock    ;
; N/A   ; None         ; -0.552 ns  ; reset ; y_q.i  ; clock    ;
; N/A   ; None         ; -0.553 ns  ; reset ; y_q.e  ; clock    ;
; N/A   ; None         ; -0.553 ns  ; reset ; y_q.d  ; clock    ;
; N/A   ; None         ; -0.553 ns  ; reset ; y_q.h  ; clock    ;
; N/A   ; None         ; -0.557 ns  ; reset ; y_q.b  ; clock    ;
; N/A   ; None         ; -0.558 ns  ; reset ; y_q.c  ; clock    ;
; N/A   ; None         ; -0.559 ns  ; reset ; y_q.g  ; clock    ;
; N/A   ; None         ; -0.587 ns  ; w     ; y_q.c  ; clock    ;
; N/A   ; None         ; -0.594 ns  ; w     ; y_q.e  ; clock    ;
; N/A   ; None         ; -0.595 ns  ; w     ; y_q.d  ; clock    ;
; N/A   ; None         ; -0.677 ns  ; w     ; y_q.g  ; clock    ;
; N/A   ; None         ; -0.684 ns  ; w     ; y_q.h  ; clock    ;
+-------+--------------+------------+-------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 8.988 ns   ; z~reg0 ; z  ; clock      ;
+-------+--------------+------------+--------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; 0.914 ns  ; w     ; y_q.h  ; clock    ;
; N/A           ; None        ; 0.907 ns  ; w     ; y_q.g  ; clock    ;
; N/A           ; None        ; 0.825 ns  ; w     ; y_q.d  ; clock    ;
; N/A           ; None        ; 0.824 ns  ; w     ; y_q.e  ; clock    ;
; N/A           ; None        ; 0.817 ns  ; w     ; y_q.c  ; clock    ;
; N/A           ; None        ; 0.789 ns  ; reset ; y_q.g  ; clock    ;
; N/A           ; None        ; 0.788 ns  ; reset ; y_q.c  ; clock    ;
; N/A           ; None        ; 0.787 ns  ; reset ; y_q.b  ; clock    ;
; N/A           ; None        ; 0.783 ns  ; reset ; y_q.e  ; clock    ;
; N/A           ; None        ; 0.783 ns  ; reset ; y_q.d  ; clock    ;
; N/A           ; None        ; 0.783 ns  ; reset ; y_q.h  ; clock    ;
; N/A           ; None        ; 0.782 ns  ; w     ; y_q.i  ; clock    ;
; N/A           ; None        ; 0.782 ns  ; reset ; y_q.i  ; clock    ;
; N/A           ; None        ; 0.772 ns  ; w     ; y_q.f  ; clock    ;
; N/A           ; None        ; 0.748 ns  ; reset ; z~reg0 ; clock    ;
; N/A           ; None        ; 0.378 ns  ; w     ; y_q.b  ; clock    ;
; N/A           ; None        ; 0.355 ns  ; reset ; y_q.f  ; clock    ;
; N/A           ; None        ; 0.207 ns  ; w     ; z~reg0 ; clock    ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Thu Sep 22 17:41:10 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part_i -c part_i --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 420.17 MHz between source register "y_q.d" and destination register "z~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.216 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N7; Fanout = 2; REG Node = 'y_q.d'
            Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X31_Y35_N8; Fanout = 2; COMB Node = 'z~111'
            Info: 3: + IC(0.250 ns) + CELL(0.420 ns) = 1.132 ns; Loc. = LCCOMB_X31_Y35_N16; Fanout = 1; COMB Node = 'z~112'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.216 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'z~reg0'
            Info: Total cell delay = 0.654 ns ( 53.78 % )
            Info: Total interconnect delay = 0.562 ns ( 46.22 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'z~reg0'
                Info: Total cell delay = 1.536 ns ( 56.93 % )
                Info: Total interconnect delay = 1.162 ns ( 43.07 % )
            Info: - Longest clock path from clock "clock" to source register is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N7; Fanout = 2; REG Node = 'y_q.d'
                Info: Total cell delay = 1.536 ns ( 56.93 % )
                Info: Total interconnect delay = 1.162 ns ( 43.07 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "z~reg0" (data pin = "reset", clock pin = "clock") is 0.117 ns
    Info: + Longest pin to register delay is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(0.720 ns) + CELL(0.398 ns) = 2.097 ns; Loc. = LCCOMB_X31_Y35_N8; Fanout = 2; COMB Node = 'z~111'
        Info: 3: + IC(0.250 ns) + CELL(0.420 ns) = 2.767 ns; Loc. = LCCOMB_X31_Y35_N16; Fanout = 1; COMB Node = 'z~112'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.851 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'z~reg0'
        Info: Total cell delay = 1.881 ns ( 65.98 % )
        Info: Total interconnect delay = 0.970 ns ( 34.02 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'z~reg0'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
Info: tco from clock "clock" to destination pin "z" through register "z~reg0" is 8.988 ns
    Info: + Longest clock path from clock "clock" to source register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'z~reg0'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'z~reg0'
        Info: 2: + IC(3.242 ns) + CELL(2.798 ns) = 6.040 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 2.798 ns ( 46.32 % )
        Info: Total interconnect delay = 3.242 ns ( 53.68 % )
Info: th for register "y_q.h" (data pin = "w", clock pin = "clock") is 0.914 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N11; Fanout = 2; REG Node = 'y_q.h'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'w'
        Info: 2: + IC(0.712 ns) + CELL(0.275 ns) = 1.966 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'y_q~146'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.050 ns; Loc. = LCFF_X31_Y35_N11; Fanout = 2; REG Node = 'y_q.h'
        Info: Total cell delay = 1.338 ns ( 65.27 % )
        Info: Total interconnect delay = 0.712 ns ( 34.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Thu Sep 22 17:41:10 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


