[options]
mode bmc
expect pass,fail
append 0
depth 21
skip 20

[engines]
smtbmc boolector

[script]
read -sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/snapshots_EL2/default/common_defines.vh insn_add_ch0.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/include/el2_def.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lib/el2_mem_if.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_veer_wrapper.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_mem.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_pic_ctrl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_veer.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_dma_ctrl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_pmp.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_aln_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_compress_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_ifc_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_bp_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_ic_mem.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_mem_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu_iccm_mem.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/ifu/el2_ifu.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec_decode_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec_gpr_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec_ib_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec_pmp_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec_tlu_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec_trigger.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dec/el2_dec.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/exu/el2_exu_alu_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/exu/el2_exu_mul_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/exu/el2_exu_div_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/exu/el2_exu.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_clkdomain.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_addrcheck.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_lsc_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_stbuf.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_bus_buffer.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_bus_intf.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_ecc.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_dccm_mem.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_dccm_ctl.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lsu/el2_lsu_trigger.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dbg/el2_dbg.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dmi/dmi_mux.v /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dmi/dmi_wrapper.v /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dmi/dmi_jtag_to_core_sync.v /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/dmi/rvjtag_tap.v /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lib/el2_lib.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lib/beh_lib.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lib/mem_lib.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lib/ahb_to_axi4.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/lib/axi4_to_ahb.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/rvfi_wrapper.sv /home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/EL2/el2_veer.sv
prep -flatten -nordff -top rvfi_testbench
chformal -early

[files]

/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/snapshots_EL2/default/el2_pdef.vh
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/snapshots_EL2/default/el2_param.vh 
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../cores/el2_veer/snapshots_EL2/default/pic_map_auto.h 
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../checks/rvfi_macros.vh
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../checks/rvfi_channel.sv
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../checks/rvfi_testbench.sv
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../checks/rvfi_insn_check.sv
/home/pedro.medeiros/riscv-formal/cores/el2_veer/../../insns/insn_add.v

[file defines.sv]
`define RISCV_FORMAL
`define RISCV_FORMAL_NRET 1
`define RISCV_FORMAL_XLEN 32
`define RISCV_FORMAL_ILEN 32
`define RISCV_FORMAL_RESET_CYCLES 1
`define RISCV_FORMAL_CHECK_CYCLE 20
`define RISCV_FORMAL_CHANNEL_IDX 0
`define RISCV_FORMAL_CHECKER rvfi_insn_check
`define RISCV_FORMAL_INSN_MODEL rvfi_insn_add
`define RISCV_FORMAL_COMPRESSED
`define RISCV_FORMAL_ALIGNED_MEM
`include "rvfi_macros.vh"

[file insn_add_ch0.sv]
`include "defines.sv"
`include "rvfi_channel.sv"
`include "rvfi_testbench.sv"
`include "rvfi_insn_check.sv"
`include "insn_add.v"
