# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 61
attribute \dynports 1
attribute \src "dut.sv:6.1-94.10"
attribute \cells_not_processed 1
module \fsm_using_function
  parameter \SIZE 3
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  wire width 3 $0\fsm_function$func$dut.sv:29$1.$result[2:0]$8
  wire width 3 $0\fsm_function$func$dut.sv:29$2.$result[2:0]$11
  wire $0\fsm_function$func$dut.sv:29$2.req_0[0:0]$9
  wire $0\fsm_function$func$dut.sv:29$2.req_1[0:0]$10
  wire width 3 $0\fsm_function$func$dut.sv:29$2.state[2:0]$8
  wire width 3 $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12
  attribute \src "dut.sv:36.4-42.18"
  wire width 3 $6\fsm_function$func$dut.sv:29$2.$result[2:0]$13
  attribute \src "dut.sv:38.24-42.18"
  wire width 3 $7\fsm_function$func$dut.sv:29$2.$result[2:0]$14
  attribute \src "dut.sv:43.4-47.18"
  wire width 3 $7\fsm_function$func$dut.sv:29$2.$result[2:0]$15
  attribute \src "dut.sv:48.4-52.18"
  wire width 3 $8\fsm_function$func$dut.sv:29$2.$result[2:0]$16
  wire $auto$expression.cpp:1586:import_operation$1
  wire $auto$expression.cpp:1586:import_operation$53
  wire $auto$expression.cpp:1586:import_operation$55
  wire $auto$expression.cpp:1586:import_operation$57
  wire $auto$expression.cpp:1586:import_operation$59
  wire $auto$expression.cpp:1586:import_operation$9
  wire $auto$process.cpp:34:create_temp_wire$17
  wire $auto$process.cpp:34:create_temp_wire$19
  wire $auto$process.cpp:34:create_temp_wire$25
  wire $auto$process.cpp:34:create_temp_wire$27
  wire $auto$process.cpp:34:create_temp_wire$29
  wire $auto$process.cpp:34:create_temp_wire$35
  wire $auto$process.cpp:34:create_temp_wire$37
  wire $auto$process.cpp:34:create_temp_wire$39
  wire $auto$process.cpp:34:create_temp_wire$47
  wire $auto$process.cpp:4951:import_case_stmt_sync$45
  wire $auto$rtlil.cc:2959:Not$16
  wire $auto$rtlil.cc:2959:Not$6
  wire $auto$rtlil.cc:3094:Mux$12
  wire $auto$rtlil.cc:3094:Mux$14
  wire $auto$rtlil.cc:3094:Mux$22
  wire $auto$rtlil.cc:3094:Mux$24
  wire $auto$rtlil.cc:3094:Mux$32
  wire $auto$rtlil.cc:3094:Mux$34
  wire width 3 $auto$rtlil.cc:3094:Mux$4
  wire $auto$rtlil.cc:3094:Mux$42
  wire $auto$rtlil.cc:3094:Mux$44
  wire $auto$rtlil.cc:3094:Mux$50
  wire $auto$rtlil.cc:3094:Mux$52
  wire width 3 $auto$rtlil.cc:3094:Mux$8
  wire width 3 $func_fsm_function_result_0
  attribute \src "dut.sv:7.1-7.6"
  wire input 1 \clock
  attribute \nosync 1
  wire width 3 \fsm_function$func$dut.sv:29$2.$result
  attribute \nosync 1
  wire \fsm_function$func$dut.sv:29$2.req_0
  attribute \nosync 1
  wire \fsm_function$func$dut.sv:29$2.req_1
  attribute \nosync 1
  wire width 3 \fsm_function$func$dut.sv:29$2.state
  wire width 3 \fsm_function$func$fsm_function.$result
  attribute \src "dut.sv:11.1-11.6"
  wire output 5 \gnt_0
  attribute \src "dut.sv:12.1-12.6"
  wire output 6 \gnt_1
  attribute \src "dut.sv:27.27-27.37"
  wire width 3 \next_state
  attribute \src "dut.sv:9.1-9.6"
  wire input 3 \req_0
  attribute \src "dut.sv:10.1-10.6"
  wire input 4 \req_1
  attribute \src "dut.sv:8.1-8.6"
  wire input 2 \reset
  attribute \reg 1
  attribute \src "dut.sv:26.27-26.32"
  wire width 3 \state
  cell $not $auto$process.cpp:3144:import_statement_sync$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:1586:import_operation$9
    connect \Y $auto$rtlil.cc:2959:Not$16
  end
  cell $not $auto$process.cpp:3144:import_statement_sync$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:1586:import_operation$1
    connect \Y $auto$rtlil.cc:2959:Not$6
  end
  attribute \src "dut.sv:74.5-77.19"
  cell $eq $auto$process.cpp:40:create_eq_cell$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $auto$process.cpp:34:create_temp_wire$17
  end
  attribute \src "dut.sv:78.4-81.20"
  cell $eq $auto$process.cpp:40:create_eq_cell$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $auto$process.cpp:34:create_temp_wire$25
  end
  attribute \src "dut.sv:82.4-85.20"
  cell $eq $auto$process.cpp:40:create_eq_cell$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $auto$process.cpp:34:create_temp_wire$35
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$11
    parameter \WIDTH 1
    connect \A \gnt_0
    connect \B 1'0
    connect \S $auto$expression.cpp:1586:import_operation$9
    connect \Y $auto$rtlil.cc:3094:Mux$12
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$13
    parameter \WIDTH 1
    connect \A \gnt_1
    connect \B 1'0
    connect \S $auto$expression.cpp:1586:import_operation$9
    connect \Y $auto$rtlil.cc:3094:Mux$14
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$21
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$12
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$19
    connect \Y $auto$rtlil.cc:3094:Mux$22
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$23
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$14
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$19
    connect \Y $auto$rtlil.cc:3094:Mux$24
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$3
    parameter \WIDTH 3
    connect \A \state
    connect \B 3'001
    connect \S $auto$expression.cpp:1586:import_operation$1
    connect \Y $auto$rtlil.cc:3094:Mux$4
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$22
    connect \B 1'1
    connect \S $auto$process.cpp:34:create_temp_wire$29
    connect \Y $auto$rtlil.cc:3094:Mux$32
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$33
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$24
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$29
    connect \Y $auto$rtlil.cc:3094:Mux$34
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$41
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$32
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$39
    connect \Y $auto$rtlil.cc:3094:Mux$42
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$43
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$34
    connect \B 1'1
    connect \S $auto$process.cpp:34:create_temp_wire$39
    connect \Y $auto$rtlil.cc:3094:Mux$44
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$49
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$42
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$47
    connect \Y $auto$rtlil.cc:3094:Mux$50
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$51
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3094:Mux$44
    connect \B 1'0
    connect \S $auto$process.cpp:34:create_temp_wire$47
    connect \Y $auto$rtlil.cc:3094:Mux$52
  end
  cell $mux $auto$process.cpp:4297:import_assignment_sync$7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3094:Mux$4
    connect \B \next_state
    connect \S $auto$rtlil.cc:2959:Not$6
    connect \Y $auto$rtlil.cc:3094:Mux$8
  end
  cell $and $auto$process.cpp:48:create_and_cell$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$process.cpp:34:create_temp_wire$17
    connect \Y $auto$process.cpp:34:create_temp_wire$19
  end
  cell $and $auto$process.cpp:48:create_and_cell$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$process.cpp:34:create_temp_wire$25
    connect \Y $auto$process.cpp:34:create_temp_wire$29
  end
  cell $and $auto$process.cpp:48:create_and_cell$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$process.cpp:34:create_temp_wire$35
    connect \Y $auto$process.cpp:34:create_temp_wire$39
  end
  cell $and $auto$process.cpp:48:create_and_cell$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2959:Not$16
    connect \B $auto$process.cpp:4951:import_case_stmt_sync$45
    connect \Y $auto$process.cpp:34:create_temp_wire$47
  end
  cell $_NOT_ $auto$process.cpp:4952:import_case_stmt_sync$46
    connect \A $auto$process.cpp:34:create_temp_wire$37
    connect \Y $auto$process.cpp:4951:import_case_stmt_sync$45
  end
  cell $or $auto$process.cpp:56:create_or_cell$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:34:create_temp_wire$17
    connect \B $auto$process.cpp:34:create_temp_wire$25
    connect \Y $auto$process.cpp:34:create_temp_wire$27
  end
  cell $or $auto$process.cpp:56:create_or_cell$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:34:create_temp_wire$27
    connect \B $auto$process.cpp:34:create_temp_wire$35
    connect \Y $auto$process.cpp:34:create_temp_wire$37
  end
  attribute \src "dut.sv:36.15-36.28"
  cell $eq $eq$dut.sv:36$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$expression.cpp:1586:import_operation$53
  end
  attribute \src "dut.sv:38.28-38.41"
  cell $eq $eq$dut.sv:38$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $auto$expression.cpp:1586:import_operation$55
  end
  attribute \src "dut.sv:43.15-43.28"
  cell $eq $eq$dut.sv:43$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_0
    connect \B 1'1
    connect \Y $auto$expression.cpp:1586:import_operation$57
  end
  attribute \src "dut.sv:48.15-48.28"
  cell $eq $eq$dut.sv:48$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_1
    connect \B 1'1
    connect \Y $auto$expression.cpp:1586:import_operation$59
  end
  attribute \src "dut.sv:59.7-59.20"
  cell $eq $eq$dut.sv:59$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $auto$expression.cpp:1586:import_operation$1
  end
  attribute \src "dut.sv:68.5-68.18"
  cell $eq $eq$dut.sv:68$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $auto$expression.cpp:1586:import_operation$9
  end
  attribute \src "dut.sv:29.21-29.54"
  process $proc$dut.sv:29$7
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fsm_function$func$dut.sv:29$2.state[2:0]$8 \state
    assign $0\fsm_function$func$dut.sv:29$2.req_0[0:0]$9 \req_0
    assign $0\fsm_function$func$dut.sv:29$2.req_1[0:0]$10 \req_1
    assign $0\fsm_function$func$dut.sv:29$2.$result[2:0]$11 $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12
    assign $0\fsm_function$func$dut.sv:29$1.$result[2:0]$8 $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12
    attribute \src "dut.sv:35.3-54.10"
    switch \state
      attribute \src "dut.sv:36.4-42.18"
      case 3'001
        assign { } { }
        assign $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12 $6\fsm_function$func$dut.sv:29$2.$result[2:0]$13
        attribute \src "dut.sv:36.11-42.18"
        switch $auto$expression.cpp:1586:import_operation$53
          attribute \src "dut.sv:36.30-38.18"
          case 1'1
            assign { } { }
            assign $6\fsm_function$func$dut.sv:29$2.$result[2:0]$13 3'010
          attribute \src "dut.sv:38.24-42.18"
          case 
            assign { } { }
            assign $6\fsm_function$func$dut.sv:29$2.$result[2:0]$13 $7\fsm_function$func$dut.sv:29$2.$result[2:0]$14
            attribute \src "dut.sv:38.24-42.18"
            switch $auto$expression.cpp:1586:import_operation$55
              attribute \src "dut.sv:38.43-40.18"
              case 1'1
                assign { } { }
                assign $7\fsm_function$func$dut.sv:29$2.$result[2:0]$14 3'100
              attribute \src "dut.sv:40.24-42.18"
              case 
                assign { } { }
                assign $7\fsm_function$func$dut.sv:29$2.$result[2:0]$14 3'001
            end
        end
      attribute \src "dut.sv:43.4-47.18"
      case 3'010
        assign { } { }
        assign $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12 $7\fsm_function$func$dut.sv:29$2.$result[2:0]$15
        attribute \src "dut.sv:43.11-47.18"
        switch $auto$expression.cpp:1586:import_operation$57
          attribute \src "dut.sv:43.30-45.18"
          case 1'1
            assign { } { }
            assign $7\fsm_function$func$dut.sv:29$2.$result[2:0]$15 3'010
          attribute \src "dut.sv:45.24-47.18"
          case 
            assign { } { }
            assign $7\fsm_function$func$dut.sv:29$2.$result[2:0]$15 3'001
        end
      attribute \src "dut.sv:48.4-52.18"
      case 3'100
        assign { } { }
        assign $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12 $8\fsm_function$func$dut.sv:29$2.$result[2:0]$16
        attribute \src "dut.sv:48.11-52.18"
        switch $auto$expression.cpp:1586:import_operation$59
          attribute \src "dut.sv:48.30-50.14"
          case 1'1
            assign { } { }
            assign $8\fsm_function$func$dut.sv:29$2.$result[2:0]$16 3'100
          attribute \src "dut.sv:50.20-52.18"
          case 
            assign { } { }
            assign $8\fsm_function$func$dut.sv:29$2.$result[2:0]$16 3'001
        end
      attribute \src "dut.sv:53.4-53.34"
      case 
        assign { } { }
        assign $1\fsm_function$func$dut.sv:29$2.$result[2:0]$12 3'001
    end
    sync always
      update \fsm_function$func$fsm_function.$result $0\fsm_function$func$dut.sv:29$1.$result[2:0]$8
      update \fsm_function$func$dut.sv:29$2.$result 3'x
      update \fsm_function$func$dut.sv:29$2.state 3'x
      update \fsm_function$func$dut.sv:29$2.req_0 1'x
      update \fsm_function$func$dut.sv:29$2.req_1 1'x
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-64.4"
  process $proc$dut.sv:57$1
    sync posedge \clock
      update \state $auto$rtlil.cc:3094:Mux$8
  end
  attribute \always_ff 1
  attribute \src "dut.sv:66.1-92.4"
  process $proc$dut.sv:66$1
    sync posedge \clock
      update \gnt_1 $auto$rtlil.cc:3094:Mux$52
      update \gnt_0 $auto$rtlil.cc:3094:Mux$50
  end
  connect $func_fsm_function_result_0 \fsm_function$func$fsm_function.$result
  connect \next_state $func_fsm_function_result_0
end
