vendor_name = ModelSim
source_file = 1, C:/dsp_fpga/ad/da_code/dafsm.vhd
source_file = 1, C:/dsp_fpga/ad/da_code/case3.vhd
source_file = 1, C:/dsp_fpga/ad/Waveform.vwf
source_file = 1, C:/dsp_fpga/ad/Waveform1.vwf
source_file = 1, C:/dsp_fpga/ad/Waveform2.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/dsp_fpga/ad/db/ad.cbx.xml
design_name = hard_block
design_name = dafsm
instance = comp, \y[0]~output\, y[0]~output, dafsm, 1
instance = comp, \y[1]~output\, y[1]~output, dafsm, 1
instance = comp, \y[2]~output\, y[2]~output, dafsm, 1
instance = comp, \y[3]~output\, y[3]~output, dafsm, 1
instance = comp, \y[4]~output\, y[4]~output, dafsm, 1
instance = comp, \y[5]~output\, y[5]~output, dafsm, 1
instance = comp, \clk~input\, clk~input, dafsm, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, dafsm, 1
instance = comp, \count[1]~1\, count[1]~1, dafsm, 1
instance = comp, \count[1]\, count[1], dafsm, 1
instance = comp, \count[0]~0\, count[0]~0, dafsm, 1
instance = comp, \count[0]\, count[0], dafsm, 1
instance = comp, \y[0]~0\, y[0]~0, dafsm, 1
instance = comp, \state~0\, state~0, dafsm, 1
instance = comp, \x_in2[1]~input\, x_in2[1]~input, dafsm, 1
instance = comp, \x_in2[2]~input\, x_in2[2]~input, dafsm, 1
instance = comp, \x2[2]~feeder\, x2[2]~feeder, dafsm, 1
instance = comp, \x2[2]\, x2[2], dafsm, 1
instance = comp, \x2~1\, x2~1, dafsm, 1
instance = comp, \x2[1]\, x2[1], dafsm, 1
instance = comp, \x_in2[0]~input\, x_in2[0]~input, dafsm, 1
instance = comp, \x2~0\, x2~0, dafsm, 1
instance = comp, \x2[0]\, x2[0], dafsm, 1
instance = comp, \x_in1[1]~input\, x_in1[1]~input, dafsm, 1
instance = comp, \x_in1[2]~input\, x_in1[2]~input, dafsm, 1
instance = comp, \x1[2]~feeder\, x1[2]~feeder, dafsm, 1
instance = comp, \x1[2]\, x1[2], dafsm, 1
instance = comp, \x1~1\, x1~1, dafsm, 1
instance = comp, \x1[1]\, x1[1], dafsm, 1
instance = comp, \x_in1[0]~input\, x_in1[0]~input, dafsm, 1
instance = comp, \x1~0\, x1~0, dafsm, 1
instance = comp, \x1[0]\, x1[0], dafsm, 1
instance = comp, \LC_Table0|Mux2~0\, LC_Table0|Mux2~0, dafsm, 1
instance = comp, \x_in0[1]~input\, x_in0[1]~input, dafsm, 1
instance = comp, \x_in0[2]~input\, x_in0[2]~input, dafsm, 1
instance = comp, \x0[2]~feeder\, x0[2]~feeder, dafsm, 1
instance = comp, \x0[2]\, x0[2], dafsm, 1
instance = comp, \x0~1\, x0~1, dafsm, 1
instance = comp, \x0[1]\, x0[1], dafsm, 1
instance = comp, \x_in0[0]~input\, x_in0[0]~input, dafsm, 1
instance = comp, \x0~0\, x0~0, dafsm, 1
instance = comp, \x0[0]\, x0[0], dafsm, 1
instance = comp, \LC_Table0|Mux1~0\, LC_Table0|Mux1~0, dafsm, 1
instance = comp, \LC_Table0|Mux0~0\, LC_Table0|Mux0~0, dafsm, 1
instance = comp, \p[2]~6\, p[2]~6, dafsm, 1
instance = comp, \p[3]~8\, p[3]~8, dafsm, 1
instance = comp, \p[4]~10\, p[4]~10, dafsm, 1
instance = comp, \p[5]~12\, p[5]~12, dafsm, 1
instance = comp, \p[5]\, p[5], dafsm, 1
instance = comp, \p[4]\, p[4], dafsm, 1
instance = comp, \p[3]\, p[3], dafsm, 1
instance = comp, \p[2]\, p[2], dafsm, 1
instance = comp, \p~5\, p~5, dafsm, 1
instance = comp, \p[1]\, p[1], dafsm, 1
instance = comp, \p~4\, p~4, dafsm, 1
instance = comp, \p[0]\, p[0], dafsm, 1
instance = comp, \y[0]~reg0\, y[0]~reg0, dafsm, 1
instance = comp, \y[1]~reg0feeder\, y[1]~reg0feeder, dafsm, 1
instance = comp, \y[1]~reg0\, y[1]~reg0, dafsm, 1
instance = comp, \y[2]~reg0feeder\, y[2]~reg0feeder, dafsm, 1
instance = comp, \y[2]~reg0\, y[2]~reg0, dafsm, 1
instance = comp, \y[3]~reg0feeder\, y[3]~reg0feeder, dafsm, 1
instance = comp, \y[3]~reg0\, y[3]~reg0, dafsm, 1
instance = comp, \y[4]~reg0feeder\, y[4]~reg0feeder, dafsm, 1
instance = comp, \y[4]~reg0\, y[4]~reg0, dafsm, 1
instance = comp, \y[5]~reg0feeder\, y[5]~reg0feeder, dafsm, 1
instance = comp, \y[5]~reg0\, y[5]~reg0, dafsm, 1
