// Seed: 2547051240
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wire id_5,
    input tri1 id_6,
    output wire id_7,
    output wire id_8,
    input supply1 id_9
    , id_16,
    input tri1 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri id_14
);
  id_17(
      .id_0(id_5),
      .id_1(id_0),
      .id_2(id_12),
      .id_3(1),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(id_5),
      .id_8(id_12),
      .id_9(1),
      .id_10(1),
      .id_11(1),
      .id_12(id_9),
      .id_13(1),
      .id_14(1),
      .id_15(1),
      .id_16((1)),
      .id_17(1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri0  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0
  );
endmodule
