// Seed: 2323560559
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    output tri id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    output supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    output tri0 id_16,
    input supply0 id_17,
    input wire id_18,
    output wor id_19,
    output wand id_20,
    input supply0 id_21,
    input wand id_22,
    input tri id_23,
    output tri1 id_24,
    output supply1 id_25,
    input tri1 id_26,
    output wire id_27,
    output wire id_28,
    input supply1 id_29,
    input tri id_30,
    input tri id_31,
    input supply0 id_32,
    input uwire id_33
);
  wire id_35;
  assign id_16 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri id_4,
    input wor id_5
);
  assign id_1 = 1;
  module_0(
      id_4,
      id_2,
      id_2,
      id_5,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2,
      id_5,
      id_5,
      id_0,
      id_0,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_5,
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_4,
      id_1,
      id_1,
      id_4,
      id_5,
      id_5,
      id_4,
      id_0
  );
endmodule
