Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23d2065a5ef643e89e92912c5028c4c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot four_1_mux_behav xil_defaultlib.four_1_mux -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.two_1_mux [two_1_mux_default]
Compiling architecture rtl of entity xil_defaultlib.four_1_mux
Built simulation snapshot four_1_mux_behav
