

================================================================
== Vitis HLS Report for 'node6'
================================================================
* Date:           Tue Oct  1 18:13:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.506 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4118|     4118|  14.438 us|  14.438 us|  4118|  4118|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop34_loop35_loop36  |     4116|     4116|        22|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      752|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   224|    25904|    24384|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      396|    -|
|Register             |        -|     -|     7257|     1056|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   224|    33161|    26588|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     7|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U181    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U182    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U183    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U184    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U185    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U186    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U187    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U188    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U189    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U190    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U191    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U192    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U193    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U194    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U195    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U196    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U213    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U214    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U215    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U216    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U217    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U218    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U219    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U220    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U221    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U222    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U223    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U224    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U225    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U226    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U227    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U228    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U229    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U230    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U231    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U232    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U233    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U234    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U235    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U236    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U237    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U238    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U239    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U240    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U241    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U242    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U243    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U244    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U197  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U198  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U199  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U200  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U201  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U202  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U203  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U204  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U205  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U206  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U207  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U208  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U209  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U210  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U211  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U212  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U245   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U246   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U247   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U248   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U249   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U250   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U251   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U252   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U253   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U254   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U255   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U256   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U257   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U258   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U259   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U260   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U261   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U262   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U263   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U264   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U265   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U266   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U267   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U268   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U269   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U270   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U271   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U272   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U273   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U274   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U275   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U276   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U277   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U278   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U279   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U280   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U281   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U282   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U283   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U284   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U285   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U286   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U287   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U288   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U289   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U290   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U291   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U292   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U293   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U294   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U295   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U296   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U297   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U298   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U299   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U300   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U301   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U302   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U303   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U304   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U305   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U306   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U307   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U308   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 224|25904|24384|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v106_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v106_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln311_1_fu_1537_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln311_fu_1656_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln312_1_fu_1619_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln312_fu_1581_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln313_fu_1613_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln324_fu_1701_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln328_fu_1715_p2                |         +|   0|  0|  15|           8|           8|
    |and_ln311_fu_1575_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2379                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2403                   |       and|   0|  0|   2|           1|           1|
    |cmp50_fu_1688_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp81_3_fu_1693_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln311_fu_1531_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln312_fu_1549_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln313_fu_1569_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln319_fu_1721_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7    |        or|   0|  0|   2|           1|           1|
    |or_ln312_fu_1587_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_1000_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1004_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1008_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1012_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1016_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1020_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1024_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1028_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1032_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_972_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_976_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_980_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_984_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_988_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_992_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_996_p0                       |    select|   0|  0|  32|           1|           1|
    |select_ln311_1_fu_1662_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln311_fu_1555_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln312_1_fu_1601_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln312_2_fu_1625_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln312_fu_1593_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln311_fu_1563_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 752|         127|          95|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v108_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v109_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v110_load              |   9|          2|    5|         10|
    |indvar_flatten28_fu_172                 |   9|          2|   13|         26|
    |indvar_flatten_fu_164                   |   9|          2|   10|         20|
    |v108_fu_168                             |   9|          2|    5|         10|
    |v109_fu_160                             |   9|          2|    5|         10|
    |v110_fu_156                             |   9|          2|    5|         10|
    |v152_0_0_blk_n                          |   9|          2|    1|          2|
    |v152_0_1_blk_n                          |   9|          2|    1|          2|
    |v152_0_2_blk_n                          |   9|          2|    1|          2|
    |v152_0_3_blk_n                          |   9|          2|    1|          2|
    |v152_1_0_blk_n                          |   9|          2|    1|          2|
    |v152_1_1_blk_n                          |   9|          2|    1|          2|
    |v152_1_2_blk_n                          |   9|          2|    1|          2|
    |v152_1_3_blk_n                          |   9|          2|    1|          2|
    |v152_2_0_blk_n                          |   9|          2|    1|          2|
    |v152_2_1_blk_n                          |   9|          2|    1|          2|
    |v152_2_2_blk_n                          |   9|          2|    1|          2|
    |v152_2_3_blk_n                          |   9|          2|    1|          2|
    |v152_3_0_blk_n                          |   9|          2|    1|          2|
    |v152_3_1_blk_n                          |   9|          2|    1|          2|
    |v152_3_2_blk_n                          |   9|          2|    1|          2|
    |v152_3_3_blk_n                          |   9|          2|    1|          2|
    |v153_0_0_blk_n                          |   9|          2|    1|          2|
    |v153_0_1_blk_n                          |   9|          2|    1|          2|
    |v153_0_2_blk_n                          |   9|          2|    1|          2|
    |v153_0_3_blk_n                          |   9|          2|    1|          2|
    |v153_1_0_blk_n                          |   9|          2|    1|          2|
    |v153_1_1_blk_n                          |   9|          2|    1|          2|
    |v153_1_2_blk_n                          |   9|          2|    1|          2|
    |v153_1_3_blk_n                          |   9|          2|    1|          2|
    |v153_2_0_blk_n                          |   9|          2|    1|          2|
    |v153_2_1_blk_n                          |   9|          2|    1|          2|
    |v153_2_2_blk_n                          |   9|          2|    1|          2|
    |v153_2_3_blk_n                          |   9|          2|    1|          2|
    |v153_3_0_blk_n                          |   9|          2|    1|          2|
    |v153_3_1_blk_n                          |   9|          2|    1|          2|
    |v153_3_2_blk_n                          |   9|          2|    1|          2|
    |v153_3_3_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 396|         88|  110|        220|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln328_reg_2511                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp50_reg_2451                                    |   1|   0|    1|          0|
    |cmp81_3_reg_2471                                  |   1|   0|    1|          0|
    |icmp_ln312_reg_2429                               |   1|   0|    1|          0|
    |icmp_ln319_reg_2516                               |   1|   0|    1|          0|
    |indvar_flatten28_fu_172                           |  13|   0|   13|          0|
    |indvar_flatten_fu_164                             |  10|   0|   10|          0|
    |mux_case_013518_fu_208                            |  32|   0|   32|          0|
    |mux_case_018026_fu_224                            |  32|   0|   32|          0|
    |mux_case_02_fu_176                                |  32|   0|   32|          0|
    |mux_case_09010_fu_192                             |  32|   0|   32|          0|
    |mux_case_110912_fu_196                            |  32|   0|   32|          0|
    |mux_case_115420_fu_212                            |  32|   0|   32|          0|
    |mux_case_122828_fu_228                            |  32|   0|   32|          0|
    |mux_case_1644_fu_180                              |  32|   0|   32|          0|
    |mux_case_211114_fu_200                            |  32|   0|   32|          0|
    |mux_case_215622_fu_216                            |  32|   0|   32|          0|
    |mux_case_223230_fu_232                            |  32|   0|   32|          0|
    |mux_case_2666_fu_184                              |  32|   0|   32|          0|
    |mux_case_311316_fu_204                            |  32|   0|   32|          0|
    |mux_case_315824_fu_220                            |  32|   0|   32|          0|
    |mux_case_323632_fu_236                            |  32|   0|   32|          0|
    |mux_case_3688_fu_188                              |  32|   0|   32|          0|
    |select_ln312_1_reg_2440                           |   5|   0|    5|          0|
    |select_ln312_reg_2434                             |   5|   0|    5|          0|
    |tmp10_reg_3472                                    |  32|   0|   32|          0|
    |tmp11_reg_3622                                    |  32|   0|   32|          0|
    |tmp12_reg_3627                                    |  32|   0|   32|          0|
    |tmp13_reg_3477                                    |  32|   0|   32|          0|
    |tmp14_reg_3632                                    |  32|   0|   32|          0|
    |tmp15_reg_3637                                    |  32|   0|   32|          0|
    |tmp16_reg_3482                                    |  32|   0|   32|          0|
    |tmp17_reg_3642                                    |  32|   0|   32|          0|
    |tmp18_reg_3647                                    |  32|   0|   32|          0|
    |tmp19_reg_3487                                    |  32|   0|   32|          0|
    |tmp28_reg_3572                                    |  32|   0|   32|          0|
    |tmp29_reg_3577                                    |  32|   0|   32|          0|
    |tmp30_reg_3432                                    |  32|   0|   32|          0|
    |tmp31_reg_3582                                    |  32|   0|   32|          0|
    |tmp32_reg_3587                                    |  32|   0|   32|          0|
    |tmp33_reg_3437                                    |  32|   0|   32|          0|
    |tmp34_reg_3592                                    |  32|   0|   32|          0|
    |tmp35_reg_3597                                    |  32|   0|   32|          0|
    |tmp36_reg_3442                                    |  32|   0|   32|          0|
    |tmp37_reg_3602                                    |  32|   0|   32|          0|
    |tmp38_reg_3607                                    |  32|   0|   32|          0|
    |tmp39_reg_3447                                    |  32|   0|   32|          0|
    |tmp48_reg_3532                                    |  32|   0|   32|          0|
    |tmp49_reg_3537                                    |  32|   0|   32|          0|
    |tmp50_reg_3392                                    |  32|   0|   32|          0|
    |tmp51_reg_3542                                    |  32|   0|   32|          0|
    |tmp52_reg_3547                                    |  32|   0|   32|          0|
    |tmp53_reg_3397                                    |  32|   0|   32|          0|
    |tmp54_reg_3552                                    |  32|   0|   32|          0|
    |tmp55_reg_3557                                    |  32|   0|   32|          0|
    |tmp56_reg_3402                                    |  32|   0|   32|          0|
    |tmp57_reg_3562                                    |  32|   0|   32|          0|
    |tmp58_reg_3567                                    |  32|   0|   32|          0|
    |tmp59_reg_3407                                    |  32|   0|   32|          0|
    |tmp60_reg_3352                                    |  32|   0|   32|          0|
    |tmp61_reg_3497                                    |  32|   0|   32|          0|
    |tmp62_reg_3502                                    |  32|   0|   32|          0|
    |tmp63_reg_3357                                    |  32|   0|   32|          0|
    |tmp64_reg_3507                                    |  32|   0|   32|          0|
    |tmp65_reg_3512                                    |  32|   0|   32|          0|
    |tmp66_reg_3362                                    |  32|   0|   32|          0|
    |tmp67_reg_3517                                    |  32|   0|   32|          0|
    |tmp68_reg_3522                                    |  32|   0|   32|          0|
    |tmp69_reg_3367                                    |  32|   0|   32|          0|
    |tmp70_reg_3527                                    |  32|   0|   32|          0|
    |tmp8_reg_3612                                     |  32|   0|   32|          0|
    |tmp9_reg_3617                                     |  32|   0|   32|          0|
    |tmp_reg_3492                                      |  32|   0|   32|          0|
    |trunc_ln328_reg_2445                              |   4|   0|    4|          0|
    |v106_10_addr_reg_2828                             |   8|   0|    8|          0|
    |v106_11_addr_reg_2834                             |   8|   0|    8|          0|
    |v106_12_addr_reg_2840                             |   8|   0|    8|          0|
    |v106_13_addr_reg_2846                             |   8|   0|    8|          0|
    |v106_14_addr_reg_2852                             |   8|   0|    8|          0|
    |v106_15_addr_reg_2858                             |   8|   0|    8|          0|
    |v106_1_addr_reg_2774                              |   8|   0|    8|          0|
    |v106_2_addr_reg_2780                              |   8|   0|    8|          0|
    |v106_3_addr_reg_2786                              |   8|   0|    8|          0|
    |v106_4_addr_reg_2792                              |   8|   0|    8|          0|
    |v106_5_addr_reg_2798                              |   8|   0|    8|          0|
    |v106_6_addr_reg_2804                              |   8|   0|    8|          0|
    |v106_7_addr_reg_2810                              |   8|   0|    8|          0|
    |v106_8_addr_reg_2816                              |   8|   0|    8|          0|
    |v106_9_addr_reg_2822                              |   8|   0|    8|          0|
    |v106_addr_reg_2768                                |   8|   0|    8|          0|
    |v108_fu_168                                       |   5|   0|    5|          0|
    |v109_fu_160                                       |   5|   0|    5|          0|
    |v110_fu_156                                       |   5|   0|    5|          0|
    |v115_16_reg_2644                                  |  32|   0|   32|          0|
    |v115_17_reg_2652                                  |  32|   0|   32|          0|
    |v115_18_reg_2620                                  |  32|   0|   32|          0|
    |v115_19_reg_2628                                  |  32|   0|   32|          0|
    |v115_20_reg_2596                                  |  32|   0|   32|          0|
    |v115_21_reg_2604                                  |  32|   0|   32|          0|
    |v115_22_reg_2540                                  |  32|   0|   32|          0|
    |v115_23_reg_2548                                  |  32|   0|   32|          0|
    |v118_10_reg_3207                                  |  32|   0|   32|          0|
    |v118_11_reg_3212                                  |  32|   0|   32|          0|
    |v118_12_reg_2928                                  |  32|   0|   32|          0|
    |v118_13_reg_2933                                  |  32|   0|   32|          0|
    |v118_14_reg_2938                                  |  32|   0|   32|          0|
    |v118_15_reg_2943                                  |  32|   0|   32|          0|
    |v118_16_reg_3372                                  |  32|   0|   32|          0|
    |v118_17_reg_3377                                  |  32|   0|   32|          0|
    |v118_18_reg_3382                                  |  32|   0|   32|          0|
    |v118_19_reg_3387                                  |  32|   0|   32|          0|
    |v118_1_reg_3337                                   |  32|   0|   32|          0|
    |v118_20_reg_3217                                  |  32|   0|   32|          0|
    |v118_21_reg_3222                                  |  32|   0|   32|          0|
    |v118_22_reg_3227                                  |  32|   0|   32|          0|
    |v118_23_reg_3232                                  |  32|   0|   32|          0|
    |v118_24_reg_3237                                  |  32|   0|   32|          0|
    |v118_25_reg_3242                                  |  32|   0|   32|          0|
    |v118_26_reg_3247                                  |  32|   0|   32|          0|
    |v118_27_reg_3252                                  |  32|   0|   32|          0|
    |v118_28_reg_2948                                  |  32|   0|   32|          0|
    |v118_29_reg_2953                                  |  32|   0|   32|          0|
    |v118_2_reg_3342                                   |  32|   0|   32|          0|
    |v118_30_reg_2958                                  |  32|   0|   32|          0|
    |v118_31_reg_2963                                  |  32|   0|   32|          0|
    |v118_32_reg_3412                                  |  32|   0|   32|          0|
    |v118_33_reg_3417                                  |  32|   0|   32|          0|
    |v118_34_reg_3422                                  |  32|   0|   32|          0|
    |v118_35_reg_3427                                  |  32|   0|   32|          0|
    |v118_36_reg_3257                                  |  32|   0|   32|          0|
    |v118_37_reg_3262                                  |  32|   0|   32|          0|
    |v118_38_reg_3267                                  |  32|   0|   32|          0|
    |v118_39_reg_3272                                  |  32|   0|   32|          0|
    |v118_3_reg_3347                                   |  32|   0|   32|          0|
    |v118_40_reg_3277                                  |  32|   0|   32|          0|
    |v118_41_reg_3282                                  |  32|   0|   32|          0|
    |v118_42_reg_3287                                  |  32|   0|   32|          0|
    |v118_43_reg_3292                                  |  32|   0|   32|          0|
    |v118_44_reg_2968                                  |  32|   0|   32|          0|
    |v118_45_reg_2973                                  |  32|   0|   32|          0|
    |v118_46_reg_2978                                  |  32|   0|   32|          0|
    |v118_47_reg_2983                                  |  32|   0|   32|          0|
    |v118_48_reg_3452                                  |  32|   0|   32|          0|
    |v118_49_reg_3457                                  |  32|   0|   32|          0|
    |v118_4_reg_3172                                   |  32|   0|   32|          0|
    |v118_50_reg_3462                                  |  32|   0|   32|          0|
    |v118_51_reg_3467                                  |  32|   0|   32|          0|
    |v118_52_reg_3297                                  |  32|   0|   32|          0|
    |v118_53_reg_3302                                  |  32|   0|   32|          0|
    |v118_54_reg_3307                                  |  32|   0|   32|          0|
    |v118_55_reg_3312                                  |  32|   0|   32|          0|
    |v118_56_reg_3317                                  |  32|   0|   32|          0|
    |v118_57_reg_3322                                  |  32|   0|   32|          0|
    |v118_58_reg_3327                                  |  32|   0|   32|          0|
    |v118_59_reg_2988                                  |  32|   0|   32|          0|
    |v118_5_reg_3177                                   |  32|   0|   32|          0|
    |v118_60_reg_2993                                  |  32|   0|   32|          0|
    |v118_61_reg_2998                                  |  32|   0|   32|          0|
    |v118_62_reg_3003                                  |  32|   0|   32|          0|
    |v118_64_reg_3202                                  |  32|   0|   32|          0|
    |v118_6_reg_3182                                   |  32|   0|   32|          0|
    |v118_7_reg_3187                                   |  32|   0|   32|          0|
    |v118_8_reg_3192                                   |  32|   0|   32|          0|
    |v118_9_reg_3197                                   |  32|   0|   32|          0|
    |v118_reg_3332                                     |  32|   0|   32|          0|
    |v140_0_0_addr_reg_2668                            |   8|   0|    8|          0|
    |v140_0_0_load_reg_3008                            |  32|   0|   32|          0|
    |v140_0_1_addr_reg_2673                            |   8|   0|    8|          0|
    |v140_0_1_load_reg_3013                            |  32|   0|   32|          0|
    |v140_0_2_addr_reg_2678                            |   8|   0|    8|          0|
    |v140_0_2_load_reg_3018                            |  32|   0|   32|          0|
    |v140_0_3_addr_reg_2683                            |   8|   0|    8|          0|
    |v140_0_3_load_reg_3023                            |  32|   0|   32|          0|
    |v140_1_0_load_reg_2728                            |  32|   0|   32|          0|
    |v140_1_1_load_reg_2733                            |  32|   0|   32|          0|
    |v140_1_2_load_reg_2738                            |  32|   0|   32|          0|
    |v140_1_3_load_reg_2743                            |  32|   0|   32|          0|
    |v140_2_0_load_reg_2748                            |  32|   0|   32|          0|
    |v140_2_1_load_reg_2753                            |  32|   0|   32|          0|
    |v140_2_2_load_reg_2758                            |  32|   0|   32|          0|
    |v140_2_3_load_reg_2763                            |  32|   0|   32|          0|
    |v140_3_0_load_reg_2520                            |  32|   0|   32|          0|
    |v140_3_1_load_reg_2525                            |  32|   0|   32|          0|
    |v140_3_2_load_reg_2530                            |  32|   0|   32|          0|
    |v140_3_3_load_reg_2535                            |  32|   0|   32|          0|
    |zext_ln324_1_reg_2475                             |   8|   0|   64|         56|
    |add_ln328_reg_2511                                |  64|  32|    8|          0|
    |cmp50_reg_2451                                    |  64|  32|    1|          0|
    |cmp81_3_reg_2471                                  |  64|  32|    1|          0|
    |icmp_ln319_reg_2516                               |  64|  32|    1|          0|
    |v106_10_addr_reg_2828                             |  64|  32|    8|          0|
    |v106_11_addr_reg_2834                             |  64|  32|    8|          0|
    |v106_12_addr_reg_2840                             |  64|  32|    8|          0|
    |v106_13_addr_reg_2846                             |  64|  32|    8|          0|
    |v106_14_addr_reg_2852                             |  64|  32|    8|          0|
    |v106_15_addr_reg_2858                             |  64|  32|    8|          0|
    |v106_1_addr_reg_2774                              |  64|  32|    8|          0|
    |v106_2_addr_reg_2780                              |  64|  32|    8|          0|
    |v106_3_addr_reg_2786                              |  64|  32|    8|          0|
    |v106_4_addr_reg_2792                              |  64|  32|    8|          0|
    |v106_5_addr_reg_2798                              |  64|  32|    8|          0|
    |v106_6_addr_reg_2804                              |  64|  32|    8|          0|
    |v106_7_addr_reg_2810                              |  64|  32|    8|          0|
    |v106_8_addr_reg_2816                              |  64|  32|    8|          0|
    |v106_9_addr_reg_2822                              |  64|  32|    8|          0|
    |v106_addr_reg_2768                                |  64|  32|    8|          0|
    |v115_16_reg_2644                                  |  64|  32|   32|          0|
    |v115_17_reg_2652                                  |  64|  32|   32|          0|
    |v115_18_reg_2620                                  |  64|  32|   32|          0|
    |v115_19_reg_2628                                  |  64|  32|   32|          0|
    |v115_20_reg_2596                                  |  64|  32|   32|          0|
    |v115_21_reg_2604                                  |  64|  32|   32|          0|
    |v115_22_reg_2540                                  |  64|  32|   32|          0|
    |v115_23_reg_2548                                  |  64|  32|   32|          0|
    |v140_0_0_addr_reg_2668                            |  64|  32|    8|          0|
    |v140_0_1_addr_reg_2673                            |  64|  32|    8|          0|
    |v140_0_2_addr_reg_2678                            |  64|  32|    8|          0|
    |v140_0_3_addr_reg_2683                            |  64|  32|    8|          0|
    |zext_ln324_1_reg_2475                             |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |7257|1056| 5692|        112|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node6|  return value|
|v153_0_1_dout            |   in|   32|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_num_data_valid  |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_fifo_cap        |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_empty_n         |   in|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_read            |  out|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_2_dout            |   in|   32|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_num_data_valid  |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_fifo_cap        |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_empty_n         |   in|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_read            |  out|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_3_dout            |   in|   32|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_num_data_valid  |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_fifo_cap        |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_empty_n         |   in|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_read            |  out|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_1_1_dout            |   in|   32|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_num_data_valid  |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_fifo_cap        |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_empty_n         |   in|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_read            |  out|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_2_dout            |   in|   32|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_num_data_valid  |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_fifo_cap        |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_empty_n         |   in|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_read            |  out|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_3_dout            |   in|   32|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_num_data_valid  |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_fifo_cap        |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_empty_n         |   in|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_read            |  out|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_2_1_dout            |   in|   32|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_num_data_valid  |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_fifo_cap        |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_empty_n         |   in|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_read            |  out|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_2_dout            |   in|   32|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_num_data_valid  |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_fifo_cap        |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_empty_n         |   in|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_read            |  out|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_3_dout            |   in|   32|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_num_data_valid  |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_fifo_cap        |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_empty_n         |   in|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_read            |  out|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_3_1_dout            |   in|   32|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_num_data_valid  |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_fifo_cap        |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_empty_n         |   in|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_read            |  out|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_2_dout            |   in|   32|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_num_data_valid  |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_fifo_cap        |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_empty_n         |   in|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_read            |  out|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_3_dout            |   in|   32|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_num_data_valid  |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_fifo_cap        |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_empty_n         |   in|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_read            |  out|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_0_0_dout            |   in|   32|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_num_data_valid  |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_fifo_cap        |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_empty_n         |   in|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_read            |  out|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_1_0_dout            |   in|   32|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_num_data_valid  |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_fifo_cap        |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_empty_n         |   in|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_read            |  out|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_2_0_dout            |   in|   32|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_num_data_valid  |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_fifo_cap        |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_empty_n         |   in|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_read            |  out|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_3_0_dout            |   in|   32|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_num_data_valid  |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_fifo_cap        |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_empty_n         |   in|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_read            |  out|    1|     ap_fifo|      v153_3_0|       pointer|
|v152_0_0_din             |  out|   32|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_num_data_valid  |   in|    9|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_fifo_cap        |   in|    9|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_full_n          |   in|    1|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_write           |  out|    1|     ap_fifo|      v152_0_0|       pointer|
|v152_0_1_din             |  out|   32|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_num_data_valid  |   in|    9|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_fifo_cap        |   in|    9|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_full_n          |   in|    1|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_write           |  out|    1|     ap_fifo|      v152_0_1|       pointer|
|v152_0_2_din             |  out|   32|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_num_data_valid  |   in|    9|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_fifo_cap        |   in|    9|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_full_n          |   in|    1|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_write           |  out|    1|     ap_fifo|      v152_0_2|       pointer|
|v152_0_3_din             |  out|   32|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_num_data_valid  |   in|    9|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_fifo_cap        |   in|    9|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_full_n          |   in|    1|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_write           |  out|    1|     ap_fifo|      v152_0_3|       pointer|
|v152_1_0_din             |  out|   32|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_num_data_valid  |   in|    9|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_fifo_cap        |   in|    9|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_full_n          |   in|    1|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_write           |  out|    1|     ap_fifo|      v152_1_0|       pointer|
|v152_1_1_din             |  out|   32|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_num_data_valid  |   in|    9|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_fifo_cap        |   in|    9|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_full_n          |   in|    1|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_write           |  out|    1|     ap_fifo|      v152_1_1|       pointer|
|v152_1_2_din             |  out|   32|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_num_data_valid  |   in|    9|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_fifo_cap        |   in|    9|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_full_n          |   in|    1|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_write           |  out|    1|     ap_fifo|      v152_1_2|       pointer|
|v152_1_3_din             |  out|   32|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_num_data_valid  |   in|    9|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_fifo_cap        |   in|    9|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_full_n          |   in|    1|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_write           |  out|    1|     ap_fifo|      v152_1_3|       pointer|
|v152_2_0_din             |  out|   32|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_num_data_valid  |   in|    9|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_fifo_cap        |   in|    9|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_full_n          |   in|    1|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_write           |  out|    1|     ap_fifo|      v152_2_0|       pointer|
|v152_2_1_din             |  out|   32|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_num_data_valid  |   in|    9|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_fifo_cap        |   in|    9|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_full_n          |   in|    1|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_write           |  out|    1|     ap_fifo|      v152_2_1|       pointer|
|v152_2_2_din             |  out|   32|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_num_data_valid  |   in|    9|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_fifo_cap        |   in|    9|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_full_n          |   in|    1|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_write           |  out|    1|     ap_fifo|      v152_2_2|       pointer|
|v152_2_3_din             |  out|   32|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_num_data_valid  |   in|    9|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_fifo_cap        |   in|    9|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_full_n          |   in|    1|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_write           |  out|    1|     ap_fifo|      v152_2_3|       pointer|
|v152_3_0_din             |  out|   32|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_num_data_valid  |   in|    9|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_fifo_cap        |   in|    9|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_full_n          |   in|    1|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_write           |  out|    1|     ap_fifo|      v152_3_0|       pointer|
|v152_3_1_din             |  out|   32|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_num_data_valid  |   in|    9|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_fifo_cap        |   in|    9|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_full_n          |   in|    1|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_write           |  out|    1|     ap_fifo|      v152_3_1|       pointer|
|v152_3_2_din             |  out|   32|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_num_data_valid  |   in|    9|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_fifo_cap        |   in|    9|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_full_n          |   in|    1|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_write           |  out|    1|     ap_fifo|      v152_3_2|       pointer|
|v152_3_3_din             |  out|   32|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_num_data_valid  |   in|    9|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_fifo_cap        |   in|    9|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_full_n          |   in|    1|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_write           |  out|    1|     ap_fifo|      v152_3_3|       pointer|
|v140_0_0_address0        |  out|    8|   ap_memory|      v140_0_0|         array|
|v140_0_0_ce0             |  out|    1|   ap_memory|      v140_0_0|         array|
|v140_0_0_q0              |   in|   32|   ap_memory|      v140_0_0|         array|
|v140_0_1_address0        |  out|    8|   ap_memory|      v140_0_1|         array|
|v140_0_1_ce0             |  out|    1|   ap_memory|      v140_0_1|         array|
|v140_0_1_q0              |   in|   32|   ap_memory|      v140_0_1|         array|
|v140_0_2_address0        |  out|    8|   ap_memory|      v140_0_2|         array|
|v140_0_2_ce0             |  out|    1|   ap_memory|      v140_0_2|         array|
|v140_0_2_q0              |   in|   32|   ap_memory|      v140_0_2|         array|
|v140_0_3_address0        |  out|    8|   ap_memory|      v140_0_3|         array|
|v140_0_3_ce0             |  out|    1|   ap_memory|      v140_0_3|         array|
|v140_0_3_q0              |   in|   32|   ap_memory|      v140_0_3|         array|
|v140_1_0_address0        |  out|    8|   ap_memory|      v140_1_0|         array|
|v140_1_0_ce0             |  out|    1|   ap_memory|      v140_1_0|         array|
|v140_1_0_q0              |   in|   32|   ap_memory|      v140_1_0|         array|
|v140_1_1_address0        |  out|    8|   ap_memory|      v140_1_1|         array|
|v140_1_1_ce0             |  out|    1|   ap_memory|      v140_1_1|         array|
|v140_1_1_q0              |   in|   32|   ap_memory|      v140_1_1|         array|
|v140_1_2_address0        |  out|    8|   ap_memory|      v140_1_2|         array|
|v140_1_2_ce0             |  out|    1|   ap_memory|      v140_1_2|         array|
|v140_1_2_q0              |   in|   32|   ap_memory|      v140_1_2|         array|
|v140_1_3_address0        |  out|    8|   ap_memory|      v140_1_3|         array|
|v140_1_3_ce0             |  out|    1|   ap_memory|      v140_1_3|         array|
|v140_1_3_q0              |   in|   32|   ap_memory|      v140_1_3|         array|
|v140_2_0_address0        |  out|    8|   ap_memory|      v140_2_0|         array|
|v140_2_0_ce0             |  out|    1|   ap_memory|      v140_2_0|         array|
|v140_2_0_q0              |   in|   32|   ap_memory|      v140_2_0|         array|
|v140_2_1_address0        |  out|    8|   ap_memory|      v140_2_1|         array|
|v140_2_1_ce0             |  out|    1|   ap_memory|      v140_2_1|         array|
|v140_2_1_q0              |   in|   32|   ap_memory|      v140_2_1|         array|
|v140_2_2_address0        |  out|    8|   ap_memory|      v140_2_2|         array|
|v140_2_2_ce0             |  out|    1|   ap_memory|      v140_2_2|         array|
|v140_2_2_q0              |   in|   32|   ap_memory|      v140_2_2|         array|
|v140_2_3_address0        |  out|    8|   ap_memory|      v140_2_3|         array|
|v140_2_3_ce0             |  out|    1|   ap_memory|      v140_2_3|         array|
|v140_2_3_q0              |   in|   32|   ap_memory|      v140_2_3|         array|
|v140_3_0_address0        |  out|    8|   ap_memory|      v140_3_0|         array|
|v140_3_0_ce0             |  out|    1|   ap_memory|      v140_3_0|         array|
|v140_3_0_q0              |   in|   32|   ap_memory|      v140_3_0|         array|
|v140_3_1_address0        |  out|    8|   ap_memory|      v140_3_1|         array|
|v140_3_1_ce0             |  out|    1|   ap_memory|      v140_3_1|         array|
|v140_3_1_q0              |   in|   32|   ap_memory|      v140_3_1|         array|
|v140_3_2_address0        |  out|    8|   ap_memory|      v140_3_2|         array|
|v140_3_2_ce0             |  out|    1|   ap_memory|      v140_3_2|         array|
|v140_3_2_q0              |   in|   32|   ap_memory|      v140_3_2|         array|
|v140_3_3_address0        |  out|    8|   ap_memory|      v140_3_3|         array|
|v140_3_3_ce0             |  out|    1|   ap_memory|      v140_3_3|         array|
|v140_3_3_q0              |   in|   32|   ap_memory|      v140_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

