INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/multiplier4by3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier4by3
INFO: [VRFC 10-2458] undeclared symbol fa1_co, assumed default net type wire [/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/multiplier4by3.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cr1tterp0wer/CSC340Lab3/CSC340Lab3.srcs/sources_1/new/myAnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAnd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sim_1/new/multiplier4by3TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier4by3TEST
