.. |fpga_name| replace:: Xilinx Vitis-enabled U250
.. |hwdb_entry_name| replace:: ``vitis_firesim_rocket_singlecore_no_nic``
.. |hwdb_entry_name_non_code| replace:: vitis_firesim_rocket_singlecore_no_nic
.. |bit_file_type| replace:: ``xclbin``
.. |builder_name| replace:: Xilinx Vitis
.. |bit_builder_path| replace:: ``bit-builder-recipes/vitis.yaml``

.. warning:: **We highly recommend using the standard U250 flow instead of this
   Vitis-based flow. You can find the standard flow here:** :ref:`u250-standard-flow`.

.. include:: Xilinx-Bitstream-Template.rst
