10

dir
121
https://github.com/openrisc/orpsoc-cores/trunk/systems/or1200-generic/bench/verilog/include
https://github.com/openrisc/orpsoc-cores



2014-05-22T19:40:19.000000Z
69
franck.jullien














1ea6d8a5-a690-ea7d-096b-ce57b7db7bff

timescale.v
file




2014-05-26T12:37:07.791697Z
b0edf6b0f93f427fe068e76dc36bcfec
2014-05-22T19:40:19.000000Z
2
franck.jullien





















19

uart_defines.v
file




2014-05-26T12:37:07.791697Z
cd8712a73644bab308bb1ccfda54a4b7
2014-05-22T19:40:19.000000Z
69
franck.jullien





















11074

or1200_defines.v
file




2014-05-26T12:37:07.791697Z
52d913ddcde23e51e4b761970ccad14b
2014-05-22T19:40:19.000000Z
2
franck.jullien





















52936

