
---------- Begin Simulation Statistics ----------
final_tick                               1993733721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    98877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23927.61                       # Real time elapsed on the host
host_tick_rate                               83323553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358287984                       # Number of instructions simulated
sim_ops                                    2365898111                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.993734                       # Number of seconds simulated
sim_ticks                                1993733721500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.573922                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              303455921                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           350516546                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         32437892                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458325622                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40813728                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       41057236                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          243508                       # Number of indirect misses.
system.cpu0.branchPred.lookups              595698491                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3903269                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901245                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17807404                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 534988060                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61317872                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717960                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      207215175                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142334963                       # Number of instructions committed
system.cpu0.commit.committedOps            2144241497                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3491090287                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614204                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.382829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2459100894     70.44%     70.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    620739345     17.78%     88.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    135657523      3.89%     92.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    141828700      4.06%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     44718106      1.28%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16456452      0.47%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3896419      0.11%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7374976      0.21%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61317872      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3491090287                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43216073                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071810546                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668859544                       # Number of loads committed
system.cpu0.commit.membars                    3807645                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807651      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188029903     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670760781     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259523538     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144241497                       # Class of committed instruction
system.cpu0.commit.refs                     930284347                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142334963                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144241497                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.848207                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.848207                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            442823012                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             14636304                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292812268                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2392726977                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1398672736                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1661563796                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17823305                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23740292                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8474136                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  595698491                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                405195819                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2127217056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12248087                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2456784194                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           82                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               64907608                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150449                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1369685788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         344269649                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620482                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3529356985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.697531                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.923407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1796234519     50.89%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1286472719     36.45%     87.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               235827662      6.68%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165336143      4.68%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32917115      0.93%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6996975      0.20%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1763298      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     469      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808085      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3529356985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      430121613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19224167                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               556837392                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.584225                       # Inst execution rate
system.cpu0.iew.exec_refs                  1043046033                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278018820                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              344893495                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            771347683                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3743943                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8442178                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           283673450                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2351420401                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            765027213                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13756578                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2313227337                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1831255                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9902114                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17823305                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13861784                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       238634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35770376                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       149857                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16171                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     11725367                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    102488139                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     22248647                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16171                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1895251                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      17328916                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1015092343                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2287220336                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838270                       # average fanout of values written-back
system.cpu0.iew.wb_producers                850921713                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.577657                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2287491641                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2815690390                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1472662195                       # number of integer regfile writes
system.cpu0.ipc                              0.541065                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.541065                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810689      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1253100363     53.85%     54.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650178      0.80%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802473      0.16%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           770996473     33.13%     88.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          276623687     11.89%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2326983915                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2870359                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001234                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 508611     17.72%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1894922     66.02%     83.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               466808     16.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2326043529                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8186373511                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2287220284                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2558613970                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2340201749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2326983915                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11218652                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      207178901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           178445                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5500692                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     60469920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3529356985                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.659322                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855761                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1895408050     53.70%     53.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1107800328     31.39%     85.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          386016810     10.94%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          119068440      3.37%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17959672      0.51%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1277591      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1294573      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             301602      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             229919      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3529356985                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.587700                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34648548                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5742779                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           771347683                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          283673450                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3959478598                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27988894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              371441139                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365600615                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12417573                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1415181973                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26169217                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63817                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2893240838                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2380909785                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1545409144                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1651730991                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33709017                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17823305                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             72935400                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179808525                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2893240794                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        244177                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9196                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27946086                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9183                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5781190035                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4741209248                       # The number of ROB writes
system.cpu0.timesIdled                       45729898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3019                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.703102                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14107112                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16460445                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1720388                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22744665                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            672525                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683474                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10949                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25996222                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60018                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1900999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1449817                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20324766                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1899608                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12611156                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84591322                       # Number of instructions committed
system.cpu1.commit.committedOps              86492539                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    482032820                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.179433                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818698                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    445350735     92.39%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17964593      3.73%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6366781      1.32%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6059212      1.26%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1839452      0.38%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       517450      0.11%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1770097      0.37%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       264892      0.05%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1899608      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    482032820                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              976083                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81497180                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23226934                       # Number of loads committed
system.cpu1.commit.membars                    3802092                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802092      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51391552     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25127933     29.05%     92.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6170818      7.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86492539                       # Class of committed instruction
system.cpu1.commit.refs                      31298763                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84591322                       # Number of Instructions Simulated
system.cpu1.committedOps                     86492539                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.754685                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.754685                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            418607594                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               278714                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13384646                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104804490                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17319944                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42647188                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1452082                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               755919                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4539443                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25996222                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15215870                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465178026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350219                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107667586                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3445306                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053403                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17665541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14779637                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221176                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         484566251                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.659227                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               416406502     85.93%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41711315      8.61%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16017266      3.31%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7421318      1.53%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1958656      0.40%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  582039      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  468880      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     259      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           484566251                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2230131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1546876                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22013878                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195171                       # Inst execution rate
system.cpu1.iew.exec_refs                    34227365                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8723451                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              362865961                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26222378                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901882                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1501759                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9316632                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99085299                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25503914                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1384394                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             95008578                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1647987                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4232971                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1452082                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8360991                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        70708                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          856563                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28234                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3352                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6676                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2995444                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1244803                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3352                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542104                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1004772                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52196009                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93746790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818388                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42716589                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.192579                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93801283                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119646140                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61686766                       # number of integer regfile writes
system.cpu1.ipc                              0.173771                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173771                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802295      3.94%      3.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57887226     60.05%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27766133     28.81%     92.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6937158      7.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              96392972                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2205287                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022878                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 376495     17.07%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1611269     73.06%     90.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               217519      9.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94795948                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         679713770                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93746778                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111680426                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93381196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96392972                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704103                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12592759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           156316                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           374                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6302417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    484566251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198926                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          425030703     87.71%     87.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37537351      7.75%     95.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13633106      2.81%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4315579      0.89%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2770325      0.57%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             490297      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             532195      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             136843      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             119852      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      484566251                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198015                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13284533                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1742557                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26222378                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9316632                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       486796382                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3500649862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              385156226                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56653598                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12501602                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19589438                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4440180                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                85303                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130601083                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102735913                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67230980                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43581859                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17161804                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1452082                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             34759227                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10577382                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130601071                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27419                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               843                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26615273                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           842                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   579235893                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200752249                       # The number of ROB writes
system.cpu1.timesIdled                          79280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.220178                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10519038                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12640009                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1157388                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18093229                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            542362                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         552651                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           10289                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20209746                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35553                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901000                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           927450                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16235645                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1697779                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703712                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9307771                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70429221                       # Number of instructions committed
system.cpu2.commit.committedOps              72330423                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    457991697                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.157930                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.784030                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    427944310     93.44%     93.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14806561      3.23%     96.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5037382      1.10%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4831304      1.05%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1243437      0.27%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       435094      0.10%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1747074      0.38%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       248756      0.05%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1697779      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    457991697                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              817846                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67860297                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19706533                       # Number of loads committed
system.cpu2.commit.membars                    3802075                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802075      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42268303     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21607533     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4652368      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72330423                       # Class of committed instruction
system.cpu2.commit.refs                      26259913                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70429221                       # Number of Instructions Simulated
system.cpu2.committedOps                     72330423                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.552532                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.552532                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            410630082                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               239672                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10004466                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              85406438                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13381482                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30767474                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                928989                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               657731                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4084203                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20209746                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12892233                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    444096121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               231553                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      87171535                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                2317854                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.043792                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14537162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11061400                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.188892                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         459792230                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.193726                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.616239                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               405248793     88.14%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32350977      7.04%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13152075      2.86%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6696836      1.46%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1662500      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  408827      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  271827      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           459792230                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1697478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1001552                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17515475                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.170564                       # Inst execution rate
system.cpu2.iew.exec_refs                    28367240                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6908134                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              355395222                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             21867296                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1901885                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           953527                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7242851                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           81625907                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21459106                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           866794                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             78713367                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1410726                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3768926                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                928989                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7624727                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        52033                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          690308                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24568                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1944                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         6821                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2160763                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       689471                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1944                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       336663                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        664889                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 44878314                       # num instructions consuming a value
system.cpu2.iew.wb_count                     77891756                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831606                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37321093                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.168783                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      77932215                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98308068                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52054307                       # number of integer regfile writes
system.cpu2.ipc                              0.152613                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.152613                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802289      4.78%      4.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47135276     59.23%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23581055     29.63%     93.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5061388      6.36%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              79580161                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2152661                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027050                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 371999     17.28%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1578816     73.34%     90.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               201842      9.38%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77930517                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         621275338                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     77891744                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         90922871                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75921809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 79580161                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5704098                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9295483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           170153                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4412801                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    459792230                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.173079                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.611803                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          410439568     89.27%     89.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32301798      7.03%     96.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9870554      2.15%     98.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3420317      0.74%     99.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2591586      0.56%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             436745      0.09%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             501978      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             123105      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             106579      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      459792230                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.172442                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12370683                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1342431                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            21867296                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7242851                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       461489708                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3525959016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              377327172                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48029545                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12750274                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15276966                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3902589                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                73311                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105715632                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              84027670                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           56062622                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31674258                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              17198942                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                928989                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             34556461                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8033077                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105715620                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28384                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               858                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 25954864                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   537930994                       # The number of ROB reads
system.cpu2.rob.rob_writes                  165083787                       # The number of ROB writes
system.cpu2.timesIdled                          54509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.580340                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8594108                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9282865                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1445864                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17389438                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            417824                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         598284                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          180460                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18998721                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14077                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900983                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           961738                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13554847                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1580661                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       13271083                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60932478                       # Number of instructions committed
system.cpu3.commit.committedOps              62833652                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    404363077                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155389                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.784130                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    378360494     93.57%     93.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12905163      3.19%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4402293      1.09%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4114495      1.02%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       866184      0.21%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       363962      0.09%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1538191      0.38%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       231634      0.06%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1580661      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    404363077                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669249                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58679301                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413235                       # Number of loads committed
system.cpu3.commit.membars                    3802038                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802038      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36006475     57.30%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314218     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3710777      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62833652                       # Class of committed instruction
system.cpu3.commit.refs                      23025007                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60932478                       # Number of Instructions Simulated
system.cpu3.committedOps                     62833652                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.682781                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.682781                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            359622469                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               490546                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7991327                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              81048533                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12797714                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 29516869                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                962592                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               949802                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3821777                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18998721                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12792286                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    391273037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               183292                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      88073053                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2893436                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046657                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14001665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9011932                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.216290                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         406721421                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.223589                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.688894                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               352698362     86.72%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31797028      7.82%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13508397      3.32%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5327205      1.31%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1858166      0.46%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  483806      0.12%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1048206      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     242      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           406721421                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         476960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1013134                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15100412                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168512                       # Inst execution rate
system.cpu3.iew.exec_refs                    24538369                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5786584                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              311322796                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20988124                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2244168                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           920929                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6605407                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           76092614                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18751785                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           602630                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68617990                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1348146                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3663998                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                962592                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7117417                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        38380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          529050                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19891                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          790                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         2071                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3574889                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       993635                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           790                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       499318                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        513816                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39576404                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68123595                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.844644                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33427954                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167298                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68146764                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                85297094                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45719861                       # number of integer regfile writes
system.cpu3.ipc                              0.149638                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.149638                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802257      5.49%      5.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             40744448     58.86%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20770186     30.01%     94.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3903581      5.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69220620                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2088856                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030177                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 358584     17.17%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1545188     73.97%     91.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               185080      8.86%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              67507203                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         547440935                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68123583                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         89352248                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  69310782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69220620                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6781832                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       13258961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           189446                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1078169                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8229778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    406721421                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.170192                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.610942                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          363890223     89.47%     89.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28309953      6.96%     96.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8262384      2.03%     98.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2663031      0.65%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2520634      0.62%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             418008      0.10%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             460691      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             111892      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              84605      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      406721421                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.169992                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         13923423                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1480877                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20988124                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6605407                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       407198381                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3580249309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              329994268                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42091482                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              10931877                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14717784                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3582047                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                47380                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             97844465                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78949293                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           53355252                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 30201976                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              15846153                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                962592                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30813511                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                11263770                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        97844453                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31290                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               885                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23027156                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           884                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   478885838                       # The number of ROB reads
system.cpu3.rob.rob_writes                  154569892                       # The number of ROB writes
system.cpu3.timesIdled                          15409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         21854725                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             17686424                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45993329                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            5183964                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4487703                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27721301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      55322268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1358230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       313453                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    101860336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9229658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204556808                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9543111                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22656078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5651393                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21949452                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1047                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            684                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5039424                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5039368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22656078                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     83017707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               83017707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2134197696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2134197696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27721416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27721416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27721416                       # Request fanout histogram
system.membus.respLayer1.occupancy       142192100850                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         83905538261                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13879177669.291338                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   82345082044.083130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.06%     96.06% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     96.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7.5e+11-8e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 771044496500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   231078157500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1762655564000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12821955                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12821955                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12821955                       # number of overall hits
system.cpu2.icache.overall_hits::total       12821955                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        70278                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         70278                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        70278                       # number of overall misses
system.cpu2.icache.overall_misses::total        70278                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1946680500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1946680500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1946680500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1946680500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12892233                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12892233                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12892233                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12892233                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005451                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005451                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 27699.713993                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27699.713993                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 27699.713993                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27699.713993                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    61.272727                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        63021                       # number of writebacks
system.cpu2.icache.writebacks::total            63021                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7225                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7225                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7225                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7225                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        63053                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        63053                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        63053                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        63053                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1748615000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1748615000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1748615000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1748615000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004891                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004891                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004891                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004891                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27732.463166                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27732.463166                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27732.463166                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27732.463166                       # average overall mshr miss latency
system.cpu2.icache.replacements                 63021                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12821955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12821955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        70278                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        70278                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1946680500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1946680500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12892233                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12892233                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 27699.713993                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27699.713993                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7225                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7225                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        63053                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        63053                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1748615000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1748615000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004891                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004891                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27732.463166                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27732.463166                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994609                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12834852                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            63021                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           203.659923                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        333381000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994609                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999832                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25847519                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25847519                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20297489                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20297489                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20297489                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20297489                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4911298                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4911298                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4911298                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4911298                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 681795594136                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 681795594136                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 681795594136                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 681795594136                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25208787                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25208787                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25208787                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25208787                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.194825                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.194825                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.194825                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.194825                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 138821.874408                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138821.874408                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 138821.874408                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138821.874408                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6012716                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1064967                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            51240                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7440                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   117.344184                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   143.140726                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1964930                       # number of writebacks
system.cpu2.dcache.writebacks::total          1964930                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3680114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3680114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3680114                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3680114                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1231184                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1231184                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1231184                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1231184                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 157627554926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 157627554926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 157627554926                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 157627554926                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048839                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048839                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048839                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048839                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 128029.242523                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 128029.242523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 128029.242523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 128029.242523                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1964930                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17697745                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17697745                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2859086                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2859086                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 360254727500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 360254727500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20556831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20556831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.139082                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.139082                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 126003.459672                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 126003.459672                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2242050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2242050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       617036                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       617036                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  75991436500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  75991436500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 123155.596270                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123155.596270                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2599744                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2599744                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2052212                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2052212                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 321540866636                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 321540866636                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4651956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4651956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.441150                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.441150                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 156680.141543                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 156680.141543                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1438064                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1438064                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614148                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614148                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  81636118426                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  81636118426                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 132925.806851                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 132925.806851                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5598500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5598500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.398165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.398165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25799.539171                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25799.539171                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       800500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       800500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.117431                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.117431                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12507.812500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12507.812500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1048000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1048000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.441799                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.441799                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6275.449102                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6275.449102                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       901000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       901000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.439153                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.439153                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5427.710843                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5427.710843                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       482000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       482000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       463000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       463000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154879                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154879                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746121                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746121                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  79296357000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  79296357000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392489                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392489                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106278.146574                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106278.146574                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746120                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746120                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  78550236000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  78550236000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392488                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392488                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105278.287675                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105278.287675                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.657111                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23430029                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1977136                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.850489                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        333392500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.657111                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.926785                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.926785                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56198586                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56198586                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15167761703.389830                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   85357013981.908325                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     95.76%     95.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7.5e+11-8e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 771044864000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   203937840500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1789795881000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12773638                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12773638                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12773638                       # number of overall hits
system.cpu3.icache.overall_hits::total       12773638                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18648                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18648                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18648                       # number of overall misses
system.cpu3.icache.overall_misses::total        18648                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    546534500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    546534500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    546534500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    546534500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12792286                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12792286                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12792286                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12792286                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001458                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001458                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001458                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001458                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 29307.941870                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29307.941870                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 29307.941870                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29307.941870                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          574                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.266667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17629                       # number of writebacks
system.cpu3.icache.writebacks::total            17629                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          987                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          987                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17661                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17661                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17661                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17661                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    502003500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    502003500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    502003500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    502003500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001381                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001381                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001381                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001381                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28424.409716                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28424.409716                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28424.409716                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28424.409716                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17629                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12773638                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12773638                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18648                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18648                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    546534500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    546534500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12792286                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12792286                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001458                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001458                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 29307.941870                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29307.941870                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          987                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17661                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17661                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    502003500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    502003500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28424.409716                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28424.409716                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994541                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12548767                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17629                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           711.825231                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        338723000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994541                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999829                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25602233                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25602233                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17289710                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17289710                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17289710                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17289710                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4492155                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4492155                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4492155                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4492155                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 614075490923                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 614075490923                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 614075490923                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 614075490923                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21781865                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21781865                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21781865                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21781865                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206234                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206234                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206234                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206234                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 136699.533058                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136699.533058                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 136699.533058                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136699.533058                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5232894                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       738904                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            37895                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5072                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   138.089299                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   145.682965                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1696425                       # number of writebacks
system.cpu3.dcache.writebacks::total          1696425                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3391174                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3391174                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3391174                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3391174                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1100981                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1100981                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1100981                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1100981                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 141335285547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 141335285547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 141335285547                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 141335285547                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 128372.138617                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128372.138617                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 128372.138617                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128372.138617                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1696425                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15449782                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15449782                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2621717                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2621717                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 327274909500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 327274909500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18071499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18071499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.145075                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.145075                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 124832.279571                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 124832.279571                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2055254                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2055254                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       566463                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       566463                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  70845279500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  70845279500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031346                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031346                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 125066.031674                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 125066.031674                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1839928                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1839928                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1870438                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1870438                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 286800581423                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 286800581423                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3710366                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3710366                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.504111                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.504111                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 153333.380429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 153333.380429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1335920                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1335920                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  70490006047                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  70490006047                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144061                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144061                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131875.832146                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131875.832146                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6328500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6328500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.367459                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.367459                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31485.074627                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31485.074627                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111517                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111517                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15336.065574                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15336.065574                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1660000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1660000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.466321                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.466321                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9222.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9222.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1502000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1502000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.463731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.463731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8391.061453                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8391.061453                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       509000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       509000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       488000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       488000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299452                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299452                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601531                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601531                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  66054722500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  66054722500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900983                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900983                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316432                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316432                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109811.003090                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109811.003090                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601531                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601531                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  65453191500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  65453191500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316432                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316432                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108811.003090                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108811.003090                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.213716                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20290257                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1702303                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.919298                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        338734500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.213716                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.850429                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.850429                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49069891                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49069891                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    823203264.705882                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1416136178.524113                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        94000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4794637500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1979739266000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13994455500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347575663                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347575663                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347575663                       # number of overall hits
system.cpu0.icache.overall_hits::total      347575663                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57620155                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57620155                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57620155                       # number of overall misses
system.cpu0.icache.overall_misses::total     57620155                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 880990327496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 880990327496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 880990327496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 880990327496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    405195818                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    405195818                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    405195818                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    405195818                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142203                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142203                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142203                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142203                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15289.620923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15289.620923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15289.620923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15289.620923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4502                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.275000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53541022                       # number of writebacks
system.cpu0.icache.writebacks::total         53541022                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4079100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4079100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4079100                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4079100                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53541055                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53541055                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53541055                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53541055                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 756677214997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 756677214997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 756677214997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 756677214997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132136                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132136                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132136                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132136                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14132.654185                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14132.654185                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14132.654185                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14132.654185                       # average overall mshr miss latency
system.cpu0.icache.replacements              53541022                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347575663                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347575663                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57620155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57620155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 880990327496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 880990327496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    405195818                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    405195818                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142203                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142203                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15289.620923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15289.620923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4079100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4079100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53541055                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53541055                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 756677214997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 756677214997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132136                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132136                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14132.654185                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14132.654185                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          401115334                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53541022                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.491738                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        863932690                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       863932690                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    920029332                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       920029332                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    920029332                       # number of overall hits
system.cpu0.dcache.overall_hits::total      920029332                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55901913                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55901913                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55901913                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55901913                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1827770667221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1827770667221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1827770667221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1827770667221                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    975931245                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    975931245                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    975931245                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    975931245                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057281                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057281                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057281                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057281                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32696.030764                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32696.030764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32696.030764                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32696.030764                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19239388                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1754889                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           254315                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14265                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.651802                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   123.020610                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42675097                       # number of writebacks
system.cpu0.dcache.writebacks::total         42675097                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13902080                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13902080                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13902080                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13902080                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     41999833                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     41999833                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     41999833                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     41999833                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 826533013920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 826533013920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 826533013920                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 826533013920                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043036                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043036                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043036                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043036                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19679.435723                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19679.435723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19679.435723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19679.435723                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42675097                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    673524451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      673524451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42889282                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42889282                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1187756162500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1187756162500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716413733                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716413733                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059867                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059867                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27693.542701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27693.542701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8066566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8066566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34822716                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34822716                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 615857006500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 615857006500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17685.496057                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17685.496057                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246504881                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246504881                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13012631                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13012631                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 640014504721                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 640014504721                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259517512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259517512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49184.096953                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49184.096953                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5835514                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5835514                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7177117                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7177117                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 210676007420                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 210676007420                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027656                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027656                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29353.848825                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29353.848825                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4133                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4133                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2015                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2015                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16116500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16116500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.327749                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.327749                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7998.263027                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7998.263027                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1638500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1638500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004717                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004717                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        56500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5759                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5759                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          285                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          285                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3019000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3019000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6044                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6044                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047154                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10592.982456                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10592.982456                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          281                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          281                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2741000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2741000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046492                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9754.448399                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9754.448399                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210115                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210115                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691130                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691130                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72506546000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72506546000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 104910.141363                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 104910.141363                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691130                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691130                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  71815416000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  71815416000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 103910.141363                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 103910.141363                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.937484                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          963940665                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42690648                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.579668                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.937484                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998046                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998046                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1998380044                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1998380044                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            52275916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39917160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               86788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              303451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               55059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              269030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              230855                       # number of demand (read+write) hits
system.l2.demand_hits::total                 93153399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           52275916                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39917160                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              86788                       # number of overall hits
system.l2.overall_hits::.cpu1.data             303451                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              55059                       # number of overall hits
system.l2.overall_hits::.cpu2.data             269030                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15140                       # number of overall hits
system.l2.overall_hits::.cpu3.data             230855                       # number of overall hits
system.l2.overall_hits::total                93153399                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1265136                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2749969                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1777157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1689756                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1459277                       # number of demand (read+write) misses
system.l2.demand_misses::total                8962199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1265136                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2749969                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10389                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1777157                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7994                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1689756                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2521                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1459277                       # number of overall misses
system.l2.overall_misses::total               8962199                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  98794020808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 339093460554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1190552289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 236247804908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    983545240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 227777715719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    286108933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 199323301177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1103696509628                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  98794020808                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 339093460554                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1190552289                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 236247804908                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    983545240                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 227777715719                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    286108933                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 199323301177                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1103696509628                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53541052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42667129                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           97177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2080608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           63053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1958786                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1690132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102115598                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53541052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42667129                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          97177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2080608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          63053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1958786                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1690132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102115598                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.023629                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.106908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.854153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.126782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.862655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.142744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.863410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.023629                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.106908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.854153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.126782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.862655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.142744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.863410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78089.644756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123308.102947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 114597.390413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 132935.809784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 123035.431574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 134799.175573                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 113490.255058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 136590.449364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123150.189996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78089.644756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123308.102947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 114597.390413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 132935.809784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 123035.431574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 134799.175573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 113490.255058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 136590.449364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123150.189996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           12181506                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    408023                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.854949                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18486648                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5651393                       # number of writebacks
system.l2.writebacks::total                   5651393                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         206057                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          61630                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          51653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          42539                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              363633                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        206057                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           583                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         61630                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         51653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         42539                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             363633                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1264809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2543912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1715527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1638103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1416738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8598566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1264809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2543912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1715527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1638103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1416738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19435718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28034284                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  86119354321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 298501532798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1045896801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 213971551203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    866780746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 207010228714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    240104940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 181447791607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 989203241130                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  86119354321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 298501532798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1045896801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 213971551203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    866780746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 207010228714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    240104940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 181447791607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2039823945264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3029027186394                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.023623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.100909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.824532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.118281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.836285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.125304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.838241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.023623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.100909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.824532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.118281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.836285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.125304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.838241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68088.821570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117339.567091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 106658.862023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124726.425876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 116221.607133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 126371.924546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 108497.487573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 128074.345156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115042.815410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68088.821570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117339.567091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 106658.862023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124726.425876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 116221.607133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 126371.924546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 108497.487573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 128074.345156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104952.332878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108047.246236                       # average overall mshr miss latency
system.l2.replacements                       36714061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12436020                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12436020                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12436020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12436020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     89184803                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         89184803                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     89184803                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     89184803                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19435718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19435718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2039823945264                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2039823945264                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104952.332878                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104952.332878                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   60                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                145                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       424500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       165500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       590000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.917647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.527778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.707317                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5442.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9194.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4068.965517                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       604000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       499000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       391000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3063500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.917647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.527778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.702439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.794872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 29352.941176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20578.947368                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21274.305556                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       104500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       135000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.695652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.619048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1906.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3732.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1153.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1191500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       323500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       539000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2314500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.619048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.716049                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19858.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20218.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20038.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19962.962963                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19952.586207                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6211667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           132109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           125853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           108196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6577825                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1669605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1269296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1216443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1016087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5171431                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 202566586037                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160366913607                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 155457283195                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 131749132616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  650139915455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7881272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1401405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1342296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1124283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11749256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.211845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.903764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.440150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 121326.053789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126343.196234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127796.603043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129663.240073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125717.604171                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        86650                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19443                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        15311                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        12872                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           134276                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1582955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1249853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1201132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1003215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5037155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 179823194241                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 146056067553                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 141962725373                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 120442108631                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 588284095798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.200850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.891857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.894834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.892315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.428721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113599.688078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116858.596613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118190.777844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120056.128179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116788.960395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      52275916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         86788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         55059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52432903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1265136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1286040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  98794020808                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1190552289                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    983545240                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    286108933                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 101254227270                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53541052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        97177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        63053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53718943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.023629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.106908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.126782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.142744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78089.644756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 114597.390413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 123035.431574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 113490.255058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78733.342097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          327                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          583                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          536                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1754                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1264809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1284286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  86119354321                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1045896801                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    866780746                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    240104940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  88272136808                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.023623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.100909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.118281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.125304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68088.821570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 106658.862023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 116221.607133                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 108497.487573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68732.460533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33705493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       171342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       143177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       122659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34142671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1080364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       507861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       473313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       443190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2504728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 136526874517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  75880891301                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  72320432524                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  67574168561                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 352302366903                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34785857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       616490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       565849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36647399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.747731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.767755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.783230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 126371.180933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 149412.715883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 152796.209958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 152472.232137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 140654.940138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       119407                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        42187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        36342                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        29667                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       227603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       960957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       465674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       436971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       413523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2277125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 118678338557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  67915483650                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  65047503341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  61005682976                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 312647008524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.685618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.708805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.730801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 123500.155113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 145843.409016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 148860.000643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 147526.698578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 137299.010166                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          138                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               580                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         7730                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6447                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5897                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         6235                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           26309                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     57444093                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     43224106                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     34522671                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     44215059                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    179405929                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         7931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6559                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         6026                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         26889                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.974656                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.982924                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.978593                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.978346                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.978430                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7431.318629                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6704.530169                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5854.276920                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7091.428869                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6819.184652                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          703                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          510                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          393                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          520                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2126                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7027                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5937                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5504                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5715                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        24183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    145227765                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    123695779                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    114567895                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    119158803                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    502650242                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.886017                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.905168                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.913375                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.896752                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.899364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20667.107585                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20834.727809                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20815.387900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20850.184252                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20785.272381                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999945                       # Cycle average of tags in use
system.l2.tags.total_refs                   222470222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36716767                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.059091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.139881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.428169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.081522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.126298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.020742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.120903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.104637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.946781                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.455311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.296043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1666826287                       # Number of tag accesses
system.l2.tags.data_accesses               1666826287                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      80947776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     162987264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        627584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109827584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        477312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     104864512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        141632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      90689600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1221945280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1772508544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     80947776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       627584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       477312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       141632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      82194304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361689152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361689152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1264809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2546676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1716056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1638508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1417025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19092895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27695446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5651393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5651393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         40601097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         81749765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           314778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55086385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           239406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         52597050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            71039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         45487318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    612892919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             889039757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     40601097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       314778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       239406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        71039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41226320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181412968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181412968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181412968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        40601097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        81749765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          314778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55086385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          239406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        52597050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           71039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        45487318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    612892919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1070452725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5535245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1264809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2419510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1696473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1609600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1378152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19074690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012097156750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            39620109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5222990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27695446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5651393                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27695446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5651393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 232735                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                116148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1416153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1406320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1686120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3521869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1573588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1928920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1689296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1570755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1573387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1512096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1693256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1491022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1482309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1601020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1439466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1877134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            301958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            372336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            424538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            428517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            380001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            355621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           362261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           362827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           312086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320184                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1550192708447                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               137313555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2065118539697                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     56447.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75197.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21650328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2745953                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27695446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5651393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2701114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1997942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2176641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2079432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1789193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1527138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1310136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1171480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1055539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  973287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1310092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4052326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2182954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 814243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 745536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 670610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 537348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 279490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  59880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 112039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 253844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 297489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 323459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 345185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 362249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 359300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 357670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 348772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 337134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 331078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  56551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  32159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  19336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  28229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  40502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  43090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  44415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  44827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  45515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  46195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  45922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  46094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  46960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  50873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8601651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.518678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.659805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.859994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3418164     39.74%     39.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2583002     30.03%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       626422      7.28%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       549629      6.39%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       399508      4.64%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       273081      3.17%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       157974      1.84%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        86674      1.01%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       507197      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8601651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      80.319104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.222224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1480.953101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       341919    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.174591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           315450     92.26%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1480      0.43%     92.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17651      5.16%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4312      1.26%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1601      0.47%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              773      0.23%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              342      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              159      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               88      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1757613504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14895040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               354254464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1772508544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361689152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       881.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    889.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1993733693500                       # Total gap between requests
system.mem_ctrls.avgGap                      59787.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     80947776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    154848640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       627584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    108574272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       477312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    103014400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       141632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     88201728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1220780160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    354254464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 40601096.890259929001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 77667663.605297550559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 314778.244071546651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 54457759.744522638619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 239406.092625494086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 51669086.442745409906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 71038.573743660279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 44239472.427461773157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 612308527.881816267967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177683940.528163462877                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1264809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2546676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1716056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1638508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1417025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19092895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5651393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  34168699430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 193539947981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    630108246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 142324001593                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    549934435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 138681094941                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    146301154                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 122476216614                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1432602235303                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48480372162304                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27014.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75997.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     64257.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82936.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     73737.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     84638.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     66109.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     86431.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75033.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8578481.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          30151541700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16025909295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         90461586600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14330998440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157383489120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     460306053030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     377967599520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1146627177705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.115506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 977417910073                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66575080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 949740731427                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          31264282140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16617356250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        105622169940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14562881280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157383489120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     674955647550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197210046240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1197615872520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.689982                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 504911138436                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66575080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1422247503064                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     14000063416                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   82980552651.536774                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 771044122000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   243725794500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1750007927000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15106448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15106448                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15106448                       # number of overall hits
system.cpu1.icache.overall_hits::total       15106448                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       109422                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        109422                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       109422                       # number of overall misses
system.cpu1.icache.overall_misses::total       109422                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2638659000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2638659000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2638659000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2638659000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15215870                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15215870                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15215870                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15215870                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007191                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007191                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007191                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007191                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24114.519932                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24114.519932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24114.519932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24114.519932                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.538462                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        97145                       # number of writebacks
system.cpu1.icache.writebacks::total            97145                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12245                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12245                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12245                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12245                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        97177                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        97177                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        97177                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        97177                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2364034000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2364034000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2364034000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2364034000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006387                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006387                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006387                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006387                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24327.093860                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24327.093860                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24327.093860                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24327.093860                       # average overall mshr miss latency
system.cpu1.icache.replacements                 97145                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15106448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15106448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       109422                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       109422                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2638659000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2638659000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15215870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15215870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007191                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007191                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24114.519932                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24114.519932                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12245                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12245                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        97177                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        97177                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2364034000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2364034000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006387                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24327.093860                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24327.093860                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992468                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14913297                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            97145                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.515847                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327680000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992468                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999765                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30528917                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30528917                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25185578                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25185578                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25185578                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25185578                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5338196                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5338196                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5338196                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5338196                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 703981773774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 703981773774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 703981773774                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 703981773774                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30523774                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30523774                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30523774                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30523774                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.174886                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.174886                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.174886                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.174886                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131876.344326                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131876.344326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131876.344326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131876.344326                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6995211                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1096535                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            71449                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8183                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    97.904953                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   134.001589                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2086899                       # number of writebacks
system.cpu1.dcache.writebacks::total          2086899                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4009711                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4009711                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4009711                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4009711                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1328485                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1328485                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1328485                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1328485                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164686313395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164686313395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164686313395                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164686313395                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043523                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043523                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043523                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043523                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123965.504612                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123965.504612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123965.504612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123965.504612                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2086899                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21246843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21246843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3106536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3106536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 375693000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 375693000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24353379                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24353379                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.127561                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.127561                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 120936.309768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120936.309768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2426784                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2426784                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       679752                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       679752                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80056295000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80056295000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 117772.798020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117772.798020                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3938735                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3938735                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2231660                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2231660                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 328288773774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 328288773774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6170395                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6170395                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 147105.192446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 147105.192446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1582927                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1582927                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84630018395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84630018395                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105136                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105136                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130454.313863                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130454.313863                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6103000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6103000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.441536                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.441536                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24122.529644                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24122.529644                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       945000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       945000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.143106                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143106                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11524.390244                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11524.390244                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1129000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1129000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442359                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442359                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6842.424242                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6842.424242                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       982000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       982000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431635                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431635                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6099.378882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6099.378882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       306500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       306500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       292500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       292500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776096                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776096                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  81488788000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  81488788000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1900999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1900999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408257                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408257                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 104998.335257                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 104998.335257                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776096                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776096                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  80712692000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  80712692000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408257                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408257                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 103998.335257                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 103998.335257                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.072989                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28414555                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104390                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.502514                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327691500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.072989                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.939781                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939781                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66955856                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66955856                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1993733721500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90368874                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18087413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     89706132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31062668                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33190463                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1831                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11797717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11797717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53718946                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36649930                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        26889                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        26889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    160623128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128041593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       291499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6278980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       189127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5907331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5095775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             306480384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6853252672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5461902528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12436608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    266720384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8068736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251117568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2258560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    216739456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            13072496512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        69957049                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364957056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        172201114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              161699809     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9726160      5.65%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 200477      0.12%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 454696      0.26%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 119588      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    384      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          172201114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       204527274255                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2961910454                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          94926741                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2549008139                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26676581                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64039162892                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80432417835                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3152517478                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         146168625                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2146797650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751028                       # Number of bytes of host memory used
host_op_rate                                   449514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6060.10                       # Real time elapsed on the host
host_tick_rate                               25257640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715524214                       # Number of instructions simulated
sim_ops                                    2724104685                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153064                       # Number of seconds simulated
sim_ticks                                153063928500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.319812                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20780514                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22509268                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3778339                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37903183                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             47260                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          70596                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           23336                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41035344                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        13450                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6796                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2852133                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19723233                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5851880                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         834044                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59196856                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            93026976                       # Number of instructions committed
system.cpu0.commit.committedOps              93437318                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    272243392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.343212                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.345931                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    241639841     88.76%     88.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16123257      5.92%     94.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3348865      1.23%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2345591      0.86%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       737514      0.27%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       479541      0.18%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       601564      0.22%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1115339      0.41%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5851880      2.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    272243392                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84424                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91540459                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21461780                       # Number of loads committed
system.cpu0.commit.membars                     617161                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       617926      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68127726     72.91%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8066      0.01%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21467948     22.98%     96.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3209811      3.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93437318                       # Class of committed instruction
system.cpu0.commit.refs                      24678723                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   93026976                       # Number of Instructions Simulated
system.cpu0.committedOps                     93437318                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.162668                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.162668                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176599783                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               930628                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17769052                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166841860                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18290120                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 82027357                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2855424                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2849816                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3266606                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   41035344                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12023266                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    262494352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               183292                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1291                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     192770830                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          127                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7563302                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139475                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16761702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20827774                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.655208                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         283039290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.686965                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.976925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               161865234     57.19%     57.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                68167697     24.08%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38427588     13.58%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11965528      4.23%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  968292      0.34%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  868518      0.31%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  432335      0.15%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   43991      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  300107      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           283039290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3104                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2270                       # number of floating regfile writes
system.cpu0.idleCycles                       11174106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3113356                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27199318                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.454997                       # Inst execution rate
system.cpu0.iew.exec_refs                    38489897                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3295640                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               91703170                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35454905                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            369263                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1869528                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3474193                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          152534728                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             35194257                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3151533                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133866324                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                643978                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11662688                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2855424                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12820754                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       818613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           61445                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13993125                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       257250                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           440                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       959796                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2153560                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100530687                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126805594                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796016                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 80024016                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.430999                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     127123836                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               171655032                       # number of integer regfile reads
system.cpu0.int_regfile_writes               96297450                       # number of integer regfile writes
system.cpu0.ipc                              0.316189                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.316189                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           620850      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96790119     70.64%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8536      0.01%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2264      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1547      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               340      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            36299693     26.49%     97.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3292712      2.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            679      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             137017857                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3704                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7387                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3642                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3775                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1677968                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012246                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 943044     56.20%     56.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     56.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                691052     41.18%     97.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                43777      2.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             138071271                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         559328604                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126801952                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        211628797                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 151374723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                137017857                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1160005                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59097412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           583019                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        325961                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29581559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    283039290                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.484095                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.084292                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          213248544     75.34%     75.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36544678     12.91%     88.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16245622      5.74%     93.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7673481      2.71%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5428683      1.92%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1420972      0.50%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1362468      0.48%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             951644      0.34%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             163198      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      283039290                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.465709                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           686032                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           68961                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35454905                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3474193                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6861                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       294213396                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11914466                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              125744645                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70137723                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2675464                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22465251                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25648327                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               812542                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206650214                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             160473697                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122867550                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79891945                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1919860                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2855424                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31479651                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52729831                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3182                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206647032                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      20602374                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            357455                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11581128                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        357484                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   418991561                       # The number of ROB reads
system.cpu0.rob.rob_writes                  316097618                       # The number of ROB writes
system.cpu0.timesIdled                         125552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2903                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.762591                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19758593                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20210791                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3498963                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35737700                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20252                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          27738                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7486                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38675779                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2134                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6498                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2663029                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18827655                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5757586                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         492666                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58449588                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88758882                       # Number of instructions committed
system.cpu1.commit.committedOps              89000669                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    254027497                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.350358                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.374230                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    225765691     88.87%     88.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14758172      5.81%     94.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2818359      1.11%     95.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2109972      0.83%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       675121      0.27%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       452277      0.18%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       578927      0.23%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1111392      0.44%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5757586      2.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    254027497                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28714                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87373541                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20598432                       # Number of loads committed
system.cpu1.commit.membars                     364202                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       364202      0.41%      0.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65535547     73.63%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            233      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20604930     23.15%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2495375      2.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89000669                       # Class of committed instruction
system.cpu1.commit.refs                      23100305                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88758882                       # Number of Instructions Simulated
system.cpu1.committedOps                     89000669                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.010858                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.010858                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            164108728                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               839668                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17216909                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161253907                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15087294                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79573810                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2664809                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2688700                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3141703                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38675779                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10618827                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    248197575                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               136427                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     183481416                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                7001486                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.144723                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12878022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19778845                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.686578                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         264576344                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.697225                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.956976                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               148492609     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65348024     24.70%     80.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37210790     14.06%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11378261      4.30%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  883610      0.33%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  806104      0.30%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  310722      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   34261      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  111963      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           264576344                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2664041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2914948                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26233414                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.482865                       # Inst execution rate
system.cpu1.iew.exec_refs                    36715244                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2574836                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               91671974                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34419616                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            185569                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1761750                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2651271                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147352981                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34140408                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3051970                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            129041096                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                648171                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10552856                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2664809                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11718936                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       781540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           50305                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13821184                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       149398                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           125                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       942261                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1972687                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98232723                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122112316                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795198                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78114471                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.456938                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122421501                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               165101401                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93419667                       # number of integer regfile writes
system.cpu1.ipc                              0.332131                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.332131                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           365885      0.28%      0.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93905463     71.09%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 283      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35251020     26.69%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2570033      1.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132093066                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1620913                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012271                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 949353     58.57%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                668879     41.27%     99.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2681      0.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133348094                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         530974105                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122112316                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205705416                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146732791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132093066                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             620190                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58352312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           590716                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        127524                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29285286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    264576344                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.499263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.103962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198076084     74.87%     74.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34098737     12.89%     87.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15871793      6.00%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7408499      2.80%     96.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5313971      2.01%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1350291      0.51%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1337599      0.51%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             962647      0.36%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             156723      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      264576344                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.494286                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           549704                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           56495                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34419616                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2651271                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1683                       # number of misc regfile reads
system.cpu1.numCycles                       267240385                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38810078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              124613223                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67450181                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2662397                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19115807                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              25079671                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               814752                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199490993                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155144670                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119626459                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77459087                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                835434                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2664809                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29732886                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                52176278                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199490993                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10990532                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            174615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11125661                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        174630                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   395710535                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305481258                       # The number of ROB writes
system.cpu1.timesIdled                          26483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.354303                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19608200                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20350103                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3451616                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         35432175                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20951                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26065                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5114                       # Number of indirect misses.
system.cpu2.branchPred.lookups               38360262                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2048                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6383                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2638212                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18556044                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5713581                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         363747                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58779336                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87626956                       # Number of instructions committed
system.cpu2.commit.committedOps              87804349                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    249465763                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.351970                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.379689                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    221730936     88.88%     88.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14459594      5.80%     94.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2691602      1.08%     95.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2110353      0.85%     96.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       658638      0.26%     96.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       428047      0.17%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       564027      0.23%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1108985      0.44%     97.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5713581      2.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    249465763                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28588                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86274508                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20327260                       # Number of loads committed
system.cpu2.commit.membars                     267630                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       267630      0.30%      0.30% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64785380     73.78%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            223      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20333643     23.16%     97.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2417091      2.75%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87804349                       # Class of committed instruction
system.cpu2.commit.refs                      22750734                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87626956                       # Number of Instructions Simulated
system.cpu2.committedOps                     87804349                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.998150                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.998150                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            159896419                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               817240                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17131885                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             160349447                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14894117                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 79524563                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2639911                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2617123                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3083052                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   38360262                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10477617                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    243903076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               135113                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     182736240                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6906630                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.146013                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12681559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19629151                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.695558                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         260038062                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.705475                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.952662                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               144180043     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                65318760     25.12%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                37201481     14.31%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11330117      4.36%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  871531      0.34%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  804497      0.31%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  197991      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   27498      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  106144      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           260038062                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2680697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2892451                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25988997                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.487160                       # Inst execution rate
system.cpu2.iew.exec_refs                    36386738                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2496876                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               92185226                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34195492                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            151588                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1745321                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2572245                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          146486862                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33889862                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3034158                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127986156                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                652914                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10139993                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2639911                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11312063                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       780751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           51130                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13868232                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       148771                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           120                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       945383                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1947068                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97553924                       # num instructions consuming a value
system.cpu2.iew.wb_count                    121048966                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.794699                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77525958                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.460755                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121361761                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163709573                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92745783                       # number of integer regfile writes
system.cpu2.ipc                              0.333539                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.333539                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           269242      0.21%      0.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93265412     71.18%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 254      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34992908     26.71%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2492114      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              2      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             131020314                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      2                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  4                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 6                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1607685                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012271                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 942726     58.64%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                663998     41.30%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  961      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             132358755                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         524279984                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    121048966                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        205169482                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 146003033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                131020314                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             483829                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       58682513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           593613                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        120082                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29554909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    260038062                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.503851                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.108066                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          194164673     74.67%     74.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33652279     12.94%     87.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15788185      6.07%     93.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7393237      2.84%     96.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5287869      2.03%     98.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1310911      0.50%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1335566      0.51%     99.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             950209      0.37%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             155133      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      260038062                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.498709                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           381005                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           32019                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34195492                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2572245                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1609                       # number of misc regfile reads
system.cpu2.numCycles                       262718759                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    43328963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              124714674                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66668107                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2653803                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18848202                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              24571379                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               807342                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            198388652                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             154298745                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          119129589                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77414219                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                629455                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2639911                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28974731                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                52461482                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       198388652                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       7446325                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            141829                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10771601                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        141832                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   390326364                       # The number of ROB reads
system.cpu2.rob.rob_writes                  303772160                       # The number of ROB writes
system.cpu2.timesIdled                          26162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.326843                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19485822                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20441065                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3513289                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         35167439                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20918                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27854                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6936                       # Number of indirect misses.
system.cpu3.branchPred.lookups               38078474                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2245                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6373                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2664412                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18569847                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5756202                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290794                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58716231                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87823416                       # Number of instructions committed
system.cpu3.commit.committedOps              87964238                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    248756965                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.353615                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.381037                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    220900900     88.80%     88.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14460728      5.81%     94.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2790736      1.12%     95.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2168251      0.87%     96.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       656799      0.26%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       430567      0.17%     97.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       561836      0.23%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1030946      0.41%     97.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5756202      2.31%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    248756965                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28774                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86490820                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20276260                       # Number of loads committed
system.cpu3.commit.membars                     212716                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212716      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        65019610     73.92%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            243      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20282633     23.06%     97.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2448654      2.78%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87964238                       # Class of committed instruction
system.cpu3.commit.refs                      22731287                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87823416                       # Number of Instructions Simulated
system.cpu3.committedOps                     87964238                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.982801                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.982801                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            158692196                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               852644                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17145085                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             160549421                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15138754                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79741083                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2666229                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2757253                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3066187                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   38078474                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10516770                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    242983159                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               135359                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     182476925                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                7030212                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.145360                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12806157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19506740                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.696584                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         259304449                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.705442                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.945837                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               143330199     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65680641     25.33%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                37006623     14.27%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11338204      4.37%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  918406      0.35%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  821784      0.32%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  105383      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   24734      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   78475      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           259304449                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2655347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2914703                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                26002820                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.489387                       # Inst execution rate
system.cpu3.iew.exec_refs                    36352300                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2526103                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               91865768                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34135918                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            110339                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1807147                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2577987                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146584559                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33826197                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3069899                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            128199643                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                654730                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             10272649                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2666229                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             11448524                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       782949                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           50108                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13859658                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       122960                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           118                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       936956                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1977747                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97621602                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121236563                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.795167                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77625479                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.462806                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121546922                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               164056758                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92924056                       # number of integer regfile writes
system.cpu3.ipc                              0.335255                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.335255                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214438      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93605460     71.31%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 249      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34927625     26.61%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2521388      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             131269542                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1622982                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012364                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 954623     58.82%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     58.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                665937     41.03%     99.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2422      0.15%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132678086                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         524052522                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121236563                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        205204994                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 146221439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                131269542                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             363120                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58620321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           586007                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         72326                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29465635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    259304449                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.506237                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.110391                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          193355321     74.57%     74.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33554791     12.94%     87.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15984347      6.16%     93.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7408562      2.86%     96.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5221514      2.01%     98.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1323391      0.51%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1337078      0.52%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             960668      0.37%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             158777      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      259304449                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.501106                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           323870                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           31126                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34135918                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2577987                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1722                       # number of misc regfile reads
system.cpu3.numCycles                       261959796                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    44089220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              124593729                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66819518                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2678540                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19131819                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              24805521                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               819190                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            198818035                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             154551228                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          119439717                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77578485                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                847939                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2666229                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29442893                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52620199                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       198818035                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5891294                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            101011                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10775032                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        101005                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   389669844                       # The number of ROB reads
system.cpu3.rob.rob_writes                  303940748                       # The number of ROB writes
system.cpu3.timesIdled                          25912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         14785208                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             14188828                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            39147963                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            9137192                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3000437                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19905850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38828005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2946519                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1051571                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11132427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7723696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23981289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8775267                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19615445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       894276                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18028650                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            38553                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11304                       # Transaction distribution
system.membus.trans_dist::ReadExReq            239039                       # Transaction distribution
system.membus.trans_dist::ReadExResp           238523                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19615445                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58681973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58681973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1327888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1327888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44907                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19905072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19905072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19905072                       # Request fanout histogram
system.membus.respLayer1.occupancy       101228778647                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             66.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48655105946                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1760                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          881                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    24636763.904654                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   125787537.132550                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          881    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1825069500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            881                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   131358939500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21704989000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10450183                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10450183                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10450183                       # number of overall hits
system.cpu2.icache.overall_hits::total       10450183                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27434                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27434                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27434                       # number of overall misses
system.cpu2.icache.overall_misses::total        27434                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2071578499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2071578499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2071578499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2071578499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10477617                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10477617                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10477617                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10477617                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002618                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002618                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002618                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002618                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 75511.354487                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75511.354487                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 75511.354487                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75511.354487                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2001                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.657895                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    71.500000                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25363                       # number of writebacks
system.cpu2.icache.writebacks::total            25363                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2071                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2071                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2071                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2071                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25363                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25363                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25363                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25363                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1905192000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1905192000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1905192000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1905192000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002421                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002421                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002421                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002421                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 75116.981430                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75116.981430                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 75116.981430                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75116.981430                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25363                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10450183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10450183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27434                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27434                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2071578499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2071578499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10477617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10477617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002618                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002618                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 75511.354487                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75511.354487                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2071                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2071                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25363                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25363                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1905192000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1905192000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 75116.981430                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75116.981430                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10525702                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25395                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           414.479307                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20980597                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20980597                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22102573                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22102573                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22102573                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22102573                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      9994466                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9994466                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      9994466                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9994466                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 945383028220                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 945383028220                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 945383028220                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 945383028220                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32097039                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32097039                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32097039                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32097039                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.311383                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.311383                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.311383                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.311383                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 94590.649287                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94590.649287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 94590.649287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94590.649287                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     50242626                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        79934                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           823885                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1007                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.982572                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.378352                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2659696                       # number of writebacks
system.cpu2.dcache.writebacks::total          2659696                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7307401                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7307401                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7307401                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7307401                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2687065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2687065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2687065                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2687065                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 273686116851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 273686116851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 273686116851                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 273686116851                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.083717                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.083717                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.083717                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.083717                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101853.180645                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101853.180645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101853.180645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101853.180645                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2659690                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20385975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20385975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9382098                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9382098                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 878431974500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 878431974500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29768073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29768073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.315173                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.315173                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 93628.522586                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93628.522586                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6779138                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6779138                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2602960                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2602960                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 265695480000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 265695480000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102074.361496                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102074.361496                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1716598                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1716598                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       612368                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       612368                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  66951053720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  66951053720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2328966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2328966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.262936                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.262936                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109331.404842                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109331.404842                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       528263                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       528263                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        84105                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        84105                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7990636851                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7990636851                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.036113                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.036113                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95007.869342                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95007.869342                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        87885                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        87885                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1397                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1397                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     53613500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     53613500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        89282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        89282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.015647                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.015647                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38377.594846                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38377.594846                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          563                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          563                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          834                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          834                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.009341                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.009341                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19370.503597                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19370.503597                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        84912                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        84912                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3123                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3123                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25882500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25882500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        88035                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        88035                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.035475                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035475                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8287.704131                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8287.704131                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3051                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3051                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     23015500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     23015500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.034657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.034657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7543.592265                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7543.592265                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5640500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5640500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      5456500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5456500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1288                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1288                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5095                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5095                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    159903500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    159903500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6383                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6383                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.798214                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.798214                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31384.396467                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31384.396467                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5095                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5095                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    154808500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    154808500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.798214                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.798214                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30384.396467                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30384.396467                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.959060                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24975734                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2682501                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.310615                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.959060                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.967471                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967471                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67243949                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67243949                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1702                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          852                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    25920723.004695                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   131729171.182030                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          852    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1847680500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            852                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   130979472500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  22084456000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10488610                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10488610                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10488610                       # number of overall hits
system.cpu3.icache.overall_hits::total       10488610                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        28160                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         28160                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        28160                       # number of overall misses
system.cpu3.icache.overall_misses::total        28160                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2103644000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2103644000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2103644000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2103644000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10516770                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10516770                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10516770                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10516770                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002678                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002678                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002678                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002678                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 74703.267045                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74703.267045                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 74703.267045                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74703.267045                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2323                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.549020                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25861                       # number of writebacks
system.cpu3.icache.writebacks::total            25861                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2299                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2299                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2299                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2299                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25861                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25861                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25861                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25861                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1921398000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1921398000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1921398000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1921398000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002459                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002459                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002459                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002459                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 74297.126948                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 74297.126948                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 74297.126948                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 74297.126948                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25861                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10488610                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10488610                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        28160                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        28160                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2103644000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2103644000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10516770                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10516770                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002678                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002678                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 74703.267045                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74703.267045                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2299                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2299                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25861                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25861                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1921398000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1921398000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002459                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002459                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 74297.126948                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 74297.126948                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10757003                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25893                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           415.440582                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21059401                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21059401                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22032316                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22032316                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22032316                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22032316                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10076964                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10076964                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10076964                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10076964                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 949986302615                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 949986302615                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 949986302615                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 949986302615                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32109280                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32109280                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32109280                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32109280                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.313833                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.313833                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.313833                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.313833                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 94273.067028                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94273.067028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 94273.067028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94273.067028                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     50236910                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        86719                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           826604                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            985                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.775063                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.039594                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2665333                       # number of writebacks
system.cpu3.dcache.writebacks::total          2665333                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7386183                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7386183                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7386183                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7386183                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2690781                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2690781                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2690781                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2690781                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 273491565261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 273491565261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 273491565261                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 273491565261                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.083801                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083801                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.083801                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083801                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 101640.217194                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101640.217194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 101640.217194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101640.217194                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2665323                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20313329                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20313329                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9417280                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9417280                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 877852537500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 877852537500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29730609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29730609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.316754                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.316754                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93217.206826                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93217.206826                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6815510                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6815510                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2601770                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2601770                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 264912499000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 264912499000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087511                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087511                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101820.106697                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101820.106697                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1718987                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1718987                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       659684                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       659684                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  72133765115                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  72133765115                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2378671                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2378671                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.277333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.277333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109345.937017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109345.937017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       570673                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       570673                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89011                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89011                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8579066261                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8579066261                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96382.090539                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96382.090539                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69628                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69628                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1383                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1383                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     47429000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47429000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.019476                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019476                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34294.287780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34294.287780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          602                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          602                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          781                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          781                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.010998                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.010998                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18463.508323                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18463.508323                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66655                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66655                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3205                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3205                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25647500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25647500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69860                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69860                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045877                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045877                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8002.340094                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8002.340094                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3124                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3124                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22685500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22685500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044718                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044718                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7261.683739                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7261.683739                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4435000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4435000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4273000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4273000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1266                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1266                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5107                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5107                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    153568500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    153568500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6373                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6373                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.801349                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.801349                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 30070.197768                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 30070.197768                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5106                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5106                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    148461500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    148461500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.801193                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.801193                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 29075.891108                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 29075.891108                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.921045                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24874249                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2686487                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.259025                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.921045                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966283                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966283                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67199509                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67199509                       # Number of data accesses
system.cpu0.numPwrStateTransitions                558                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21352589.605735                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   132548755.799304                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          279    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1538132000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   147106556000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5957372500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11889728                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11889728                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11889728                       # number of overall hits
system.cpu0.icache.overall_hits::total       11889728                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       133538                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        133538                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       133538                       # number of overall misses
system.cpu0.icache.overall_misses::total       133538                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9027533475                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9027533475                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9027533475                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9027533475                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12023266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12023266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12023266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12023266                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011107                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011107                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011107                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011107                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67602.730871                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67602.730871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67602.730871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67602.730871                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        30714                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              497                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.798793                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       123030                       # number of writebacks
system.cpu0.icache.writebacks::total           123030                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10508                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10508                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10508                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10508                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       123030                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       123030                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       123030                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       123030                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8300019977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8300019977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8300019977                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8300019977                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67463.382728                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67463.382728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67463.382728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67463.382728                       # average overall mshr miss latency
system.cpu0.icache.replacements                123030                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11889728                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11889728                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       133538                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       133538                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9027533475                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9027533475                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12023266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12023266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011107                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011107                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67602.730871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67602.730871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10508                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10508                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       123030                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       123030                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8300019977                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8300019977                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67463.382728                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67463.382728                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12014141                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           123062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.626733                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24169562                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24169562                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23266260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23266260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23266260                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23266260                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10566397                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10566397                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10566397                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10566397                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 985132258681                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 985132258681                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 985132258681                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 985132258681                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33832657                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33832657                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33832657                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33832657                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.312314                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.312314                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.312314                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.312314                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93232.561552                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93232.561552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93232.561552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93232.561552                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     52215355                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        87422                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           876363                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1028                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.581880                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.040856                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2864742                       # number of writebacks
system.cpu0.dcache.writebacks::total          2864742                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7677144                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7677144                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7677144                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7677144                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2889253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2889253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2889253                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2889253                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 288376196749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 288376196749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 288376196749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 288376196749                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085398                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085398                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085398                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085398                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99809.949751                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99809.949751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99809.949751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99809.949751                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2864740                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21252803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21252803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9576125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9576125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 894885077500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 894885077500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30828928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30828928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.310621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.310621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 93449.602788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93449.602788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6842937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6842937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2733188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2733188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 275166781000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 275166781000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100676.126560                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100676.126560                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2013457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2013457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       990272                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       990272                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  90247181181                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  90247181181                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3003729                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3003729                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.329681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.329681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91133.730107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91133.730107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       834207                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       834207                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       156065                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       156065                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13209415749                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13209415749                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051957                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051957                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84640.475116                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84640.475116                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       204990                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       204990                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2543                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2543                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     81220500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     81220500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       207533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       207533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31938.851750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31938.851750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2158                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2158                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          385                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001855                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10145.454545                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10145.454545                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       202616                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       202616                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3728                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3728                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     45170000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     45170000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       206344                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       206344                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12116.416309                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12116.416309                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3656                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3656                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     41537000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     41537000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11361.323851                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11361.323851                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       515000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       515000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       492000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       492000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4570                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4570                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    151018000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    151018000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6796                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6796                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.672454                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.672454                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33045.514223                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33045.514223                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4570                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4570                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    146448000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    146448000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.672454                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.672454                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32045.514223                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32045.514223                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.758444                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26576144                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2883110                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.217874                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.758444                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992451                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71389738                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71389738                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               37785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              740368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              698624                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              694488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              701431                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2895219                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              37785                       # number of overall hits
system.l2.overall_hits::.cpu0.data             740368                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7524                       # number of overall hits
system.l2.overall_hits::.cpu1.data             698624                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7421                       # number of overall hits
system.l2.overall_hits::.cpu2.data             694488                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7578                       # number of overall hits
system.l2.overall_hits::.cpu3.data             701431                       # number of overall hits
system.l2.overall_hits::total                 2895219                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             85244                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2117562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18127                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1984056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1966479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1964389                       # number of demand (read+write) misses
system.l2.demand_misses::total                8172082                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            85244                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2117562                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18127                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1984056                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17942                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1966479                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18283                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1964389                       # number of overall misses
system.l2.overall_misses::total               8172082                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7691838864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 267647454496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1776615901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 255627730262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1771042881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 253933535608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1784381390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 253676876633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1043909476035                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7691838864                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 267647454496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1776615901                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 255627730262                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1771042881                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 253933535608                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1784381390                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 253676876633                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1043909476035                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          123029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2857930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2682680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2660967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2665820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11067301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         123029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2857930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2682680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2660967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2665820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11067301                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.692877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.740943                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.706678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.739580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.707408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.739009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.706972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.736880                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738399                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.692877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.740943                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.706678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.739580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.707408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.739009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.706972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.736880                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738399                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90233.199568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126394.152566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98009.372814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128840.985467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98709.334578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 129131.069087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97597.844446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129137.801440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127740.944846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90233.199568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126394.152566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98009.372814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128840.985467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98709.334578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 129131.069087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97597.844446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129137.801440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127740.944846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           33244117                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2618945                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.693706                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11916687                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              894274                       # number of writebacks
system.l2.writebacks::total                    894274                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            944                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         211867                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         182289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         178701                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         181514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              768541                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           944                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        211867                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        182289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        178701                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        181514                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             768541                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1905695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1801767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1787778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1782875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7403541                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1905695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1801767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1787778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1782875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13029522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20433063                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6782607377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 234268428673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1236058916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 224845251470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1238140889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 223645065448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1277666906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 223049964905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 916343184584                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6782607377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 234268428673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1236058916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 224845251470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1238140889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 223645065448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1277666906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 223049964905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1386109698879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2302452883463                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.685204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.666810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.527543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.671629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.529866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.671853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.547349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.668790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.668956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.685204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.666810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.527543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.671629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.529866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.671853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.547349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.668790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.846255                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80457.976002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122930.704375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91343.402010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124791.524914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92130.432994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 125096.664937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90262.586083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 125106.900318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123770.934014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80457.976002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122930.704375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91343.402010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124791.524914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92130.432994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 125096.664937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90262.586083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 125106.900318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106382.237113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112682.708582                       # average overall mshr miss latency
system.l2.replacements                       27060525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1232120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1232120                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1232122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1232122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7852103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7852103                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7852110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7852110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13029522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13029522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1386109698879                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1386109698879                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106382.237113                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106382.237113                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1250                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1295                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4922                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           884                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           732                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           775                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           750                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3141                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2618500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       629500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1160496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       645499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5053995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2034                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2070                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1977                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.434612                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.369324                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.374396                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.379363                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.389557                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2962.104072                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   859.972678                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1497.414194                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   860.665333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1609.040115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          883                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          731                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          771                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          748                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     17820497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14808992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     15655491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     15148489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     63433469                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.434120                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.368819                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.372464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.378351                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.388565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20181.763307                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20258.538988                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20305.435798                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20251.990642                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20246.878072                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                437                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1015                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          452                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          435                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          427                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2329                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2850000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1546500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1657000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       982000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7035500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          544                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.901421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.830882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.793796                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.779197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.842010                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2807.881773                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3421.460177                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3809.195402                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2299.765808                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3020.824388                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1010                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          440                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          421                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2297                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20428000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8902500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8651500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.896980                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.808824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.777372                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.768248                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.830441                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20225.742574                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21140.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20897.887324                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20549.881235                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20585.111014                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            29998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            17016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            19495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         111658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          61203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          57165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          60333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              290359                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12374022513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8236889154                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7549214786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   8100269563                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36260396016                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       141656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.788233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.786085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.770615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.755787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110820.742920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 134583.094848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132060.085472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134259.353306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124881.253951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31879                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7248                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6147                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7663                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            52937                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        79779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        53955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        51018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        52670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         237422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9562536717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7174369960                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6604247550                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7010752396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30351906623                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.563188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.692992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.687750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.659794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.635629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119862.830030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132969.510889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 129449.361990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 133107.127321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127839.486749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         37785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              60308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        85244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           139596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7691838864                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1776615901                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1771042881                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1784381390                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13023879036                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       123029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.692877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.706678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.707408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.706972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.698315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90233.199568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98009.372814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98709.334578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97597.844446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93296.935700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          944                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4595                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4503                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4128                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14155                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6782607377                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1236058916                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1238140889                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1277666906                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10534474088                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.685204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.527543                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.529866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.547349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.627431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80457.976002                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91343.402010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92130.432994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90262.586083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83989.556296                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       710370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       681969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       677472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       681936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2751747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2005904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1922853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1909314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1904056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7742127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 255273431983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 247390841108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 246384320822                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 245576607070                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 994625200983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2716274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2604822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2586786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2585992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10493874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.738476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.738190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.738103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.736296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.737776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 127261.041397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128658.218339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 129043.374124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128975.517038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128469.243786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       179988                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       175041                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       172554                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       173851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       701434                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1825916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1747812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1736760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1730205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7040693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 224705891956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 217670881510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 217040817898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 216039212509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 875456803873                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.672213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.670991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.671397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.669068                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.670934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 123064.747752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124539.070283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 124968.802770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124863.361572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 124342.419684                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1962                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1982                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1645                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1824                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     65450997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1297994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       300997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1032994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     68082982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3607                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3806                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.456058                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.860465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.929577                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.479243                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 39787.840122                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17540.459459                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7717.871795                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15651.424242                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 37326.196272                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1082                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          563                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           59                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          709                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11135973                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1178994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       712495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1055993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14083455                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.156085                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.686047                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.732394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.186285                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19779.703375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19982.949153                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20357                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20307.557692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19863.829337                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999250                       # Cycle average of tags in use
system.l2.tags.total_refs                    31841229                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27063664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.176531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.827493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.106276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.653472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.100490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.541722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.118575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.594743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.102486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.551877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.402116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.372305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.025836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.024918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.521908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 188395888                       # Number of tag accesses
system.l2.tags.data_accesses                188395888                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5395264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     122107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        866048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     115398400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        860224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     114492672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        905984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     114174912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    796453056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1270653952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5395264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       866048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       860224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       905984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8027520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57233664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57233664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1907928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1803100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1788948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1783983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12444579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19853968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       894276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             894276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         35248435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        797754201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5658080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        753922894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5620031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        748005576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          5918991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        745929581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5203401375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8301459164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     35248435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5658080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5620031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      5918991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52445537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      373919999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            373919999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      373919999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        35248435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       797754201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5658080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       753922894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5620031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       748005576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         5918991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       745929581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5203401375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8675379164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    826442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1879878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1779807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1764425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1760969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12433834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585410250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21126908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             780893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19853968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     894283                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19853968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   894283                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109626                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67841                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            912258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            934507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            937489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            990164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1181872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1318784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1293105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1861810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2475561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2023078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1377388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           857109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           890117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           899518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           888225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           903357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47558                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      39.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1224303460247                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                98721710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1594509872747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     62007.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                80757.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16616545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  749900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19853968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               894283                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  208412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  222998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  177610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  172449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  166580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  167089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  167974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  162698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  157254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  331122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2091601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6856467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                5131859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1229252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 996556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 745229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 451760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 205172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  65053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  37207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  24917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  28747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  31526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  33074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  33889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  34242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  34118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  34168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  34014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  33465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  33155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  33076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  34233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3204324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    410.860025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   259.120213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.529453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       763324     23.82%     23.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       666713     20.81%     44.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       389292     12.15%     56.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       328398     10.25%     67.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       216233      6.75%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       109740      3.42%     77.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63406      1.98%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50497      1.58%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       616721     19.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3204324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     386.519772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    195.216043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    699.341411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        47518     93.02%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         3251      6.36%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          233      0.46%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           23      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            9      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            6      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            8      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51082                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.711714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47466     92.92%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              347      0.68%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1945      3.81%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              767      1.50%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              319      0.62%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              153      0.30%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51082                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1263637888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7016064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52891712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1270653952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57234112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8255.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       345.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8301.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    373.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  153063879500                       # Total gap between requests
system.mem_ctrls.avgGap                       7377.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5395200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    120312192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       866048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    113907648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       860224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    112923200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       905984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    112702016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    795765376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52891712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 35248017.301476746798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 786025768.311571836472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5658080.309888295829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 744183486.705687165260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5620030.848744353279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 737751873.394520878792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 5918990.900589618832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 736306830.122944355011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5198908611.574019432068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 345553080.456836700439                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1907928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1803100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1788948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1783983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12444579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       894283                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3283540774                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 154302875360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    666415230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 149165878148                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    672593993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 148564441255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    682392953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 148158314262                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 989013420772                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5960276868011                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38950.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80874.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49247.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82727.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50040.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     83045.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48205.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83049.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     79473.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6664866.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11629503480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6181231485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         73644480420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2071071540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12082593120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      68087695290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1439541600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175136116935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1144.202417                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3005259508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5111080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 144947588992                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11249412720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5979178095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67330121460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2242908720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12082593120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      67512454710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1923954720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168320623545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1099.675313                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4183917755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5111080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 143768930745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1886                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          944                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20597677.436441                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   96753794.219079                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          944    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1606521000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            944                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   133619721000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19444207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10591401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10591401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10591401                       # number of overall hits
system.cpu1.icache.overall_hits::total       10591401                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27426                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27426                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27426                       # number of overall misses
system.cpu1.icache.overall_misses::total        27426                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2064494500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2064494500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2064494500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2064494500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10618827                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10618827                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10618827                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10618827                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002583                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002583                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002583                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002583                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75275.085685                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75275.085685                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75275.085685                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75275.085685                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1290                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets     7.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25651                       # number of writebacks
system.cpu1.icache.writebacks::total            25651                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1775                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1775                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1775                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1775                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25651                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25651                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25651                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25651                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1913145500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1913145500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1913145500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1913145500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002416                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002416                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002416                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002416                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74583.661456                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74583.661456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74583.661456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74583.661456                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25651                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10591401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10591401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27426                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27426                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2064494500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2064494500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10618827                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10618827                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75275.085685                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75275.085685                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1775                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1775                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25651                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25651                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1913145500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1913145500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74583.661456                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74583.661456                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10907380                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25683                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           424.692598                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21263305                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21263305                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22281263                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22281263                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22281263                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22281263                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10074206                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10074206                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10074206                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10074206                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 953617519762                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 953617519762                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 953617519762                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 953617519762                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32355469                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32355469                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32355469                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32355469                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.311360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.311360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.311360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.311360                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94659.323004                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94659.323004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94659.323004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94659.323004                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     50264740                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93438                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           824565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1014                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.959100                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.147929                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2681395                       # number of writebacks
system.cpu1.dcache.writebacks::total          2681395                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7367262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7367262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7367262                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7367262                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2706944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2706944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2706944                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2706944                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 275403847909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 275403847909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 275403847909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 275403847909                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.083663                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.083663                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.083663                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.083663                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101739.765547                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101739.765547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101739.765547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101739.765547                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2681385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20546255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20546255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9434122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9434122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 882174759000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 882174759000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29980377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29980377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.314677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93508.941161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93508.941161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6814150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6814150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2619972                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2619972                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 266730709500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 266730709500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.087390                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087390                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101806.702324                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101806.702324                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1735008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1735008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       640084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       640084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71442760762                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71442760762                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2375092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2375092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111614.664266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111614.664266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       553112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       553112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        86972                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        86972                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8673138409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8673138409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036618                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036618                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99723.340949                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99723.340949                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       120009                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       120009                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1413                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1413                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     52133000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     52133000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       121422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       121422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36895.258316                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36895.258316                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          582                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          582                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          831                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          831                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18069.193742                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18069.193742                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       117635                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       117635                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2513                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2513                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23708500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23708500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       120148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       120148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020916                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020916                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9434.341425                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9434.341425                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2468                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2468                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     21415500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21415500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020541                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020541                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8677.269044                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8677.269044                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      5099000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5099000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4924000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4924000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1222                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1222                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    160681999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    160681999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6498                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6498                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.811942                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.811942                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30455.268954                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30455.268954                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    155405999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    155405999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.811942                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.811942                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29455.268954                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29455.268954                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.270414                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25239499                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2702995                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.337605                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.270414                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67910041                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67910041                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153063928500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10755323                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           24                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2126396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9838883                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26166253                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20719475                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           43465                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          55220                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          544                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           395213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          395213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        199904                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10555442                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3806                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3806                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       369089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8627514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        76953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8082455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8019635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8033761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33363079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15747840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    366249920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3283328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    343299904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3246464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    340521408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3310208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    341193088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1416852160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47908203                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62597376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60027076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.233042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.556769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48909462     81.48%     81.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9177702     15.29%     96.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1145640      1.91%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 657246      1.09%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 137026      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60027076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23874559399                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4054987804                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40278202                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4060829593                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40863486                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4352462541                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         184802893                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4085158738                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40753636                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
