Fitter report for MountainOperator
Mon Feb 28 15:35:02 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Feb 28 15:35:02 2022       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; MountainOperator                            ;
; Top-level Entity Name              ; MountainOperatorPorts                       ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF256I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,216 / 8,064 ( 40 % )                      ;
;     Total combinational functions  ; 2,746 / 8,064 ( 34 % )                      ;
;     Dedicated logic registers      ; 2,015 / 8,064 ( 25 % )                      ;
; Total registers                    ; 2015                                        ;
; Total pins                         ; 112 / 178 ( 63 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 280,576 / 387,072 ( 72 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08DAF256I7G                        ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; TxduC0            ; Incomplete set of assignments ;
; TxduC1            ; Incomplete set of assignments ;
; ArmMosi           ; Incomplete set of assignments ;
; ArmSck            ; Incomplete set of assignments ;
; ArmMiso           ; Incomplete set of assignments ;
; X0                ; Incomplete set of assignments ;
; UConnuC           ; Incomplete set of assignments ;
; RamBusnCs[1]      ; Incomplete set of assignments ;
; RamBusnCs[2]      ; Incomplete set of assignments ;
; TxdUsb            ; Incomplete set of assignments ;
; UsbSw             ; Incomplete set of assignments ;
; RstZig            ; Incomplete set of assignments ;
; TxdZig            ; Incomplete set of assignments ;
; RtsZig            ; Incomplete set of assignments ;
; SyncDCDC          ; Incomplete set of assignments ;
; PwrSD             ; Incomplete set of assignments ;
; PwrRadio          ; Incomplete set of assignments ;
; RxdGps            ; Incomplete set of assignments ;
; TxdAClk           ; Incomplete set of assignments ;
; nCsClk            ; Incomplete set of assignments ;
; SckClk            ; Incomplete set of assignments ;
; MosiClk           ; Incomplete set of assignments ;
; SarAdcTrig        ; Incomplete set of assignments ;
; SarAdcSck         ; Incomplete set of assignments ;
; SarAdcnCs         ; Incomplete set of assignments ;
; AdcGainMux[0]     ; Incomplete set of assignments ;
; AdcGainMux[1]     ; Incomplete set of assignments ;
; AdcGainMux[2]     ; Incomplete set of assignments ;
; AdcGainMux[3]     ; Incomplete set of assignments ;
; AdcGainMux[4]     ; Incomplete set of assignments ;
; AdcGainMux[5]     ; Incomplete set of assignments ;
; ChopperMuxPos     ; Incomplete set of assignments ;
; ChopperMuxNeg     ; Incomplete set of assignments ;
; PeriodAux         ; Incomplete set of assignments ;
; DutyAux           ; Incomplete set of assignments ;
; ZPeriod           ; Incomplete set of assignments ;
; ZDuty             ; Incomplete set of assignments ;
; TxdXMT            ; Incomplete set of assignments ;
; LedR              ; Incomplete set of assignments ;
; LedG              ; Incomplete set of assignments ;
; TP4               ; Incomplete set of assignments ;
; TP5               ; Incomplete set of assignments ;
; TP6               ; Incomplete set of assignments ;
; TP7               ; Incomplete set of assignments ;
; TP8               ; Incomplete set of assignments ;
; RstuC             ; Incomplete set of assignments ;
; RamBusData[0]     ; Incomplete set of assignments ;
; RamBusData[1]     ; Incomplete set of assignments ;
; RamBusData[2]     ; Incomplete set of assignments ;
; RamBusData[3]     ; Incomplete set of assignments ;
; RamBusData[4]     ; Incomplete set of assignments ;
; RamBusData[5]     ; Incomplete set of assignments ;
; RamBusData[6]     ; Incomplete set of assignments ;
; RamBusData[7]     ; Incomplete set of assignments ;
; RamBusData[8]     ; Incomplete set of assignments ;
; RamBusData[9]     ; Incomplete set of assignments ;
; RamBusData[10]    ; Incomplete set of assignments ;
; RamBusData[11]    ; Incomplete set of assignments ;
; RamBusData[12]    ; Incomplete set of assignments ;
; RamBusData[13]    ; Incomplete set of assignments ;
; RamBusData[14]    ; Incomplete set of assignments ;
; RamBusData[15]    ; Incomplete set of assignments ;
; SckSpiExt         ; Incomplete set of assignments ;
; MosiSpiExt        ; Incomplete set of assignments ;
; MisoSpiExt        ; Incomplete set of assignments ;
; nCsSpiExt0        ; Incomplete set of assignments ;
; nCsSpiExt1        ; Incomplete set of assignments ;
; nCsSpiExt2        ; Incomplete set of assignments ;
; GpsRxdSpiExt      ; Incomplete set of assignments ;
; GpsPpsSpiExt      ; Incomplete set of assignments ;
; SckAux            ; Incomplete set of assignments ;
; MosiAux           ; Incomplete set of assignments ;
; MisoAux           ; Incomplete set of assignments ;
; nCs0Aux           ; Incomplete set of assignments ;
; nCs1Aux           ; Incomplete set of assignments ;
; nCs2Aux           ; Incomplete set of assignments ;
; TP3               ; Incomplete set of assignments ;
; RxdUsb            ; Incomplete set of assignments ;
; RxduC1            ; Incomplete set of assignments ;
; TxdGps            ; Incomplete set of assignments ;
; PpsGps            ; Incomplete set of assignments ;
; UsbConn           ; Incomplete set of assignments ;
; RxduC0            ; Incomplete set of assignments ;
; VCXO              ; Incomplete set of assignments ;
; X1                ; Incomplete set of assignments ;
; X2                ; Incomplete set of assignments ;
; RamBusAddress[5]  ; Incomplete set of assignments ;
; RamBusAddress[4]  ; Incomplete set of assignments ;
; RamBusAddress[8]  ; Incomplete set of assignments ;
; RamBusAddress[9]  ; Incomplete set of assignments ;
; RamBusAddress[10] ; Incomplete set of assignments ;
; RamBusAddress[12] ; Incomplete set of assignments ;
; RamBusAddress[13] ; Incomplete set of assignments ;
; RamBusAddress[14] ; Incomplete set of assignments ;
; RamBusAddress[15] ; Incomplete set of assignments ;
; RamBusAddress[11] ; Incomplete set of assignments ;
; RamBusAddress[2]  ; Incomplete set of assignments ;
; RamBusAddress[0]  ; Incomplete set of assignments ;
; RamBusAddress[3]  ; Incomplete set of assignments ;
; RamBusAddress[1]  ; Incomplete set of assignments ;
; RamBusAddress[6]  ; Incomplete set of assignments ;
; RamBusAddress[7]  ; Incomplete set of assignments ;
; RamBusnCs[0]      ; Incomplete set of assignments ;
; RamBusWE          ; Incomplete set of assignments ;
; SarAdcnDrdy       ; Incomplete set of assignments ;
; SarAdcMiso        ; Incomplete set of assignments ;
; RamBusOE          ; Incomplete set of assignments ;
; MisoClk           ; Incomplete set of assignments ;
; CtsZig            ; Incomplete set of assignments ;
; RxdZig            ; Incomplete set of assignments ;
; RxdAClk           ; Incomplete set of assignments ;
; RxdXMT            ; Incomplete set of assignments ;
+-------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                           ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                ; Destination Port ; Destination Port Name ;
+------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[32] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[33] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[34] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[35] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[36] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[37] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[38] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[39] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[40] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[41] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[42] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[43] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[44] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[45] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[46] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[47] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[48] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[49] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[50] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[51] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[52] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[53] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[54] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[55] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[56] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[57] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[58] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[59] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[60] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[61] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[62] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[63] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
+------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5244 ) ; 0.00 % ( 0 / 5244 )        ; 0.00 % ( 0 / 5244 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5244 ) ; 0.00 % ( 0 / 5244 )        ; 0.00 % ( 0 / 5244 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5224 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 20 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/MountainOperator.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,216 / 8,064 ( 40 % )     ;
;     -- Combinational with no register       ; 1201                       ;
;     -- Register only                        ; 470                        ;
;     -- Combinational with a register        ; 1545                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1286                       ;
;     -- 3 input functions                    ; 512                        ;
;     -- <=2 input functions                  ; 948                        ;
;     -- Register only                        ; 470                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2000                       ;
;     -- arithmetic mode                      ; 746                        ;
;                                             ;                            ;
; Total registers*                            ; 2,015 / 8,927 ( 23 % )     ;
;     -- Dedicated logic registers            ; 2,015 / 8,064 ( 25 % )     ;
;     -- I/O registers                        ; 0 / 863 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 251 / 504 ( 50 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 112 / 178 ( 63 % )         ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 41 / 42 ( 98 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 280,576 / 387,072 ( 72 % ) ;
; Total block memory implementation bits      ; 377,856 / 387,072 ( 98 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 12.0% / 11.2% / 13.3%      ;
; Peak interconnect usage (total/H/V)         ; 27.6% / 25.6% / 30.2%      ;
; Maximum fan-out                             ; 1759                       ;
; Highest non-global fan-out                  ; 455                        ;
; Total fan-out                               ; 16949                      ;
; Average fan-out                             ; 3.09                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 3216 / 8064 ( 40 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 1201                 ; 0                              ;
;     -- Register only                        ; 470                  ; 0                              ;
;     -- Combinational with a register        ; 1545                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1286                 ; 0                              ;
;     -- 3 input functions                    ; 512                  ; 0                              ;
;     -- <=2 input functions                  ; 948                  ; 0                              ;
;     -- Register only                        ; 470                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2000                 ; 0                              ;
;     -- arithmetic mode                      ; 746                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 2015                 ; 0                              ;
;     -- Dedicated logic registers            ; 2015 / 8064 ( 25 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 251 / 504 ( 50 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 112                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 280576               ; 0                              ;
; Total RAM block bits                        ; 377856               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 41 / 42 ( 97 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 8 / 12 ( 66 % )      ; 2 / 12 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Chip ID block                               ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1847                 ; 2                              ;
;     -- Registered Input Connections         ; 1797                 ; 0                              ;
;     -- Output Connections                   ; 34                   ; 1815                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 17055                ; 1829                           ;
;     -- Registered Connections               ; 9226                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 64                   ; 1817                           ;
;     -- hard_block:auto_generated_inst       ; 1817                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 39                   ; 2                              ;
;     -- Output Ports                         ; 41                   ; 2                              ;
;     -- Bidir Ports                          ; 32                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ArmMosi           ; A10   ; 8        ; 13           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; ArmSck            ; A12   ; 8        ; 13           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; CtsZig            ; K2    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; MisoClk           ; N2    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; PpsGps            ; K14   ; 5        ; 31           ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[0]  ; D9    ; 8        ; 19           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[10] ; A7    ; 8        ; 6            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[11] ; B7    ; 8        ; 13           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[12] ; A6    ; 8        ; 6            ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[13] ; B6    ; 8        ; 11           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[14] ; A5    ; 8        ; 3            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[15] ; B5    ; 8        ; 6            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[1]  ; C6    ; 8        ; 6            ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[2]  ; C4    ; 1A       ; 10           ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[3]  ; C3    ; 1A       ; 10           ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[4]  ; B3    ; 8        ; 1            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[5]  ; B2    ; 1A       ; 10           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[6]  ; C1    ; 1A       ; 10           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[7]  ; B1    ; 1A       ; 10           ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[8]  ; B9    ; 8        ; 11           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusAddress[9]  ; A8    ; 8        ; 11           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusOE          ; C2    ; 1A       ; 10           ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusWE          ; A3    ; 8        ; 3            ; 10           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusnCs[0]      ; E10   ; 7        ; 22           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusnCs[1]      ; F10   ; 7        ; 22           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RamBusnCs[2]      ; F12   ; 7        ; 27           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RxdAClk           ; J14   ; 6        ; 31           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RxdUsb            ; N14   ; 5        ; 31           ; 3            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RxdXMT            ; J2    ; 1B       ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RxdZig            ; L2    ; 2        ; 0            ; 6            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RxduC0            ; D14   ; 6        ; 31           ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; RxduC1            ; H5    ; 1A       ; 10           ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SarAdcMiso        ; M14   ; 5        ; 31           ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SarAdcnDrdy       ; L16   ; 5        ; 31           ; 6            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; TxdGps            ; M11   ; 4        ; 29           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; UsbConn           ; T8    ; 3        ; 13           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; VCXO              ; M3    ; 2        ; 0            ; 7            ; 14           ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; X1                ; A13   ; 7        ; 19           ; 25           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; X2                ; C12   ; 7        ; 29           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AdcGainMux[0] ; G11   ; 6        ; 31           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AdcGainMux[1] ; J11   ; 6        ; 31           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AdcGainMux[2] ; J15   ; 6        ; 31           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AdcGainMux[3] ; J12   ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AdcGainMux[4] ; K11   ; 5        ; 31           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AdcGainMux[5] ; K12   ; 5        ; 31           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ArmMiso       ; A11   ; 8        ; 15           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ChopperMuxNeg ; C16   ; 6        ; 31           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ChopperMuxPos ; B16   ; 6        ; 31           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DutyAux       ; R9    ; 3        ; 15           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LedG          ; N3    ; 2        ; 0            ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LedR          ; N4    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MosiClk       ; P1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PeriodAux     ; M7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PwrRadio      ; F9    ; 8        ; 17           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PwrSD         ; T11   ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RstZig        ; N1    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RtsZig        ; L1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RxdGps        ; L12   ; 5        ; 31           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SarAdcSck     ; N16   ; 5        ; 31           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SarAdcTrig    ; M15   ; 5        ; 31           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SarAdcnCs     ; M16   ; 5        ; 31           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SckClk        ; K6    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SyncDCDC      ; R8    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TP4           ; T7    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TP5           ; M1    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TP6           ; J1    ; 1B       ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TP7           ; R16   ; 5        ; 31           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TP8           ; A9    ; 8        ; 13           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxdAClk       ; L11   ; 5        ; 31           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxdUsb        ; P15   ; 5        ; 31           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxdXMT        ; J3    ; 1B       ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxdZig        ; M2    ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxduC0        ; C14   ; 6        ; 31           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxduC1        ; H6    ; 1B       ; 10           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UConnuC       ; G2    ; 1A       ; 10           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UsbSw         ; T15   ; 5        ; 31           ; 1            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; X0            ; F11   ; 7        ; 29           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ZDuty         ; F5    ; 1A       ; 10           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ZPeriod       ; F4    ; 1A       ; 10           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nCsClk        ; J6    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------+
; GpsPpsSpiExt   ; R10   ; 3        ; 19           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; GpsRxdSpiExt   ; T12   ; 4        ; 22           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; MisoAux        ; L10   ; 4        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; MisoSpiExt     ; P14   ; 5        ; 31           ; 1            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; IBufP2Ports:IBufnCsExt|O                   ;
; MosiAux        ; M10   ; 4        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; MosiSpiExt     ; T14   ; 5        ; 31           ; 1            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; RamBusData[0]  ; R7    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[10] ; R3    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[11] ; T2    ; 3        ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[12] ; R2    ; 3        ; 6            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[13] ; R1    ; 3        ; 3            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[14] ; P2    ; 3        ; 3            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[15] ; P4    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[1]  ; T6    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[2]  ; R6    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[3]  ; P6    ; 3        ; 13           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[4]  ; T5    ; 3        ; 9            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[5]  ; R5    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[6]  ; P5    ; 3        ; 9            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[7]  ; T4    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[8]  ; R4    ; 3        ; 9            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RamBusData[9]  ; T3    ; 3        ; 6            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; DataReadReq (inverted)                     ;
; RstuC          ; J5    ; 1B       ; 10           ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; OneShotPorts:BootupReset|shot_i (inverted) ;
; SckAux         ; L9    ; 4        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; SckSpiExt      ; R14   ; 5        ; 31           ; 1            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; TP3            ; T13   ; 4        ; 22           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; nCs0Aux        ; M9    ; 3        ; 17           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; nCs1Aux        ; L7    ; 3        ; 6            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; nCs2Aux        ; L8    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; nCsSpiExt0     ; P10   ; 4        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; nCsSpiExt1     ; R11   ; 4        ; 19           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
; nCsSpiExt2     ; P11   ; 4        ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; H3       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; H1       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; F8       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E8       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; E7       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 10 / 16 ( 63 % ) ; 2.5V          ; --           ;
; 1B       ; 9 / 10 ( 90 % )  ; 2.5V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 2.5V          ; --           ;
; 3        ; 26 / 32 ( 81 % ) ; 2.5V          ; --           ;
; 4        ; 9 / 12 ( 75 % )  ; 2.5V          ; --           ;
; 5        ; 17 / 20 ( 85 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 28 ( 32 % )  ; 2.5V          ; --           ;
; 7        ; 6 / 12 ( 50 % )  ; 2.5V          ; --           ;
; 8        ; 21 / 32 ( 66 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 247        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 245        ; 8        ; RamBusWE                                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 243        ; 8        ; RamBusAddress[14]                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 239        ; 8        ; RamBusAddress[12]                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 237        ; 8        ; RamBusAddress[10]                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 235        ; 8        ; RamBusAddress[9]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 231        ; 8        ; TP8                                            ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 229        ; 8        ; ArmMosi                                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 225        ; 8        ; ArmMiso                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 227        ; 8        ; ArmSck                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 214        ; 7        ; X1                                             ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 13         ; 1A       ; RamBusAddress[7]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 11         ; 1A       ; RamBusAddress[5]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 248        ; 8        ; RamBusAddress[4]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 240        ; 8        ; RamBusAddress[15]                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 236        ; 8        ; RamBusAddress[13]                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 230        ; 8        ; RamBusAddress[11]                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 233        ; 8        ; RamBusAddress[8]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B15      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; B16      ; 175        ; 6        ; ChopperMuxPos                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 15         ; 1A       ; RamBusAddress[6]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 1A       ; RamBusOE                                       ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 3          ; 1A       ; RamBusAddress[3]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C4       ; 1          ; 1A       ; RamBusAddress[2]                               ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C5       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 238        ; 8        ; RamBusAddress[1]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; C9       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ; 195        ; 7        ; X2                                             ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 193        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 190        ; 6        ; TxduC0                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C15      ; 191        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 158        ; 6        ; ChopperMuxNeg                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D9       ; 216        ; 8        ; RamBusAddress[0]                               ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D11      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 188        ; 6        ; RxduC0                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D15      ; 189        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E7       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 210        ; 7        ; RamBusnCs[0]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E14      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E15      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E16      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F4       ; 2          ; 1A       ; ZPeriod                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; ZDuty                                          ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 220        ; 8        ; PwrRadio                                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 208        ; 7        ; RamBusnCs[1]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 196        ; 7        ; X0                                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 198        ; 7        ; RamBusnCs[2]                                   ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F14      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 8          ; 1A       ; UConnuC                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G11      ; 172        ; 6        ; AdcGainMux[0]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G15      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 165        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 4          ; 1A       ; RxduC1                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 30         ; 1B       ; TxduC1                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H12      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; H15      ; 153        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 155        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 21         ; 1B       ; TP6                                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 34         ; 1B       ; RxdXMT                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 32         ; 1B       ; TxdXMT                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J5       ; 28         ; 1B       ; RstuC                                          ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 40         ; 2        ; nCsClk                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J11      ; 148        ; 6        ; AdcGainMux[1]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 150        ; 6        ; AdcGainMux[3]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J14      ; 149        ; 6        ; RxdAClk                                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 152        ; 6        ; AdcGainMux[2]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 39         ; 2        ; CtsZig                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 42         ; 2        ; SckClk                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ; 136        ; 5        ; AdcGainMux[4]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 138        ; 5        ; AdcGainMux[5]                                  ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K14      ; 140        ; 5        ; PpsGps                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K15      ; 151        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L1       ; 37         ; 2        ; RtsZig                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 43         ; 2        ; RxdZig                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 66         ; 3        ; nCs1Aux                                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 78         ; 3        ; nCs2Aux                                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 102        ; 4        ; SckAux                                         ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 118        ; 4        ; MisoAux                                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 124        ; 5        ; TxdAClk                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L12      ; 126        ; 5        ; RxdGps                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L15      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 143        ; 5        ; SarAdcnDrdy                                    ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 45         ; 2        ; TP5                                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 41         ; 2        ; TxdZig                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 36         ; 2        ; VCXO                                           ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 76         ; 3        ; PeriodAux                                      ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 90         ; 3        ; nCs0Aux                                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 100        ; 4        ; MosiAux                                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 116        ; 4        ; TxdGps                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M14      ; 131        ; 5        ; SarAdcMiso                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M15      ; 129        ; 5        ; SarAdcTrig                                     ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 141        ; 5        ; SarAdcnCs                                      ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 47         ; 2        ; RstZig                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 44         ; 2        ; MisoClk                                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 56         ; 2        ; LedG                                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 58         ; 2        ; LedR                                           ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 128        ; 5        ; RxdUsb                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N16      ; 132        ; 5        ; SarAdcSck                                      ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 46         ; 2        ; MosiClk                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 61         ; 3        ; RamBusData[14]                                 ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P4       ; 60         ; 3        ; RamBusData[15]                                 ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P5       ; 70         ; 3        ; RamBusData[6]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P6       ; 82         ; 3        ; RamBusData[3]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P8       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 96         ; 4        ; nCsSpiExt0                                     ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 98         ; 4        ; nCsSpiExt2                                     ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 104        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 120        ; 5        ; MisoSpiExt                                     ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P15      ; 130        ; 5        ; TxdUsb                                         ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 63         ; 3        ; RamBusData[13]                                 ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R2       ; 67         ; 3        ; RamBusData[12]                                 ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R3       ; 65         ; 3        ; RamBusData[10]                                 ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 68         ; 3        ; RamBusData[8]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 74         ; 3        ; RamBusData[5]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 72         ; 3        ; RamBusData[2]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 80         ; 3        ; RamBusData[0]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 83         ; 3        ; SyncDCDC                                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 87         ; 3        ; DutyAux                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 94         ; 3        ; GpsPpsSpiExt                                   ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 97         ; 4        ; nCsSpiExt1                                     ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R14      ; 122        ; 5        ; SckSpiExt                                      ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ; 135        ; 5        ; TP7                                            ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T2       ; 71         ; 3        ; RamBusData[11]                                 ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 69         ; 3        ; RamBusData[9]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 75         ; 3        ; RamBusData[7]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 73         ; 3        ; RamBusData[4]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 79         ; 3        ; RamBusData[1]                                  ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; TP4                                            ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 81         ; 3        ; UsbConn                                        ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T11      ; 92         ; 3        ; PwrSD                                          ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 103        ; 4        ; GpsRxdSpiExt                                   ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 101        ; 4        ; TP3                                            ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 121        ; 5        ; MosiSpiExt                                     ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T15      ; 123        ; 5        ; UsbSw                                          ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Name                          ; ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1 ; ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; MasterPll|altpll_analog|auto_generated|pll1                                         ; UartPll|altpll_analog|auto_generated|pll1                                          ;
; PLL mode                      ; Normal                                                                              ; Normal                                                                             ;
; Compensate clock              ; clock0                                                                              ; clock0                                                                             ;
; Compensated input/output pins ; --                                                                                  ; --                                                                                 ;
; Switchover type               ; --                                                                                  ; --                                                                                 ;
; Input frequency 0             ; 16.78 MHz                                                                           ; 16.78 MHz                                                                          ;
; Input frequency 1             ; --                                                                                  ; --                                                                                 ;
; Nominal PFD frequency         ; 5.6 MHz                                                                             ; 5.6 MHz                                                                            ;
; Nominal VCO frequency         ; 604.0 MHz                                                                           ; 587.2 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                                   ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                                ; Auto                                                                               ;
; VCO phase shift step          ; 206 ps                                                                              ; 212 ps                                                                             ;
; VCO multiply                  ; --                                                                                  ; --                                                                                 ;
; VCO divide                    ; --                                                                                  ; --                                                                                 ;
; Freq min lock                 ; 15.0 MHz                                                                            ; 15.0 MHz                                                                           ;
; Freq max lock                 ; 18.06 MHz                                                                           ; 18.58 MHz                                                                          ;
; M VCO Tap                     ; 0                                                                                   ; 0                                                                                  ;
; M Initial                     ; 1                                                                                   ; 1                                                                                  ;
; M value                       ; 108                                                                                 ; 105                                                                                ;
; N value                       ; 3                                                                                   ; 3                                                                                  ;
; Charge pump current           ; setting 1                                                                           ; setting 1                                                                          ;
; Loop filter resistance        ; setting 8                                                                           ; setting 8                                                                          ;
; Loop filter capacitance       ; setting 0                                                                           ; setting 0                                                                          ;
; Bandwidth                     ; 300 kHz to 390 kHz                                                                  ; 300 kHz to 390 kHz                                                                 ;
; Bandwidth type                ; Low                                                                                 ; Low                                                                                ;
; Real time reconfigurable      ; Off                                                                                 ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                  ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                 ; Off                                                                                ;
; PLL location                  ; PLL_1                                                                               ; PLL_2                                                                              ;
; Inclk0 signal                 ; VCXO                                                                                ; VCXO                                                                               ;
; Inclk1 signal                 ; --                                                                                  ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ; Global Clock                                                                       ;
; Inclk1 signal type            ; --                                                                                  ; --                                                                                 ;
+-------------------------------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 6    ; 1   ; 100.68 MHz       ; 0 (0 ps)    ; 7.50 (206 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; MasterPll|altpll_analog|auto_generated|pll1|clk[0] ;
; ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|wire_pll1_clk[0]  ; clock0       ; 7    ; 8   ; 14.68 MHz        ; 0 (0 ps)    ; 1.12 (212 ps)    ; 50/50      ; C0      ; 40            ; 20/20 Even ; --            ; 1       ; 0       ; UartPll|altpll_analog|auto_generated|pll1|clk[0]   ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                       ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MountainOperatorPorts                              ; 3216 (15)   ; 2015 (0)                  ; 0 (0)         ; 280576      ; 41   ; 1          ; 0            ; 0       ; 0         ; 112  ; 0            ; 1201 (15)    ; 470 (0)           ; 1545 (2)         ; 0          ; |MountainOperatorPorts                                                                                                                                    ; work         ;
;    |ClockDividerPorts:DcDcClkDivider|               ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|ClockDividerPorts:DcDcClkDivider                                                                                                   ; work         ;
;    |ClockMultiplierPorts:MasterPll|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:MasterPll                                                                                                     ; work         ;
;       |altpll:altpll_analog|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog                                                                                ; work         ;
;          |PLL2_altpll:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated                                                     ; work         ;
;    |ClockMultiplierPorts:UartPll|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:UartPll                                                                                                       ; work         ;
;       |altpll:altpll_analog|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:UartPll|altpll:altpll_analog                                                                                  ; work         ;
;          |PLL2_altpll1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated                                                      ; work         ;
;    |DataMapperPorts:DataMapper|                     ; 890 (890)   ; 389 (389)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 404 (404)    ; 133 (133)         ; 353 (353)        ; 0          ; |MountainOperatorPorts|DataMapperPorts:DataMapper                                                                                                         ; work         ;
;    |DnaRegisterPorts:DnaRegister|                   ; 121 (34)    ; 111 (34)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 50 (17)           ; 61 (17)          ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister                                                                                                       ; work         ;
;       |altchip_id:DNA_i|                            ; 87 (43)     ; 77 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (6)       ; 33 (33)           ; 44 (4)           ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i                                                                                      ; work         ;
;          |a_graycounter:gen_cntr|                   ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr                                                               ; work         ;
;             |a_graycounter_3ag:auto_generated|      ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated                              ; work         ;
;          |lpm_shiftreg:shift_reg|                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg                                                               ; work         ;
;    |IBufP2Ports:IBufCE|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufCE                                                                                                                 ; work         ;
;    |IBufP2Ports:IBufDacMiso|                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufDacMiso                                                                                                            ; work         ;
;    |IBufP2Ports:IBufMosiExt|                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufMosiExt                                                                                                            ; work         ;
;    |IBufP2Ports:IBufOE|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufOE                                                                                                                 ; work         ;
;    |IBufP2Ports:IBufPPS|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufPPS                                                                                                                ; work         ;
;    |IBufP2Ports:IBufSarAdcMiso|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufSarAdcMiso                                                                                                         ; work         ;
;    |IBufP2Ports:IBufSarAdcnDrdy|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufSarAdcnDrdy                                                                                                        ; work         ;
;    |IBufP2Ports:IBufSckExt|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufSckExt                                                                                                             ; work         ;
;    |IBufP2Ports:IBufWE|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufWE                                                                                                                 ; work         ;
;    |IBufP2Ports:IBufZBusMiso|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufZBusMiso                                                                                                           ; work         ;
;    |IBufP2Ports:IBufnCsExt|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:IBufnCsExt                                                                                                             ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:10:IBUF_RamAddr_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:10:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:11:IBUF_RamAddr_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:11:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:12:IBUF_RamAddr_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:12:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:13:IBUF_RamAddr_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:13:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:14:IBUF_RamAddr_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:14:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:15:IBUF_RamAddr_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:15:IBUF_RamAddr_i                                                                                       ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i|    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i                                                                                        ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:10:IOBUF_RamData_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:10:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:11:IOBUF_RamData_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:11:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:12:IOBUF_RamData_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:12:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:13:IOBUF_RamData_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:13:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:14:IOBUF_RamData_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:14:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:15:IOBUF_RamData_i| ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:15:IOBUF_RamData_i                                                                                     ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:8:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:8:IOBUF_RamData_i                                                                                      ; work         ;
;    |IOBufP2Ports:\GenRamDataBus:9:IOBUF_RamData_i|  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:9:IOBUF_RamData_i                                                                                      ; work         ;
;    |OneShotPorts:BootupReset|                       ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; 0          ; |MountainOperatorPorts|OneShotPorts:BootupReset                                                                                                           ; work         ;
;    |PPSCountPorts:PPSAccumulator|                   ; 69 (69)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 66 (66)          ; 0          ; |MountainOperatorPorts|PPSCountPorts:PPSAccumulator                                                                                                       ; work         ;
;    |PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i                                                                                       ; work         ;
;       |IBufP3Ports:IBUF_A|                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A                                                                    ; work         ;
;    |PhaseComparatorPorts:PPSRtcPhaseComparator|     ; 177 (174)   ; 68 (65)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 12 (11)           ; 57 (56)          ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator                                                                                         ; work         ;
;       |IBufP3Ports:IBUF_B|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_B                                                                      ; work         ;
;    |PhaseComparatorPorts:SarPPSAdcPhaseComparator|  ; 178 (175)   ; 68 (65)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (110)    ; 11 (8)            ; 57 (57)          ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator                                                                                      ; work         ;
;       |IBufP3Ports:IBUF_B|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_B                                                                   ; work         ;
;    |RtcCounterPorts:RtcCounter|                     ; 88 (88)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 66 (66)          ; 0          ; |MountainOperatorPorts|RtcCounterPorts:RtcCounter                                                                                                         ; work         ;
;    |SpiDacPorts:ClkDac_i|                           ; 98 (21)     ; 69 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (2)       ; 14 (6)            ; 56 (12)          ; 0          ; |MountainOperatorPorts|SpiDacPorts:ClkDac_i                                                                                                               ; work         ;
;       |SpiMasterPorts:Spi|                          ; 78 (78)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 8 (8)             ; 44 (44)          ; 0          ; |MountainOperatorPorts|SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi                                                                                            ; work         ;
;    |SpiRegistersPorts:SpiRegistersExt|              ; 70 (31)     ; 54 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 14 (6)            ; 40 (21)          ; 0          ; |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt                                                                                                  ; work         ;
;       |SpiBusPorts:SpiBus|                          ; 43 (43)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 8 (8)             ; 19 (19)          ; 0          ; |MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus                                                                               ; work         ;
;    |UartRx:ZBusAddrInUart|                          ; 54 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 3 (0)             ; 31 (0)           ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart                                                                                                              ; work         ;
;       |ClockDividerPorts:UartClkDiv|                ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncRxd|                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|IBufP2Ports:ClkSyncRxd                                                                                       ; work         ;
;       |UartRxRaw:Uart|                              ; 42 (42)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 2 (2)             ; 23 (23)          ; 0          ; |MountainOperatorPorts|UartRx:ZBusAddrInUart|UartRxRaw:Uart                                                                                               ; work         ;
;    |UartRxFifo:AClkUart|                            ; 99 (0)      ; 72 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 15 (0)            ; 57 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart                                                                                                                ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|IBufP2Ports:ClkSyncWrite                                                                                       ; work         ;
;       |UartRx:Uart|                                 ; 49 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 11 (0)            ; 20 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart                                                                                                    ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                       ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                             ; work         ;
;          |UartRxRaw:Uart|                           ; 43 (43)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 9 (9)             ; 16 (16)          ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart                                                                                     ; work         ;
;       |gated_fifo:UartFifo|                         ; 48 (4)      ; 39 (4)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (2)             ; 37 (2)           ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo                                                                                            ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 35 (35)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 35 (35)          ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                           ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                            ; work         ;
;    |UartRxFifo:UsbUart|                             ; 96 (0)      ; 70 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 14 (0)            ; 56 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart                                                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|IBufP2Ports:ClkSyncWrite                                                                                        ; work         ;
;       |UartRx:Uart|                                 ; 46 (0)      ; 29 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 10 (0)            ; 19 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart                                                                                                     ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                        ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                              ; work         ;
;          |UartRxRaw:Uart|                           ; 43 (43)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 9 (9)             ; 17 (17)          ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart                                                                                      ; work         ;
;       |gated_fifo:UartFifo|                         ; 48 (4)      ; 39 (4)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (2)             ; 37 (2)           ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo                                                                                             ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 35 (35)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 35 (35)          ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                 ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                            ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                             ; work         ;
;    |UartRxFifo:XMTUart|                             ; 101 (0)     ; 73 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 15 (0)            ; 58 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart                                                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|IBufP2Ports:ClkSyncWrite                                                                                        ; work         ;
;       |UartRx:Uart|                                 ; 51 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 11 (0)            ; 21 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart                                                                                                     ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                        ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                              ; work         ;
;          |UartRxRaw:Uart|                           ; 43 (43)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 9 (9)             ; 16 (16)          ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart                                                                                      ; work         ;
;       |gated_fifo:UartFifo|                         ; 48 (4)      ; 39 (4)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (2)             ; 37 (2)           ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo                                                                                             ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 35 (35)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 35 (35)          ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                 ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                            ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                             ; work         ;
;    |UartRxFifo:ZigUart|                             ; 96 (0)      ; 71 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 11 (0)            ; 60 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart                                                                                                                 ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|IBufP2Ports:ClkSyncWrite                                                                                        ; work         ;
;       |UartRx:Uart|                                 ; 46 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 7 (0)             ; 23 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart                                                                                                     ; work         ;
;          |ClockDividerPorts:UartClkDiv|             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv                                                                        ; work         ;
;          |IBufP2Ports:ClkSyncRxd|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd                                                                              ; work         ;
;          |UartRxRaw:Uart|                           ; 41 (41)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 5 (5)             ; 20 (20)          ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart                                                                                      ; work         ;
;       |gated_fifo:UartFifo|                         ; 48 (4)      ; 39 (4)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (2)             ; 37 (2)           ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo                                                                                             ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 35 (35)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 35 (35)          ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i                                                                                 ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                            ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                             ; work         ;
;    |UartRxFifoParity:GpsUart|                       ; 103 (0)     ; 75 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 12 (0)            ; 63 (0)           ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart                                                                                                           ; work         ;
;       |ClockDividerPorts:UartClkDiv|                ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv                                                                              ; work         ;
;       |IBufP2Ports:ClkSyncRxd|                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|IBufP2Ports:ClkSyncRxd                                                                                    ; work         ;
;       |IBufP2Ports:ClkSyncWrite|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|IBufP2Ports:ClkSyncWrite                                                                                  ; work         ;
;       |UartRxParity:Uart|                           ; 42 (42)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 6 (6)             ; 19 (19)          ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|UartRxParity:Uart                                                                                         ; work         ;
;       |gated_fifo:UartFifo|                         ; 48 (4)      ; 39 (4)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (2)             ; 37 (2)           ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo                                                                                       ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 35 (35)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 35 (35)          ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i                                                                           ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                      ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                       ; work         ;
;    |UartTxFifo:AClkOutUart|                         ; 93 (12)     ; 70 (10)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (2)       ; 7 (1)             ; 63 (9)           ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart                                                                                                             ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv                                                                               ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufStartTx                                                                                     ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufTxInProgress_i                                                                              ; work         ;
;       |UartTx:UartTxUart|                           ; 19 (19)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|UartTx:UartTxUart                                                                                           ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 49 (5)      ; 41 (5)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 2 (2)             ; 39 (3)           ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo                                                                                       ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 36 (36)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 36 (36)          ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                           ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                      ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                       ; work         ;
;    |UartTxFifo:XMTOutUart|                          ; 95 (12)     ; 71 (10)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (2)       ; 8 (1)             ; 63 (9)           ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart                                                                                                              ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv                                                                                ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufStartTx                                                                                      ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufTxInProgress_i                                                                               ; work         ;
;       |UartTx:UartTxUart|                           ; 18 (18)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|UartTx:UartTxUart                                                                                            ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 50 (5)      ; 41 (5)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 3 (2)             ; 38 (3)           ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo                                                                                        ; work         ;
;          |fifo:fifo_i|                              ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 35 (35)          ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                            ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                       ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                        ; work         ;
;    |UartTxFifo:ZigOutUart|                          ; 94 (12)     ; 71 (10)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (2)       ; 8 (1)             ; 63 (10)          ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart                                                                                                              ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv                                                                                ; work         ;
;       |IBufP2Ports:IBufCts|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufCts                                                                                          ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufStartTx                                                                                      ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufTxInProgress_i                                                                               ; work         ;
;       |UartTx:UartTxUart|                           ; 19 (19)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 7 (7)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|UartTx:UartTxUart                                                                                            ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 49 (5)      ; 41 (5)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 2 (2)             ; 39 (3)           ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo                                                                                        ; work         ;
;          |fifo:fifo_i|                              ; 44 (44)     ; 36 (36)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 36 (36)          ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                            ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                       ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                        ; work         ;
;    |UartTxFifoParity:GpsOutUart|                    ; 95 (11)     ; 66 (10)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (1)       ; 8 (1)             ; 58 (10)          ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart                                                                                                        ; work         ;
;       |ClockDividerPorts:BitClockDiv|               ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv                                                                          ; work         ;
;       |IBufP2Ports:IBufStartTx|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufStartTx                                                                                ; work         ;
;       |IBufP2Ports:IBufTxInProgress_i|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufTxInProgress_i                                                                         ; work         ;
;       |UartTxParity:UartTxUart|                     ; 26 (26)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 3 (3)             ; 6 (6)            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart                                                                                ; work         ;
;       |gated_fifo:UartTxFifo|                       ; 41 (5)      ; 33 (5)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 2 (2)             ; 31 (3)           ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo                                                                                  ; work         ;
;          |fifo:fifo_i|                              ; 36 (36)     ; 28 (28)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 28 (28)          ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i                                                                      ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0                                                 ; work         ;
;                |altsyncram_m4d1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated                  ; work         ;
;    |ZBusAddrTxPorts:ZBusAddrOutUart|                ; 46 (13)     ; 29 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (3)       ; 2 (2)             ; 31 (8)           ; 0          ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart                                                                                                    ; work         ;
;       |ClockDividerPorts:ZBusAddrTxdClockDiv|       ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; 0          ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv                                                              ; work         ;
;       |UartTx:ZBusAddrOutUart|                      ; 18 (18)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (11)          ; 0          ; |MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|UartTx:ZBusAddrOutUart                                                                             ; work         ;
;    |ZBusPorts:ZBus_i|                               ; 68 (13)     ; 42 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (2)       ; 6 (2)             ; 38 (8)           ; 0          ; |MountainOperatorPorts|ZBusPorts:ZBus_i                                                                                                                   ; work         ;
;       |SpiMasterPorts:Spi|                          ; 56 (56)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 4 (4)             ; 30 (30)          ; 0          ; |MountainOperatorPorts|ZBusPorts:ZBus_i|SpiMasterPorts:Spi                                                                                                ; work         ;
;    |gated_fifo:SpiRxUartFifo|                       ; 24 (2)      ; 21 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (1)             ; 20 (1)           ; 0          ; |MountainOperatorPorts|gated_fifo:SpiRxUartFifo                                                                                                           ; work         ;
;       |fifo:fifo_i|                                 ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; 0          ; |MountainOperatorPorts|gated_fifo:SpiRxUartFifo|fifo:fifo_i                                                                                               ; work         ;
;    |gated_fifo:SpiTxUartFifo|                       ; 24 (2)      ; 20 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (1)             ; 19 (1)           ; 0          ; |MountainOperatorPorts|gated_fifo:SpiTxUartFifo                                                                                                           ; work         ;
;       |fifo:fifo_i|                                 ; 22 (22)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0          ; |MountainOperatorPorts|gated_fifo:SpiTxUartFifo|fifo:fifo_i                                                                                               ; work         ;
;    |ltc2378fifoPorts:ltc2378|                       ; 473 (270)   ; 231 (126)                 ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (93)     ; 44 (43)           ; 246 (135)        ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378                                                                                                           ; work         ;
;       |OneShotPorts:SpiEnableDelayOneShot|          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot                                                                        ; work         ;
;       |SpiMasterPorts:Spi|                          ; 57 (57)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 34 (34)          ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi                                                                                        ; work         ;
;       |VariableClockDividerPorts:clk_div_adcconv|   ; 76 (76)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 22 (22)          ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv                                                                 ; work         ;
;       |gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|   ; 64 (2)      ; 53 (2)                    ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 53 (2)           ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 62 (62)     ; 51 (51)                   ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 51 (51)          ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 7    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 7    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 7    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 7    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
;       |gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i                                                                 ; work         ;
;          |fifo:fifo_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i                                                     ; work         ;
;             |altsyncram:RAM_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0                                ; work         ;
;                |altsyncram_oad1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated ; work         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; TxduC0            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TxduC1            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ArmMosi           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ArmSck            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ArmMiso           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; X0                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UConnuC           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RamBusnCs[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; RamBusnCs[2]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TxdUsb            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UsbSw             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RstZig            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TxdZig            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RtsZig            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SyncDCDC          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PwrSD             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PwrRadio          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RxdGps            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TxdAClk           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nCsClk            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SckClk            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MosiClk           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SarAdcTrig        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SarAdcSck         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SarAdcnCs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AdcGainMux[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AdcGainMux[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AdcGainMux[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AdcGainMux[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AdcGainMux[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AdcGainMux[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ChopperMuxPos     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ChopperMuxNeg     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PeriodAux         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DutyAux           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ZPeriod           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ZDuty             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TxdXMT            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LedR              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LedG              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TP4               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TP5               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TP6               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TP7               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TP8               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RstuC             ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RamBusData[0]     ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[1]     ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[2]     ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[3]     ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[4]     ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[5]     ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[6]     ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[7]     ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[8]     ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[9]     ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[10]    ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[11]    ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[12]    ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[13]    ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusData[14]    ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusData[15]    ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; SckSpiExt         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MosiSpiExt        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MisoSpiExt        ; Bidir    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; nCsSpiExt0        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; nCsSpiExt1        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; nCsSpiExt2        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GpsRxdSpiExt      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GpsPpsSpiExt      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SckAux            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MosiAux           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MisoAux           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; nCs0Aux           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; nCs1Aux           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; nCs2Aux           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; TP3               ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RxdUsb            ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; RxduC1            ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; TxdGps            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; PpsGps            ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; UsbConn           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RxduC0            ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; VCXO              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; X1                ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; X2                ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusAddress[5]  ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[4]  ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[8]  ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[9]  ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[10] ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusAddress[12] ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusAddress[13] ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusAddress[14] ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[15] ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[11] ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[2]  ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[0]  ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[3]  ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; RamBusAddress[1]  ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RamBusAddress[6]  ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; RamBusAddress[7]  ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; RamBusnCs[0]      ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; RamBusWE          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; SarAdcnDrdy       ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; SarAdcMiso        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; RamBusOE          ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; MisoClk           ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; CtsZig            ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; RxdZig            ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; RxdAClk           ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; RxdXMT            ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                           ;
+----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------+-------------------+---------+
; ArmMosi                                                                    ;                   ;         ;
; ArmSck                                                                     ;                   ;         ;
; RamBusnCs[1]                                                               ;                   ;         ;
; RamBusnCs[2]                                                               ;                   ;         ;
; RstuC                                                                      ;                   ;         ;
; RamBusData[0]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i|Temp1~feeder          ; 1                 ; 6       ;
; RamBusData[1]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i|Temp1                 ; 1                 ; 6       ;
; RamBusData[2]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i|Temp1~feeder          ; 0                 ; 6       ;
; RamBusData[3]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i|Temp1~feeder          ; 0                 ; 6       ;
; RamBusData[4]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i|Temp1                 ; 1                 ; 6       ;
; RamBusData[5]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i|Temp1~feeder          ; 1                 ; 6       ;
; RamBusData[6]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i|Temp1~feeder          ; 0                 ; 6       ;
; RamBusData[7]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i|Temp1~feeder          ; 0                 ; 6       ;
; RamBusData[8]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:8:IOBUF_RamData_i|Temp1                 ; 0                 ; 6       ;
; RamBusData[9]                                                              ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:9:IOBUF_RamData_i|Temp1                 ; 0                 ; 6       ;
; RamBusData[10]                                                             ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:10:IOBUF_RamData_i|Temp1~feeder         ; 1                 ; 6       ;
; RamBusData[11]                                                             ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:11:IOBUF_RamData_i|Temp1                ; 0                 ; 6       ;
; RamBusData[12]                                                             ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:12:IOBUF_RamData_i|Temp1                ; 1                 ; 6       ;
; RamBusData[13]                                                             ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:13:IOBUF_RamData_i|Temp1~feeder         ; 1                 ; 6       ;
; RamBusData[14]                                                             ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:14:IOBUF_RamData_i|Temp1~feeder         ; 0                 ; 6       ;
; RamBusData[15]                                                             ;                   ;         ;
;      - IOBufP2Ports:\GenRamDataBus:15:IOBUF_RamData_i|Temp1                ; 1                 ; 6       ;
; SckSpiExt                                                                  ;                   ;         ;
; MosiSpiExt                                                                 ;                   ;         ;
; MisoSpiExt                                                                 ;                   ;         ;
;      - IBufP2Ports:IBufZBusMiso|Temp1~feeder                               ; 0                 ; 6       ;
; nCsSpiExt0                                                                 ;                   ;         ;
; nCsSpiExt1                                                                 ;                   ;         ;
; nCsSpiExt2                                                                 ;                   ;         ;
; GpsRxdSpiExt                                                               ;                   ;         ;
; GpsPpsSpiExt                                                               ;                   ;         ;
; SckAux                                                                     ;                   ;         ;
; MosiAux                                                                    ;                   ;         ;
; MisoAux                                                                    ;                   ;         ;
; nCs0Aux                                                                    ;                   ;         ;
; nCs1Aux                                                                    ;                   ;         ;
; nCs2Aux                                                                    ;                   ;         ;
; TP3                                                                        ;                   ;         ;
; RxdUsb                                                                     ;                   ;         ;
;      - UartRxFifo:UsbUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd|Temp1         ; 0                 ; 6       ;
;      - TxduC0~output                                                       ; 0                 ; 6       ;
; RxduC1                                                                     ;                   ;         ;
;      - RxdGpsMux~0                                                         ; 1                 ; 6       ;
; TxdGps                                                                     ;                   ;         ;
;      - RxdGpsMux~0                                                         ; 0                 ; 6       ;
; PpsGps                                                                     ;                   ;         ;
;      - PPSMux~0                                                            ; 0                 ; 6       ;
; UsbConn                                                                    ;                   ;         ;
;      - UConnuC~output                                                      ; 1                 ; 6       ;
; RxduC0                                                                     ;                   ;         ;
;      - TxdUsb~output                                                       ; 0                 ; 6       ;
; VCXO                                                                       ;                   ;         ;
; X1                                                                         ;                   ;         ;
;      - nCsSpiExt1~output                                                   ; 1                 ; 6       ;
; X2                                                                         ;                   ;         ;
;      - nCsSpiExt2~output                                                   ; 1                 ; 6       ;
; RamBusAddress[5]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i|Temp1                   ; 0                 ; 6       ;
; RamBusAddress[4]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i|Temp1                   ; 0                 ; 6       ;
; RamBusAddress[8]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i|Temp1~feeder            ; 0                 ; 6       ;
; RamBusAddress[9]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i|Temp1~feeder            ; 0                 ; 6       ;
; RamBusAddress[10]                                                          ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:10:IBUF_RamAddr_i|Temp1                  ; 1                 ; 6       ;
; RamBusAddress[12]                                                          ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:12:IBUF_RamAddr_i|Temp1~feeder           ; 1                 ; 6       ;
; RamBusAddress[13]                                                          ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:13:IBUF_RamAddr_i|Temp1                  ; 1                 ; 6       ;
; RamBusAddress[14]                                                          ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:14:IBUF_RamAddr_i|Temp1                  ; 0                 ; 6       ;
; RamBusAddress[15]                                                          ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:15:IBUF_RamAddr_i|Temp1~feeder           ; 0                 ; 6       ;
; RamBusAddress[11]                                                          ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:11:IBUF_RamAddr_i|Temp1~feeder           ; 0                 ; 6       ;
; RamBusAddress[2]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i|Temp1                   ; 0                 ; 6       ;
; RamBusAddress[0]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i|Temp1~feeder            ; 0                 ; 6       ;
; RamBusAddress[3]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i|Temp1                   ; 1                 ; 6       ;
; RamBusAddress[1]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i|Temp1                   ; 0                 ; 6       ;
; RamBusAddress[6]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i|Temp1                   ; 1                 ; 6       ;
; RamBusAddress[7]                                                           ;                   ;         ;
;      - IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i|Temp1                   ; 1                 ; 6       ;
; RamBusnCs[0]                                                               ;                   ;         ;
;      - IBufP2Ports:IBufCE|Temp1~feeder                                     ; 1                 ; 6       ;
; RamBusWE                                                                   ;                   ;         ;
;      - IBufP2Ports:IBufWE|Temp1                                            ; 1                 ; 6       ;
; SarAdcnDrdy                                                                ;                   ;         ;
;      - IBufP2Ports:IBufSarAdcnDrdy|Temp1                                   ; 0                 ; 6       ;
; SarAdcMiso                                                                 ;                   ;         ;
;      - IBufP2Ports:IBufSarAdcMiso|Temp1                                    ; 0                 ; 6       ;
; RamBusOE                                                                   ;                   ;         ;
;      - IBufP2Ports:IBufOE|Temp1~feeder                                     ; 0                 ; 6       ;
; MisoClk                                                                    ;                   ;         ;
;      - IBufP2Ports:IBufDacMiso|Temp1~feeder                                ; 1                 ; 6       ;
; CtsZig                                                                     ;                   ;         ;
;      - UartTxFifo:ZigOutUart|IBufP2Ports:IBufCts|Temp1                     ; 1                 ; 6       ;
; RxdZig                                                                     ;                   ;         ;
;      - UartRxFifo:ZigUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd|Temp1~feeder  ; 1                 ; 6       ;
; RxdAClk                                                                    ;                   ;         ;
;      - UartRxFifo:AClkUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd|Temp1~feeder ; 1                 ; 6       ;
; RxdXMT                                                                     ;                   ;         ;
;      - UartRxFifo:XMTUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd|Temp1~feeder  ; 0                 ; 6       ;
+----------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location           ; Fan-Out ; Usage                                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------------------------+--------+----------------------+------------------+---------------------------+
; AClkFifoReset_i                                                                                 ; LCCOMB_X14_Y9_N24  ; 118     ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; ClockDividerPorts:DcDcClkDivider|LessThan0~1                                                    ; LCCOMB_X12_Y2_N30  ; 6       ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 1718    ; Clock                                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|wire_pll1_clk[0]  ; PLL_2              ; 56      ; Clock                                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; DataMapperPorts:DataMapper|AClkOutTxdWriteData[0]~0                                             ; LCCOMB_X25_Y10_N8  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|AdcClkDivider_i[15]~2                                                ; LCCOMB_X16_Y11_N18 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|AdcDutyDividerOut[0]~4                                               ; LCCOMB_X16_Y9_N24  ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|AdcDutyDividerOut[16]~5                                              ; LCCOMB_X14_Y10_N18 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|AdcGain_i[0]~0                                                       ; LCCOMB_X20_Y12_N24 ; 6       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|AdcPeriodDividerOut[0]~4                                             ; LCCOMB_X14_Y10_N16 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|AdcPeriodDividerOut[16]~5                                            ; LCCOMB_X20_Y10_N28 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|ClkDacWrite[15]~3                                                    ; LCCOMB_X13_Y7_N24  ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|ForcePnD_i~2                                                         ; LCCOMB_X14_Y12_N14 ; 3       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|GpsOutTxdWriteData[0]~0                                              ; LCCOMB_X14_Y11_N26 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|PPSCountReset                                                        ; FF_X14_Y9_N9       ; 36      ; Async. clear                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|PPSTriggerAdc_i~0                                                    ; LCCOMB_X16_Y14_N20 ; 7       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|RadioPower_i~0                                                       ; LCCOMB_X14_Y11_N14 ; 2       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SarSamplesPerSecond_i[0]~1                                           ; LCCOMB_X16_Y12_N24 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SarSamplesPerSecond_i[16]~0                                          ; LCCOMB_X14_Y9_N20  ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SarSamplesToAverage_i[15]~0                                          ; LCCOMB_X14_Y9_N30  ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SecondsIn_i[6]~0                                                     ; LCCOMB_X19_Y11_N10 ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SecondsOut[0]~0                                                      ; LCCOMB_X20_Y2_N24  ; 22      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SecondsOut_i[0]~3                                                    ; LCCOMB_X19_Y8_N24  ; 6       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SecondsOut_i[21]~2                                                   ; LCCOMB_X16_Y14_N16 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SpiExtAddr_i[7]~2                                                    ; LCCOMB_X19_Y13_N20 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SpiRxFifoReset                                                       ; FF_X15_Y13_N25     ; 22      ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SpiTxFifoReset                                                       ; FF_X14_Y11_N9      ; 21      ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SyncSummary_i[0]~1                                                   ; LCCOMB_X15_Y11_N10 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|SyncSummary_i[16]~0                                                  ; LCCOMB_X14_Y9_N12  ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|UartMux_i[0]~0                                                       ; LCCOMB_X14_Y11_N16 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|UsingAtomicClock_i~0                                                 ; LCCOMB_X16_Y10_N22 ; 4       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|XMTOutTxdWriteData[0]~0                                              ; LCCOMB_X9_Y8_N28   ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|ZBusAddr_i[0]~0                                                      ; LCCOMB_X14_Y9_N10  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|ZBusWriteData[7]~0                                                   ; LCCOMB_X14_Y11_N10 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataMapperPorts:DataMapper|ZigOutTxdWriteData[0]~0                                              ; LCCOMB_X14_Y12_N8  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DataReadReq                                                                                     ; LCCOMB_X20_Y11_N26 ; 30      ; Output enable                             ; no     ; --                   ; --               ; --                        ;
; DataWriteReq                                                                                    ; LCCOMB_X14_Y10_N2  ; 36      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; DnaRegisterPorts:DnaRegister|DnaClk                                                             ; FF_X30_Y10_N3      ; 78      ; Clock                                     ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; DnaRegisterPorts:DnaRegister|DnaRegister[16]~0                                                  ; LCCOMB_X23_Y10_N22 ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|busy_reg                                          ; FF_X30_Y9_N7       ; 42      ; Clock enable, Sync. clear                 ; no     ; --                   ; --               ; --                        ;
; DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|comb~0                                            ; LCCOMB_X25_Y9_N30  ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|output_reg[48]~0                                  ; LCCOMB_X30_Y9_N14  ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; IBufP2Ports:IBufnCsExt|O                                                                        ; FF_X28_Y6_N13      ; 21      ; Async. clear, Clock enable, Output enable ; no     ; --                   ; --               ; --                        ;
; OneShotPorts:BootupReset|LessThan0~2                                                            ; LCCOMB_X13_Y9_N30  ; 10      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; OneShotPorts:BootupReset|shot_i                                                                 ; FF_X14_Y9_N15      ; 455     ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; PPSCountPorts:PPSAccumulator|InvalidatePPSCount                                                 ; FF_X24_Y8_N17      ; 32      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; PPSCountPorts:PPSAccumulator|PPSAccum[6]~63                                                     ; LCCOMB_X24_Y6_N2   ; 33      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; PPSCountPorts:PPSAccumulator|PPSAccum_i[24]~66                                                  ; LCCOMB_X24_Y6_N6   ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; PPSCountPorts:PPSAccumulator|process_0~0                                                        ; LCCOMB_X24_Y6_N8   ; 32      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; PhaseComparatorPorts:PPSRtcPhaseComparator|Delta[19]~0                                          ; LCCOMB_X18_Y17_N10 ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; PhaseComparatorPorts:SarPPSAdcPhaseComparator|Delta[1]~0                                        ; LCCOMB_X18_Y18_N16 ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; RtcCounterPorts:RtcCounter|ClockDivider[10]~51                                                  ; LCCOMB_X20_Y2_N2   ; 17      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; RtcCounterPorts:RtcCounter|ClockDivider[10]~54                                                  ; LCCOMB_X20_Y2_N18  ; 39      ; Sync. clear, Sync. load                   ; no     ; --                   ; --               ; --                        ;
; RtcCounterPorts:RtcCounter|Milliseconds_i[2]~36                                                 ; LCCOMB_X20_Y2_N14  ; 10      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; RtcCounterPorts:RtcCounter|Milliseconds_i~37                                                    ; LCCOMB_X20_Y2_N4   ; 10      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; RtcCounterPorts:RtcCounter|Seconds_i~69                                                         ; LCCOMB_X20_Y2_N0   ; 22      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; SarAdcFifoReset_i                                                                               ; LCCOMB_X14_Y11_N6  ; 7       ; Async. clear                              ; no     ; --                   ; --               ; --                        ;
; SpiDacPorts:ClkDac_i|DacReadback[0]~1                                                           ; LCCOMB_X11_Y10_N16 ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataToMosiLatched                                       ; FF_X9_Y6_N3        ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|LessThan0~2                                             ; LCCOMB_X9_Y6_N28   ; 14      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; SpiDacPorts:ClkDac_i|SpiRst                                                                     ; FF_X11_Y10_N23     ; 56      ; Async. clear, Latch enable                ; no     ; --                   ; --               ; --                        ;
; SpiRegistersPorts:SpiRegistersExt|Address_i[0]~9                                                ; LCCOMB_X28_Y6_N8   ; 7       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; SpiRegistersPorts:SpiRegistersExt|CurrentState.LatchAddress                                     ; FF_X28_Y6_N17      ; 11      ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; SpiRegistersPorts:SpiRegistersExt|DataToMiso[6]~1                                               ; LCCOMB_X28_Y6_N2   ; 7       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|DataFromMosi_i_i[7]~1                      ; LCCOMB_X29_Y10_N16 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; SpiRegistersPorts:SpiRegistersExt|nCs_spiBus                                                    ; LCCOMB_X28_Y6_N22  ; 17      ; Async. clear                              ; no     ; --                   ; --               ; --                        ;
; UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|LessThan0~1                                  ; LCCOMB_X11_Y16_N10 ; 8       ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|div_i                                        ; FF_X1_Y9_N13       ; 26      ; Clock                                     ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; UartRx:ZBusAddrInUart|UartRxRaw:Uart|DataO[7]~0                                                 ; LCCOMB_X12_Y16_N6  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRx:ZBusAddrInUart|UartRxRaw:Uart|\RxProc:BitPos[0]~3                                        ; LCCOMB_X13_Y16_N22 ; 4       ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                              ; FF_X9_Y9_N25       ; 27      ; Clock                                     ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart|DataO[0]~0                                       ; LCCOMB_X28_Y14_N4  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[1]~2                              ; LCCOMB_X27_Y14_N26 ; 4       ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|do_count                                    ; LCCOMB_X23_Y14_N4  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|do_read                                     ; LCCOMB_X23_Y14_N10 ; 18      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|do_write                                    ; LCCOMB_X23_Y14_N14 ; 8       ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                               ; FF_X14_Y11_N29     ; 27      ; Clock                                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart|DataO[0]~0                                        ; LCCOMB_X27_Y16_N8  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[3]~2                               ; LCCOMB_X28_Y16_N24 ; 4       ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|do_count                                     ; LCCOMB_X25_Y12_N6  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|do_read                                      ; LCCOMB_X25_Y12_N2  ; 18      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|do_write                                     ; LCCOMB_X25_Y12_N22 ; 8       ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                               ; FF_X22_Y9_N25      ; 27      ; Clock                                     ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart|DataO[0]~0                                        ; LCCOMB_X29_Y11_N22 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[3]~2                               ; LCCOMB_X29_Y11_N12 ; 4       ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|do_count                                     ; LCCOMB_X25_Y11_N0  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|do_read                                      ; LCCOMB_X25_Y11_N18 ; 17      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|do_write                                     ; LCCOMB_X25_Y11_N22 ; 8       ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                               ; FF_X12_Y11_N25     ; 27      ; Clock                                     ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart|DataO[0]~0                                        ; LCCOMB_X24_Y15_N12 ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart|\RxProc:BitPos[3]~2                               ; LCCOMB_X24_Y15_N6  ; 4       ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|do_count                                     ; LCCOMB_X27_Y15_N6  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|do_read                                      ; LCCOMB_X27_Y15_N0  ; 17      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|do_write                                     ; LCCOMB_X27_Y15_N8  ; 10      ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|LessThan0~1                               ; LCCOMB_X1_Y9_N28   ; 6       ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|div_i                                     ; FF_X1_Y9_N11       ; 27      ; Clock                                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; UartRxFifoParity:GpsUart|UartRxParity:Uart|DataO[0]~0                                           ; LCCOMB_X27_Y4_N30  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|UartRxParity:Uart|\RxProc:BitPos[2]                                    ; FF_X27_Y4_N7       ; 14      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|UartRxParity:Uart|\RxProc:BitPos[3]~2                                  ; LCCOMB_X27_Y4_N14  ; 4       ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|do_count                               ; LCCOMB_X24_Y5_N16  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|do_read                                ; LCCOMB_X24_Y5_N6   ; 16      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|do_write                               ; LCCOMB_X24_Y5_N4   ; 10      ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv|LessThan0~1                                ; LCCOMB_X20_Y9_N30  ; 7       ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv|div_i                                      ; FF_X27_Y9_N7       ; 10      ; Clock                                     ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_count                               ; LCCOMB_X25_Y13_N24 ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_read                                ; LCCOMB_X25_Y13_N26 ; 19      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_write                               ; LCCOMB_X25_Y13_N0  ; 8       ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv|LessThan0~1                                 ; LCCOMB_X6_Y9_N14   ; 9       ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv|div_i                                       ; FF_X7_Y9_N15       ; 10      ; Clock                                     ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_count                                ; LCCOMB_X7_Y8_N20   ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_read                                 ; LCCOMB_X7_Y8_N26   ; 19      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_write                                ; LCCOMB_X9_Y8_N22   ; 8       ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv|LessThan0~1                                 ; LCCOMB_X12_Y11_N18 ; 6       ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv|div_i                                       ; FF_X11_Y11_N7      ; 10      ; Clock                                     ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_count                                ; LCCOMB_X11_Y9_N20  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_read                                 ; LCCOMB_X11_Y9_N26  ; 19      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_write                                ; LCCOMB_X11_Y9_N14  ; 8       ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv|LessThan0~2                           ; LCCOMB_X7_Y5_N28   ; 11      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv|div_i                                 ; FF_X7_Y5_N23       ; 11      ; Clock                                     ; no     ; --                   ; --               ; --                        ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_count                          ; LCCOMB_X4_Y5_N14   ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_read                           ; LCCOMB_X1_Y5_N12   ; 18      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|do_write                          ; LCCOMB_X4_Y5_N2    ; 10      ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; UsbFifoReset_i                                                                                  ; LCCOMB_X14_Y11_N4  ; 52      ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; VCXO                                                                                            ; PIN_M3             ; 1       ; Clock                                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; VCXO                                                                                            ; PIN_M3             ; 2       ; Clock                                     ; no     ; --                   ; --               ; --                        ;
; XMTFifoReset_i                                                                                  ; LCCOMB_X14_Y9_N18  ; 120     ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv|LessThan0~2               ; LCCOMB_X15_Y14_N28 ; 12      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv|div_i                     ; FF_X14_Y14_N29     ; 8       ; Clock                                     ; no     ; --                   ; --               ; --                        ;
; ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataToMosiLatched                                           ; FF_X29_Y8_N15      ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ZBusPorts:ZBus_i|SpiMasterPorts:Spi|LessThan0~1                                                 ; LCCOMB_X29_Y8_N16  ; 15      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
; ZBusPorts:ZBus_i|SpiRst                                                                         ; FF_X27_Y7_N1       ; 36      ; Async. clear, Latch enable                ; no     ; --                   ; --               ; --                        ;
; ZBusPorts:ZBus_i|ZBusReadback[0]~1                                                              ; LCCOMB_X27_Y7_N20  ; 8       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ZigFifoReset_i                                                                                  ; LCCOMB_X13_Y11_N12 ; 116     ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; gated_fifo:SpiRxUartFifo|fifo:fifo_i|do_read                                                    ; LCCOMB_X15_Y16_N28 ; 18      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; gated_fifo:SpiTxUartFifo|fifo:fifo_i|do_write                                                   ; LCCOMB_X13_Y15_N2  ; 9       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|AdcClkReset                                                            ; FF_X16_Y8_N21      ; 106     ; Async. clear, Latch enable                ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|AdcFifoReset                                                           ; FF_X16_Y8_N29      ; 56      ; Async. clear, Clock enable                ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|AdcSampleFifoData[23]~0                                                ; LCCOMB_X16_Y8_N8   ; 32      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|AdcSample[23]~27                                                       ; LCCOMB_X15_Y4_N20  ; 24      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|AdcSample[48]~75                                                       ; LCCOMB_X16_Y8_N26  ; 40      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|AdcSample~26                                                           ; LCCOMB_X15_Y4_N22  ; 24      ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|ChopperMuxPos~0                                                        ; LCCOMB_X15_Y4_N4   ; 2       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|ChopperPolarity~0                                                      ; LCCOMB_X16_Y4_N22  ; 35      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot|shot_i                              ; FF_X12_Y4_N25      ; 33      ; Async. clear, Latch enable                ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|SamplesAveraged[6]~16                                                  ; LCCOMB_X16_Y4_N12  ; 18      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|SpiBitPos[0]~0                                      ; LCCOMB_X12_Y3_N0   ; 5       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|SpiRst                                                                 ; FF_X14_Y4_N5       ; 4       ; Async. clear                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|SpiRst~1                                                               ; LCCOMB_X14_Y4_N12  ; 2       ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|do_count         ; LCCOMB_X17_Y5_N2   ; 13      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|full_r           ; FF_X17_Y5_N21      ; 24      ; Sync. load                                ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|do_read          ; LCCOMB_X17_Y5_N16  ; 56      ; Clock enable                              ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|do_write         ; LCCOMB_X18_Y4_N4   ; 43      ; Clock enable, Write enable                ; no     ; --                   ; --               ; --                        ;
; ltc2378fifoPorts:ltc2378|process_0~1                                                            ; LCCOMB_X16_Y8_N14  ; 16      ; Sync. clear                               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 1718    ; 6                                    ; Global Clock         ; GCLK3            ; --                        ;
; ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|wire_pll1_clk[0]  ; PLL_2          ; 56      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; DnaRegisterPorts:DnaRegister|DnaClk                                                             ; FF_X30_Y10_N3  ; 78      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|div_i                                        ; FF_X1_Y9_N13   ; 26      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                              ; FF_X9_Y9_N25   ; 27      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                               ; FF_X14_Y11_N29 ; 27      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                               ; FF_X22_Y9_N25  ; 27      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i                               ; FF_X12_Y11_N25 ; 27      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|div_i                                     ; FF_X1_Y9_N11   ; 27      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; VCXO                                                                                            ; PIN_M3         ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y14_N0                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y12_N0                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y11_N0                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y15_N0                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y5_N0                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X26_Y13_N0                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y8_N0                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y9_N0                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X5_Y5_N0                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X26_Y1_N0, M9K_X5_Y7_N0, M9K_X5_Y2_N0, M9K_X5_Y4_N0, M9K_X8_Y3_N0, M9K_X5_Y1_N0, M9K_X5_Y3_N0, M9K_X8_Y4_N0             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X8_Y2_N0, M9K_X5_Y9_N0, M9K_X8_Y5_N0, M9K_X5_Y8_N0, M9K_X26_Y22_N0, M9K_X8_Y7_N0, M9K_X8_Y6_N0, M9K_X26_Y3_N0           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X8_Y2_N0, M9K_X5_Y6_N0, M9K_X5_Y7_N0, M9K_X5_Y2_N0, M9K_X5_Y4_N0, M9K_X8_Y3_N0, M9K_X5_Y1_N0, M9K_X5_Y3_N0              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X26_Y19_N0, M9K_X26_Y8_N0, M9K_X26_Y7_N0, M9K_X26_Y16_N0, M9K_X26_Y20_N0, M9K_X26_Y23_N0, M9K_X26_Y10_N0, M9K_X26_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X26_Y1_N0, M9K_X26_Y9_N0, M9K_X26_Y21_N0, M9K_X8_Y1_N0, M9K_X26_Y2_N0, M9K_X26_Y17_N0, M9K_X26_Y18_N0, M9K_X26_Y6_N0    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X26_Y19_N0, M9K_X26_Y8_N0, M9K_X26_Y7_N0, M9K_X26_Y16_N0, M9K_X26_Y22_N0, M9K_X8_Y7_N0, M9K_X8_Y6_N0, M9K_X26_Y3_N0     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X5_Y6_N0, M9K_X26_Y9_N0, M9K_X26_Y21_N0, M9K_X8_Y1_N0, M9K_X26_Y2_N0, M9K_X26_Y17_N0, M9K_X26_Y18_N0, M9K_X26_Y6_N0     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_oad1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 8    ; None ; M9K_X8_Y4_N0, M9K_X5_Y9_N0, M9K_X8_Y5_N0, M9K_X5_Y8_N0, M9K_X26_Y20_N0, M9K_X26_Y23_N0, M9K_X26_Y10_N0, M9K_X26_Y4_N0       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,937 / 27,275 ( 18 % ) ;
; C16 interconnects     ; 90 / 1,240 ( 7 % )      ;
; C4 interconnects      ; 2,626 / 20,832 ( 13 % ) ;
; Direct links          ; 819 / 27,275 ( 3 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,811 / 8,064 ( 22 % )  ;
; R24 interconnects     ; 103 / 1,320 ( 8 % )     ;
; R4 interconnects      ; 2,967 / 28,560 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.81) ; Number of LABs  (Total = 251) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 5                             ;
; 3                                           ; 5                             ;
; 4                                           ; 2                             ;
; 5                                           ; 5                             ;
; 6                                           ; 2                             ;
; 7                                           ; 8                             ;
; 8                                           ; 7                             ;
; 9                                           ; 6                             ;
; 10                                          ; 7                             ;
; 11                                          ; 10                            ;
; 12                                          ; 11                            ;
; 13                                          ; 18                            ;
; 14                                          ; 15                            ;
; 15                                          ; 26                            ;
; 16                                          ; 114                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.06) ; Number of LABs  (Total = 251) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 112                           ;
; 1 Clock                            ; 214                           ;
; 1 Clock enable                     ; 110                           ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 40                            ;
; 2 Clocks                           ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.22) ; Number of LABs  (Total = 251) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 8                             ;
; 3                                            ; 4                             ;
; 4                                            ; 2                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 8                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 7                             ;
; 16                                           ; 13                            ;
; 17                                           ; 8                             ;
; 18                                           ; 9                             ;
; 19                                           ; 4                             ;
; 20                                           ; 13                            ;
; 21                                           ; 15                            ;
; 22                                           ; 8                             ;
; 23                                           ; 12                            ;
; 24                                           ; 15                            ;
; 25                                           ; 14                            ;
; 26                                           ; 11                            ;
; 27                                           ; 19                            ;
; 28                                           ; 8                             ;
; 29                                           ; 10                            ;
; 30                                           ; 8                             ;
; 31                                           ; 7                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.59) ; Number of LABs  (Total = 251) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 22                            ;
; 2                                               ; 16                            ;
; 3                                               ; 13                            ;
; 4                                               ; 12                            ;
; 5                                               ; 18                            ;
; 6                                               ; 12                            ;
; 7                                               ; 19                            ;
; 8                                               ; 22                            ;
; 9                                               ; 15                            ;
; 10                                              ; 20                            ;
; 11                                              ; 14                            ;
; 12                                              ; 9                             ;
; 13                                              ; 8                             ;
; 14                                              ; 12                            ;
; 15                                              ; 5                             ;
; 16                                              ; 27                            ;
; 17                                              ; 3                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.45) ; Number of LABs  (Total = 251) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 12                            ;
; 3                                            ; 9                             ;
; 4                                            ; 18                            ;
; 5                                            ; 17                            ;
; 6                                            ; 22                            ;
; 7                                            ; 14                            ;
; 8                                            ; 15                            ;
; 9                                            ; 7                             ;
; 10                                           ; 7                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 6                             ;
; 14                                           ; 7                             ;
; 15                                           ; 5                             ;
; 16                                           ; 10                            ;
; 17                                           ; 12                            ;
; 18                                           ; 5                             ;
; 19                                           ; 10                            ;
; 20                                           ; 4                             ;
; 21                                           ; 8                             ;
; 22                                           ; 5                             ;
; 23                                           ; 3                             ;
; 24                                           ; 5                             ;
; 25                                           ; 3                             ;
; 26                                           ; 0                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 4                             ;
; 31                                           ; 5                             ;
; 32                                           ; 4                             ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
; 35                                           ; 5                             ;
; 36                                           ; 4                             ;
; 37                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 112       ; 112       ; 0            ; 0            ; 112       ; 112       ; 0            ; 0            ; 0            ; 0            ; 8            ; 73           ; 0            ; 0            ; 0            ; 0            ; 71           ; 73           ; 0            ; 71           ; 0            ; 0            ; 73           ; 0            ; 112       ; 112       ; 112       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 112          ; 0         ; 0         ; 112          ; 112          ; 0         ; 0         ; 112          ; 112          ; 112          ; 112          ; 104          ; 39           ; 112          ; 112          ; 112          ; 112          ; 41           ; 39           ; 112          ; 41           ; 112          ; 112          ; 39           ; 112          ; 0         ; 0         ; 0         ; 112          ; 112          ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; TxduC0             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TxduC1             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ArmMosi            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ArmSck             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ArmMiso            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; X0                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UConnuC            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusnCs[1]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusnCs[2]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TxdUsb             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UsbSw              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RstZig             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TxdZig             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RtsZig             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SyncDCDC           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PwrSD              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PwrRadio           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxdGps             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TxdAClk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCsClk             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SckClk             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MosiClk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SarAdcTrig         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SarAdcSck          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SarAdcnCs          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AdcGainMux[0]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AdcGainMux[1]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AdcGainMux[2]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AdcGainMux[3]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AdcGainMux[4]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AdcGainMux[5]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ChopperMuxPos      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ChopperMuxNeg      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PeriodAux          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DutyAux            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ZPeriod            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ZDuty              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TxdXMT             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LedR               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LedG               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TP4                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TP5                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TP6                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TP7                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TP8                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RstuC              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[0]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[1]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[2]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[3]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[4]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[5]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[6]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[7]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[8]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[9]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[10]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[11]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[12]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[13]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[14]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusData[15]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SckSpiExt          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MosiSpiExt         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MisoSpiExt         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCsSpiExt0         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCsSpiExt1         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCsSpiExt2         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GpsRxdSpiExt       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GpsPpsSpiExt       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SckAux             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MosiAux            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MisoAux            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCs0Aux            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCs1Aux            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nCs2Aux            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TP3                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxdUsb             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxduC1             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TxdGps             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PpsGps             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UsbConn            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxduC0             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VCXO               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; X1                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; X2                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[5]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[4]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[8]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[9]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[10]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[12]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[13]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[14]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[15]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[11]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[6]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusAddress[7]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusnCs[0]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusWE           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SarAdcnDrdy        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SarAdcMiso         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RamBusOE           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MisoClk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CtsZig             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxdZig             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxdAClk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RxdXMT             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                ;
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                    ; Destination Clock(s)                                                                                ; Delay Added in ns ;
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------+
; MasterPll|altpll_analog|auto_generated|pll1|clk[0] ; UartPll|altpll_analog|auto_generated|pll1|clk[0]                                                    ; 40.6              ;
; MasterPll|altpll_analog|auto_generated|pll1|clk[0] ; MasterPll|altpll_analog|auto_generated|pll1|clk[0]                                                  ; 27.5              ;
; MasterPll|altpll_analog|auto_generated|pll1|clk[0] ; MasterPll|altpll_analog|auto_generated|pll1|clk[0],UartPll|altpll_analog|auto_generated|pll1|clk[0] ; 17.9              ;
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                          ; Destination Register                                                                                                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DataMapperPorts:DataMapper|AClkFifoReset                                 ; UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|ClkDiv[0]                                                                            ; 5.599             ;
; DataMapperPorts:DataMapper|UsbFifoReset                                  ; UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|ClkDiv                                                                                ; 5.588             ;
; DataMapperPorts:DataMapper|ZigFifoReset                                  ; UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv|ClkDiv[0]                                                                                     ; 5.425             ;
; OneShotPorts:BootupReset|shot_i                                          ; UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|ClkDiv[0]                                                                            ; 5.099             ;
; DataMapperPorts:DataMapper|XMTFifoReset                                  ; UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|ClkDiv[1]                                                                             ; 4.939             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[3]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.383             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[2]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.383             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[0]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.383             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[6]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.383             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[7]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.383             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[6]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.380             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[5]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.380             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[4]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.380             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[7]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.380             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[5]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[4]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[3]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[2]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[1]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[6]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.380             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[5]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.380             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[4]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.380             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[3]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.380             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[2]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.380             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[7]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[6]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[5]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[4]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[3]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[2]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[1]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[7]       ; UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.380             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[4]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.351             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[3]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.351             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[0]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0            ; 0.351             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[6]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.348             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[5]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.348             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[2]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.348             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[1]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.348             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[7]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0           ; 0.348             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[1]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.243             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[6]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.240             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[5]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.240             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[4]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.240             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[3]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.240             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[2]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.240             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[7]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.240             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[1]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.240             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[1]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.239             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[6] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.211             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[5] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.211             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[4] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.208             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[3] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.208             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[2] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.208             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[1] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.208             ;
; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[7] ; UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a1~portb_address_reg0 ; 0.208             ;
; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|XferComplete_i                   ; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|Sck_i                                                                                                     ; 0.170             ;
; ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxCurrentState.Loaded            ; ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxNextState.Transmit                                                                                      ; 0.168             ;
; UartTxFifo:ZigOutUart|CurrentState.WaitAck                               ; UartTxFifo:ZigOutUart|NextState.Tx                                                                                                                ; 0.167             ;
; UartTxFifo:XMTOutUart|CurrentState.WaitAck                               ; UartTxFifo:XMTOutUart|NextState.Tx                                                                                                                ; 0.164             ;
; UartTxFifoParity:GpsOutUart|CurrentState.WaitAck                         ; UartTxFifoParity:GpsOutUart|NextState.Tx                                                                                                          ; 0.164             ;
; UartTxFifo:AClkOutUart|CurrentState.WaitAck                              ; UartTxFifo:AClkOutUart|NextState.Tx                                                                                                               ; 0.163             ;
; DataMapperPorts:DataMapper|SyncAdc_i                                     ; ltc2378fifoPorts:ltc2378|LastSyncRequest                                                                                                          ; 0.157             ;
; IBufP2Ports:IBufSarAdcMiso|O                                             ; ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|DataFromMiso[15]                                                                                      ; 0.156             ;
; UartTxFifo:ZigOutUart|CurrentState.StartRead                             ; UartTxFifo:ZigOutUart|ReadStrobe                                                                                                                  ; 0.154             ;
; UartTxFifo:XMTOutUart|CurrentState.StartRead                             ; UartTxFifo:XMTOutUart|ReadStrobe                                                                                                                  ; 0.151             ;
; UartTxFifoParity:GpsOutUart|CurrentState.StartRead                       ; UartTxFifoParity:GpsOutUart|ReadStrobe                                                                                                            ; 0.151             ;
; UartTxFifo:AClkOutUart|CurrentState.StartRead                            ; UartTxFifo:AClkOutUart|ReadStrobe                                                                                                                 ; 0.150             ;
; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]~_emulated       ; SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]~_emulated                                                                                ; 0.148             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[0]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.146             ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[0]            ; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0            ; 0.146             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|written                           ; UartRxFifo:XMTUart|gated_fifo:UartFifo|we_i                                                                                                       ; 0.144             ;
; UartTxFifo:XMTOutUart|CurrentState.Tx                                    ; UartTxFifo:XMTOutUart|NextState.Idle                                                                                                              ; 0.144             ;
; UartTxFifoParity:GpsOutUart|CurrentState.Tx                              ; UartTxFifoParity:GpsOutUart|NextState.Idle                                                                                                        ; 0.144             ;
; ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataFromMiso[7]~_emulated            ; ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataFromMiso[7]~_emulated                                                                                     ; 0.143             ;
; IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i|O                          ; DataMapperPorts:DataMapper|DutyOff_i                                                                                                              ; 0.141             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[1]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0           ; 0.141             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[2]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0      ; 0.141             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[0]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0      ; 0.141             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[5]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0      ; 0.141             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[4]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0      ; 0.141             ;
; UartTxFifo:AClkOutUart|CurrentState.Tx                                   ; UartTxFifo:AClkOutUart|NextState.Idle                                                                                                             ; 0.139             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[5]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0           ; 0.137             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[4]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0           ; 0.137             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[7]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0           ; 0.137             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[1]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0      ; 0.137             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[0]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0      ; 0.135             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[3]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0           ; 0.132             ;
; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[2]           ; UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0           ; 0.132             ;
; ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxCurrentState.Load              ; ZBusAddrTxPorts:ZBusAddrOutUart|ZBusAddrTxNextState.Loaded                                                                                        ; 0.122             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|waddr_r[7]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~porta_address_reg0      ; 0.117             ;
; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[0]            ; UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0            ; 0.114             ;
; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[0]            ; UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0            ; 0.114             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[6]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0      ; 0.110             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[2]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0            ; 0.110             ;
; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|waddr_r[0]       ; UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~porta_address_reg0       ; 0.109             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[3]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0      ; 0.109             ;
; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[4]            ; UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0            ; 0.109             ;
; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|raddr_r[1]      ; UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a0~portb_address_reg0      ; 0.109             ;
; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|raddr_r[0]      ; UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i|altsyncram:RAM_rtl_0|altsyncram_m4d1:auto_generated|ram_block1a5~portb_address_reg0      ; 0.109             ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 10M08DAF256I7G for design "MountainOperator"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (15535): Implemented PLL "ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] port File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll.v Line: 51
Info (15535): Implemented PLL "ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1" as MAX 10 PLL type File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 51
    Info (15099): Implementing clock multiplication of 7, clock division of 8, and phase shift of 0 degrees (0 ps) for ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|wire_pll1_clk[0] port File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF256C7G is compatible
    Info (176445): Device 10M04DAF256C7G is compatible
    Info (176445): Device 10M04DAF256I7G is compatible
    Info (176445): Device 10M16DAF256C7G is compatible
    Info (176445): Device 10M16DAF256I7G is compatible
    Info (176445): Device 10M25DAF256C7G is compatible
    Info (176445): Device 10M25DAF256I7G is compatible
    Info (176445): Device 10M50DAF256C7G is compatible
    Info (176445): Device 10M50DAF256I7G is compatible
    Info (176445): Device 10M40DAF256C7G is compatible
    Info (176445): Device 10M40DAF256I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location H3
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location H1
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E8
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location F7
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location E7
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1 and the PLL ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 93
    Info (176120): The values of the parameter "M" do not match for the PLL atoms ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1 and PLL ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1 is 108
        Info (176121): The value of the parameter "M" for the PLL atom ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1 is 105
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1 and PLL ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|pll1 is 55368
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1 is 53830
Warning (335093): TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches.
Info (332104): Reading SDC File: 'MountainOperator.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MasterPll|altpll_analog|auto_generated|pll1|inclk[0]} -multiply_by 6 -duty_cycle 50.00 -name {MasterPll|altpll_analog|auto_generated|pll1|clk[0]} {MasterPll|altpll_analog|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UartPll|altpll_analog|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 7 -duty_cycle 50.00 -name {UartPll|altpll_analog|auto_generated|pll1|clk[0]} {UartPll|altpll_analog|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ltc2378fifoPorts:ltc2378|AdcClkReset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[0]~57 is being clocked by ltc2378fifoPorts:ltc2378|AdcClkReset
Warning (332060): Node: UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartTxFifo:ZigOutUart|UartTx:UartTxUart|Busy is being clocked by UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv|div_i
Warning (332060): Node: UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart|RxAv is being clocked by UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i
Warning (332060): Node: UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart|Busy is being clocked by UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv|div_i
Warning (332060): Node: UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartTxFifo:AClkOutUart|UartTx:UartTxUart|Busy is being clocked by UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv|div_i
Warning (332060): Node: ZBusPorts:ZBus_i|SpiRst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ZBusPorts:ZBus_i|SpiMasterPorts:Spi|Mosi_i~1 is being clocked by ZBusPorts:ZBus_i|SpiRst
Warning (332060): Node: SpiDacPorts:ClkDac_i|SpiRst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]~1 is being clocked by SpiDacPorts:ClkDac_i|SpiRst
Warning (332060): Node: UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartTxFifo:XMTOutUart|UartTx:UartTxUart|Busy is being clocked by UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv|div_i
Warning (332060): Node: UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartRxFifoParity:GpsUart|UartRxParity:Uart|RxAv is being clocked by UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|div_i
Warning (332060): Node: UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart|RxAv is being clocked by UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i
Warning (332060): Node: UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart|RxAv is being clocked by UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i
Warning (332060): Node: UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartRx:ZBusAddrInUart|UartRxRaw:Uart|DataO[6] is being clocked by UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|div_i
Warning (332060): Node: ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ZBusAddrTxPorts:ZBusAddrOutUart|UartTx:ZBusAddrOutUart|TxD is being clocked by ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv|div_i
Warning (332060): Node: UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart|RxAv is being clocked by UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i
Warning (332060): Node: DnaRegisterPorts:DnaRegister|DnaClk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|current_state_reg is being clocked by DnaRegisterPorts:DnaRegister|DnaClk
Warning (332060): Node: ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot|shot_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|DataFromMiso[23]~1 is being clocked by ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot|shot_i
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    9.934 MasterPll|altpll_analog|auto_generated|pll1|clk[0]
    Info (332111):   68.120 UartPll|altpll_analog|auto_generated|pll1|clk[0]
    Info (332111):   59.605         VCXO
Info (176353): Automatically promoted node ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node VCXO~input (placed in PIN M3 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed)) File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node DnaRegisterPorts:DnaRegister|DnaClk  File: /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd Line: 46
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DnaRegisterPorts:DnaRegister|DnaClk~0 File: /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd Line: 46
Info (176353): Automatically promoted node UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i  File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i~0 File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
Info (176353): Automatically promoted node UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i  File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i~0 File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
Info (176353): Automatically promoted node UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i  File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i~0 File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
Info (176353): Automatically promoted node UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i  File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv|div_i~0 File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
Info (176353): Automatically promoted node UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|div_i  File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv|div_i~0 File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
Info (176353): Automatically promoted node UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|div_i  File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv|div_i~0 File: /home/summer/projects/include/xilinx/ClockDivider.vhd Line: 45
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type EC
Warning (15055): PLL "ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 51
    Info (15024): Input port INCLK[0] of node "ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated|pll1" is driven by VCXO~inputclkctrl which is OUTCLK output port of Clock control block type node VCXO~inputclkctrl File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v Line: 51
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 3.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:15
Warning (14579): Pin TxduC1 uses I/O standard 2.5 V located at H6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ArmMosi uses I/O standard 2.5 V located at A10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ArmSck uses I/O standard 2.5 V located at A12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ArmMiso uses I/O standard 2.5 V located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin UConnuC uses I/O standard 2.5 V located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin PwrRadio uses I/O standard 2.5 V located at F9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ZPeriod uses I/O standard 2.5 V located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin ZDuty uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin TxdXMT uses I/O standard 2.5 V located at J3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin TP6 uses I/O standard 2.5 V located at J1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin TP8 uses I/O standard 2.5 V located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RstuC uses I/O standard 2.5 V located at J5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RxduC1 uses I/O standard 2.5 V located at H5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[5] uses I/O standard 2.5 V located at B2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[4] uses I/O standard 2.5 V located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[8] uses I/O standard 2.5 V located at B9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[9] uses I/O standard 2.5 V located at A8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[10] uses I/O standard 2.5 V located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[12] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[13] uses I/O standard 2.5 V located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[14] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[15] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[11] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[2] uses I/O standard 2.5 V located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[0] uses I/O standard 2.5 V located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[3] uses I/O standard 2.5 V located at C3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[1] uses I/O standard 2.5 V located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[6] uses I/O standard 2.5 V located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusAddress[7] uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusWE uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RamBusOE uses I/O standard 2.5 V located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin RxdXMT uses I/O standard 2.5 V located at J2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (169064): Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SckSpiExt has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 92
    Info (169065): Pin MosiSpiExt has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 93
    Info (169065): Pin nCsSpiExt0 has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 95
    Info (169065): Pin nCsSpiExt1 has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 96
    Info (169065): Pin nCsSpiExt2 has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 97
    Info (169065): Pin GpsRxdSpiExt has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 98
    Info (169065): Pin GpsPpsSpiExt has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 99
    Info (169065): Pin SckAux has a permanently disabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 104
    Info (169065): Pin MosiAux has a permanently disabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 105
    Info (169065): Pin MisoAux has a permanently disabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 106
    Info (169065): Pin nCs0Aux has a permanently disabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 107
    Info (169065): Pin nCs1Aux has a permanently disabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 108
    Info (169065): Pin nCs2Aux has a permanently disabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 109
    Info (169065): Pin TP3 has a permanently enabled output enable File: /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd Line: 129
Info (144001): Generated suppressed messages file /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/MountainOperator.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 1374 megabytes
    Info: Processing ended: Mon Feb 28 15:35:03 2022
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:53


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/MountainOperator.fit.smsg.


