Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 20 17:20:06 2019
| Host         : DESKTOP-0SRL36N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: choice[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: choice[1] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 142 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.395    -3941.723                    845                  845        0.073        0.000                      0                  845        3.000        0.000                       0                   155  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clock/clk_25/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_VGA          {0.000 20.000}     40.000          25.000          
  clkfbout_clk_VGA         {0.000 5.000}      10.000          100.000         
clock/clk_35/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_35m_clk_VGA_1        {0.000 14.085}     28.169          35.500          
  clkfbout_clk_VGA_1       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/clk_25/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25m_clk_VGA               31.770        0.000                      0                  845        0.829        0.000                      0                  845       19.500        0.000                       0                   145  
  clkfbout_clk_VGA                                                                                                                                                           7.845        0.000                       0                     3  
clock/clk_35/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_35m_clk_VGA_1             19.945        0.000                      0                  845        0.829        0.000                      0                  845       13.585        0.000                       0                   145  
  clkfbout_clk_VGA_1                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_35m_clk_VGA_1  clk_25m_clk_VGA         -8.093    -3685.963                    845                  845        0.073        0.000                      0                  845  
clk_25m_clk_VGA    clk_35m_clk_VGA_1       -8.395    -3941.723                    845                  845        0.212        0.000                      0                  845  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_25/inst/clk_in1
  To Clock:  clock/clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_25m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack       31.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[0]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_153
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[10])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[10]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_143
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[11])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[11]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_142
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[12])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[12]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_141
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[13])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[13]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_140
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[14])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[14]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_139
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[15])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[15]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_138
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[16])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[16]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_137
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[17])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[17]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_136
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    

Slack (MET) :             31.770ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 44.452 - 40.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634     1.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.806 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     2.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.851    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.369 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[18])
                                                      4.036    11.625 r  rgb/addr2/PCOUT[18]
                         net (fo=1, routed)           0.002    11.627    rgb/addr2_n_135
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    41.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    42.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100    42.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    44.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.442    44.894    
                         clock uncertainty           -0.097    44.797    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    43.397    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.397    
                         arrival time                         -11.627    
  -------------------------------------------------------------------
                         slack                                 31.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.126ns (12.099%)  route 0.915ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.908 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.915     2.823    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.811    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.994    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.126ns (12.448%)  route 0.886ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.908 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.886     2.794    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.378    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.776    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.959    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.126ns (12.000%)  route 0.924ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.908 r  rgb/addr_reg/P[7]
                         net (fo=50, routed)          0.924     2.832    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.811    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.994    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.126ns (12.112%)  route 0.914ns (87.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.908 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          0.914     2.822    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.378    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.776    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.959    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.126ns (11.392%)  route 0.980ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.908 r  rgb/addr_reg/P[3]
                         net (fo=50, routed)          0.980     2.888    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.811    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.994    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.126ns (11.584%)  route 0.962ns (88.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.908 r  rgb/addr_reg/P[5]
                         net (fo=50, routed)          0.962     2.870    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.378    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.776    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.959    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.126ns (11.067%)  route 1.013ns (88.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.908 r  rgb/addr_reg/P[6]
                         net (fo=50, routed)          1.013     2.920    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.811    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.994    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.126ns (9.071%)  route 1.263ns (90.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.908 r  rgb/addr_reg/P[8]
                         net (fo=50, routed)          1.263     3.171    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.915     2.415    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.368     2.047    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.230    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.126ns (10.961%)  route 1.024ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.908 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          1.024     2.931    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.905     2.405    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.803    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.986    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.126ns (10.949%)  route 1.025ns (89.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.908 r  rgb/addr_reg/P[10]
                         net (fo=50, routed)          1.025     2.933    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.906     2.406    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.602     1.804    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.987    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.946    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_VGA
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    rgb/b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y124    rgb/g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y124    rgb/r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     syn/hc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     syn/hc_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     syn/hc_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     syn/hc_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     syn/hc_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y125    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y109    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y125    rgb/b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y126    rgb/g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y124    rgb/g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y127    rgb/g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y124    rgb/r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y127    rgb/r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y97     syn/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y95     syn/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y96     syn/hc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y97     syn/hc_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA
  To Clock:  clkfbout_clk_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock/clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_35/inst/clk_in1
  To Clock:  clock/clk_35/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_35/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_35/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_35m_clk_VGA_1
  To Clock:  clk_35m_clk_VGA_1

Setup :            0  Failing Endpoints,  Worst Slack       19.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[0]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_153
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[10])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[10]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_143
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[11])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[11]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_142
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[12])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[12]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_141
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[13])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[13]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_140
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[14])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[14]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_139
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[15])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[15]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_138
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[16])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[16]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_137
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[17])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[17]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_136
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.169ns  (clk_35m_clk_VGA_1 rise@28.169ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 32.486 - 28.169 ) 
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126     2.126    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124     2.250 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.970    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.066 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617     4.683    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.201 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468     5.669    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.793 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453     6.246    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.370 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175     6.545    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124     6.669 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752     7.421    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[18])
                                                      4.036    11.457 r  rgb/addr2/PCOUT[18]
                         net (fo=1, routed)           0.002    11.459    rgb/addr2_n_135
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                     28.169    28.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    28.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    29.849    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    26.155 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    28.078    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    28.169 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907    30.076    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    30.176 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    30.814    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.905 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581    32.486    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.408    32.895    
                         clock uncertainty           -0.091    32.804    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    31.404    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         31.404    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 19.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.126ns (12.099%)  route 0.915ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.847 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.915     2.762    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.750    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.933    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.126ns (12.448%)  route 0.886ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.847 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.886     2.733    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.300    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.715    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.898    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.126ns (12.000%)  route 0.924ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.847 r  rgb/addr_reg/P[7]
                         net (fo=50, routed)          0.924     2.771    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.750    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.933    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.126ns (12.113%)  route 0.914ns (87.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.847 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          0.914     2.761    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.300    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.715    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.898    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.126ns (11.392%)  route 0.980ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.847 r  rgb/addr_reg/P[3]
                         net (fo=50, routed)          0.980     2.827    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.750    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.933    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.126ns (11.584%)  route 0.962ns (88.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.847 r  rgb/addr_reg/P[5]
                         net (fo=50, routed)          0.962     2.808    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.300    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.715    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.898    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.126ns (11.067%)  route 1.013ns (88.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.847 r  rgb/addr_reg/P[6]
                         net (fo=50, routed)          1.013     2.859    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.750    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.933    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.126ns (9.071%)  route 1.263ns (90.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.847 r  rgb/addr_reg/P[8]
                         net (fo=50, routed)          1.263     3.110    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.915     2.337    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.352     1.985    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.168    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.126ns (10.961%)  route 1.024ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.847 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          1.024     2.870    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.905     2.327    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.742    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.925    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.126ns (10.949%)  route 1.025ns (89.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.847 r  rgb/addr_reg/P[10]
                         net (fo=50, routed)          1.025     2.871    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.906     2.328    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.586     1.743    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.926    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.946    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_35m_clk_VGA_1
Waveform(ns):       { 0.000 14.085 }
Period(ns):         28.169
Sources:            { clock/clk_35/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X3Y19     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X1Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X1Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X1Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X1Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X2Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         28.169      25.277     RAMB36_X2Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       28.169      185.191    MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X65Y128    rgb/g_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y97     syn/hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y95     syn/hc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y97     syn/hc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y98     syn/hc_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y97     syn/hc_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X65Y125    rgb/b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X69Y126    rgb/g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X64Y124    rgb/g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X67Y124    rgb/r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y95     syn/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X35Y96     syn/hc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.085      13.585     SLICE_X64Y125    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_1
  To Clock:  clkfbout_clk_VGA_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_35/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock/clk_35/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/clk_35/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_35m_clk_VGA_1
  To Clock:  clk_25m_clk_VGA

Setup :          845  Failing Endpoints,  Worst Slack       -8.093ns,  Total Violation    -3685.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[0]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_153
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[10])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[10]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_143
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[11])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[11]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_142
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[12])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[12]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_141
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[13])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[13]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_140
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[14])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[14]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_139
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[15])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[15]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_138
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[16])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[16]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_137
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[17])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[17]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_136
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    

Slack (VIOLATED) :        -8.093ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@1240.000ns - clk_35m_clk_VGA_1 rise@1239.437ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 1244.452 - 1240.000 ) 
    Source Clock Delay      (SCD):    4.683ns = ( 1244.120 - 1239.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                   1239.437  1239.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1239.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807  1241.244    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922  1237.322 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018  1239.341    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096  1239.437 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           2.126  1241.563    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124  1241.687 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1242.407    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1242.503 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617  1244.120    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518  1244.638 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468  1245.105    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124  1245.229 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453  1245.682    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124  1245.807 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175  1245.981    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124  1246.105 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752  1246.857    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[18])
                                                      4.036  1250.893 r  rgb/addr2/PCOUT[18]
                         net (fo=1, routed)           0.002  1250.895    rgb/addr2_n_135
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                   1240.000  1240.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1240.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513  1241.513    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234  1238.279 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630  1239.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1240.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041  1242.041    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.100  1242.141 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1242.779    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1242.870 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581  1244.452    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1244.530    
                         clock uncertainty           -0.327  1244.203    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400  1242.803    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1242.803    
                         arrival time                       -1250.896    
  -------------------------------------------------------------------
                         slack                                 -8.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.126ns (12.099%)  route 0.915ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.847 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.915     2.762    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.179    
                         clock uncertainty            0.327     2.506    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.689    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.126ns (12.448%)  route 0.886ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.847 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.886     2.733    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.378    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.144    
                         clock uncertainty            0.327     2.471    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.654    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.126ns (12.000%)  route 0.924ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.847 r  rgb/addr_reg/P[7]
                         net (fo=50, routed)          0.924     2.771    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.179    
                         clock uncertainty            0.327     2.506    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.689    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.126ns (12.113%)  route 0.914ns (87.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.847 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          0.914     2.761    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.378    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.144    
                         clock uncertainty            0.327     2.471    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.654    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.126ns (11.392%)  route 0.980ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.847 r  rgb/addr_reg/P[3]
                         net (fo=50, routed)          0.980     2.827    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.179    
                         clock uncertainty            0.327     2.506    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.689    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.126ns (11.584%)  route 0.962ns (88.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.847 r  rgb/addr_reg/P[5]
                         net (fo=50, routed)          0.962     2.808    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.378    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.144    
                         clock uncertainty            0.327     2.471    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.654    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.126ns (11.067%)  route 1.013ns (88.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.847 r  rgb/addr_reg/P[6]
                         net (fo=50, routed)          1.013     2.859    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.413    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.179    
                         clock uncertainty            0.327     2.506    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.689    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.126ns (9.071%)  route 1.263ns (90.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.847 r  rgb/addr_reg/P[8]
                         net (fo=50, routed)          1.263     3.110    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.915     2.415    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     2.415    
                         clock uncertainty            0.327     2.742    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.925    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.126ns (10.961%)  route 1.024ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.847 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          1.024     2.870    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.905     2.405    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.171    
                         clock uncertainty            0.327     2.498    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.681    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_35m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.126ns (10.949%)  route 1.025ns (89.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           0.733     0.733    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.778 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.044    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.070 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.721    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.847 r  rgb/addr_reg/P[10]
                         net (fo=50, routed)          1.025     2.871    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     0.826    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.569 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     1.116    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.056     1.172 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.471    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.500 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.906     2.406    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.172    
                         clock uncertainty            0.327     2.499    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.682    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_35m_clk_VGA_1

Setup :          845  Failing Endpoints,  Worst Slack       -8.395ns,  Total Violation    -3941.723ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[0])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[0]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_153
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[10])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[10]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_143
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[11])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[11]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_142
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[12])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[12]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_141
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[13])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[13]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_140
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[14])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[14]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_139
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[15])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[15]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_138
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[16])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[16]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_137
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[17])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[17]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_136
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    

Slack (VIOLATED) :        -8.395ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_35m_clk_VGA_1 rise@760.563ns - clk_25m_clk_VGA rise@760.000ns)
  Data Path Delay:        6.776ns  (logic 4.926ns (72.699%)  route 1.850ns (27.301%))
  Logic Levels:           4  (DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 764.881 - 760.563 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 764.851 - 760.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    760.000   760.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634   761.634    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   758.194 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   759.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   760.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294   762.294    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.124   762.418 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   763.138    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   763.234 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.617   764.852    syn/CLK
    SLICE_X58Y101        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518   765.370 f  syn/vc_reg[2]/Q
                         net (fo=18, routed)          0.468   765.837    syn/vc[2]
    SLICE_X59Y101        LUT3 (Prop_lut3_I0_O)        0.124   765.961 f  syn/addr2_i_13/O
                         net (fo=3, routed)           0.453   766.414    syn/addr2_i_13_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.124   766.539 r  syn/addr2_i_12/O
                         net (fo=3, routed)           0.175   766.713    syn/addr2_i_12_n_0
    SLICE_X57Y101        LUT3 (Prop_lut3_I0_O)        0.124   766.837 r  syn/addr2_i_1/O
                         net (fo=8, routed)           0.752   767.589    rgb/A[10]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[18])
                                                      4.036   771.625 r  rgb/addr2/PCOUT[18]
                         net (fo=1, routed)           0.002   771.627    rgb/addr2_n_135
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                    760.563   760.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   760.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680   762.243    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   758.549 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   760.472    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   760.563 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.907   762.470    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100   762.570 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   763.208    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   763.299 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         1.581   764.881    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   764.959    
                         clock uncertainty           -0.327   764.632    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   763.232    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        763.232    
                         arrival time                        -771.627    
  -------------------------------------------------------------------
                         slack                                 -8.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.126ns (12.099%)  route 0.915ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.908 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.915     2.823    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.102    
                         clock uncertainty            0.327     2.429    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.612    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.126ns (12.448%)  route 0.886ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.908 r  rgb/addr_reg/P[11]
                         net (fo=50, routed)          0.886     2.794    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.300    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.067    
                         clock uncertainty            0.327     2.394    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.577    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.126ns (12.000%)  route 0.924ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.908 r  rgb/addr_reg/P[7]
                         net (fo=50, routed)          0.924     2.832    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.102    
                         clock uncertainty            0.327     2.429    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.612    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.126ns (12.112%)  route 0.914ns (87.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.908 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          0.914     2.822    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.300    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.067    
                         clock uncertainty            0.327     2.394    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.577    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.126ns (11.392%)  route 0.980ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.908 r  rgb/addr_reg/P[3]
                         net (fo=50, routed)          0.980     2.888    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.102    
                         clock uncertainty            0.327     2.429    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.612    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.126ns (11.584%)  route 0.962ns (88.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.908 r  rgb/addr_reg/P[5]
                         net (fo=50, routed)          0.962     2.870    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.878     2.300    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.067    
                         clock uncertainty            0.327     2.394    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.577    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.126ns (11.067%)  route 1.013ns (88.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.908 r  rgb/addr_reg/P[6]
                         net (fo=50, routed)          1.013     2.920    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.913     2.335    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.102    
                         clock uncertainty            0.327     2.429    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.612    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.126ns (9.071%)  route 1.263ns (90.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.908 r  rgb/addr_reg/P[8]
                         net (fo=50, routed)          1.263     3.171    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.915     2.337    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     2.337    
                         clock uncertainty            0.327     2.665    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.848    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.126ns (10.961%)  route 1.024ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.908 r  rgb/addr_reg/P[4]
                         net (fo=50, routed)          1.024     2.931    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.905     2.327    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.094    
                         clock uncertainty            0.327     2.421    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.604    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rgb/addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_35m_clk_VGA_1  {rise@0.000ns fall@14.085ns period=28.169ns})
  Path Group:             clk_35m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_35m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.126ns (10.949%)  route 1.025ns (89.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     0.556    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.521 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     0.795    clock/out_clk1
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.840 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.650     1.782    rgb/mclk_BUFG
    DSP48_X1Y41          DSP48E1                                      r  rgb/addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.908 r  rgb/addr_reg/P[10]
                         net (fo=50, routed)          1.025     2.933    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_35m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    clock/clk_35/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clock/clk_35/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clock/clk_35/inst/clk_35m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_35/inst/clkout2_buf/O
                         net (fo=1, routed)           1.038     1.038    clock/out_clk2
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056     1.094 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.393    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.422 r  mclk_BUFG_inst/O
                         net (fo=142, routed)         0.906     2.328    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     2.095    
                         clock uncertainty            0.327     2.422    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.605    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.328    





