#[doc = "Register `REGS_sec_enable_clr_reg0` reader"]
pub type R = crate::R<RegsSecEnableClrReg0Spec>;
#[doc = "Register `REGS_sec_enable_clr_reg0` writer"]
pub type W = crate::W<RegsSecEnableClrReg0Spec>;
#[doc = "Field `IMAILBOX8_MAIN_0__RAMECC_ENABLE_CLR` reader - 0:0\\]
Interrupt Enable Clear Register for Imailbox8_main_0__ramecc_pend"]
pub type Imailbox8Main0_RameccEnableClrR = crate::BitReader;
#[doc = "Field `IMAILBOX8_MAIN_0__RAMECC_ENABLE_CLR` writer - 0:0\\]
Interrupt Enable Clear Register for Imailbox8_main_0__ramecc_pend"]
pub type Imailbox8Main0_RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_ENABLE_CLR` reader - 1:1\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_Ik3vtm_n16ffc_main_0_vbusp_p2p_bridge_Ik3vtm_n16ffc_main_0_vbusp_bridge_busecc_pend"]
pub type Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassIk3vtmN16ffcMain0VbuspP2pBridgeIk3vtmN16ffcMain0VbuspBridgeBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_ENABLE_CLR` writer - 1:1\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_Ik3vtm_n16ffc_main_0_vbusp_p2p_bridge_Ik3vtm_n16ffc_main_0_vbusp_bridge_busecc_pend"]
pub type Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassIk3vtmN16ffcMain0VbuspP2pBridgeIk3vtmN16ffcMain0VbuspBridgeBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR` reader - 2:2\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
pub type Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR` writer - 2:2\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
pub type Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR` reader - 3:3\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_dst_busecc_pend"]
pub type Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeDstBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR` writer - 3:3\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_dst_busecc_pend"]
pub type Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeDstBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR` reader - 4:4\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_src_busecc_pend"]
pub type Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeSrcBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR` writer - 4:4\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_src_busecc_pend"]
pub type Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeSrcBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR` reader - 5:5\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
pub type Iam64MainFwCbassMain0Am64MainFwCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ENABLE_CLR` writer - 5:5\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
pub type Iam64MainFwCbassMain0Am64MainFwCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for Imailbox8_main_0__ramecc_pend"]
    #[inline(always)]
    pub fn imailbox8_main_0__ramecc_enable_clr(&self) -> Imailbox8Main0_RameccEnableClrR {
        Imailbox8Main0_RameccEnableClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_Ik3vtm_n16ffc_main_0_vbusp_p2p_bridge_Ik3vtm_n16ffc_main_0_vbusp_bridge_busecc_pend"]
    #[inline(always)]    pub fn iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_ik3vtm_n16ffc_main_0_vbusp_p2p_bridge_ik3vtm_n16ffc_main_0_vbusp_bridge_busecc_enable_clr (& self) -> Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassIk3vtmN16ffcMain0VbuspP2pBridgeIk3vtmN16ffcMain0VbuspBridgeBuseccEnableClrR{
        Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassIk3vtmN16ffcMain0VbuspP2pBridgeIk3vtmN16ffcMain0VbuspBridgeBuseccEnableClrR :: new (((self . bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
    #[inline(always)]    pub fn iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_enable_clr (& self) -> Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrR{
        Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrR :: new (((self . bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_dst_busecc_pend"]
    #[inline(always)]    pub fn iam64_main_fw_cbass_main_0_am64_main_fw_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_dst_busecc_enable_clr (& self) -> Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeDstBuseccEnableClrR{
        Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeDstBuseccEnableClrR :: new (((self . bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_src_busecc_pend"]
    #[inline(always)]    pub fn iam64_main_fw_cbass_main_0_am64_main_fw_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_src_busecc_enable_clr (& self) -> Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeSrcBuseccEnableClrR{
        Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeSrcBuseccEnableClrR :: new (((self . bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
    #[inline(always)]    pub fn iam64_main_fw_cbass_main_0_am64_main_fw_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_enable_clr (& self) -> Iam64MainFwCbassMain0Am64MainFwCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrR{
        Iam64MainFwCbassMain0Am64MainFwCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrR :: new (((self . bits >> 5) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for Imailbox8_main_0__ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn imailbox8_main_0__ramecc_enable_clr(
        &mut self,
    ) -> Imailbox8Main0_RameccEnableClrW<RegsSecEnableClrReg0Spec> {
        Imailbox8Main0_RameccEnableClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_Ik3vtm_n16ffc_main_0_vbusp_p2p_bridge_Ik3vtm_n16ffc_main_0_vbusp_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_ik3vtm_n16ffc_main_0_vbusp_p2p_bridge_ik3vtm_n16ffc_main_0_vbusp_bridge_busecc_enable_clr (& mut self) -> Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassIk3vtmN16ffcMain0VbuspP2pBridgeIk3vtmN16ffcMain0VbuspBridgeBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassIk3vtmN16ffcMain0VbuspP2pBridgeIk3vtmN16ffcMain0VbuspBridgeBuseccEnableClrW :: new (self , 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for Iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn iam64_main_infra_cbass_cbass_main_0_am64_main_infra_cbass_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_enable_clr (& mut self) -> Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Iam64MainInfraCbassCbassMain0Am64MainInfraCbassCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrW :: new (self , 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_dst_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn iam64_main_fw_cbass_main_0_am64_main_fw_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_dst_busecc_enable_clr (& mut self) -> Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeDstBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeDstBuseccEnableClrW :: new (self , 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_src_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn iam64_main_fw_cbass_main_0_am64_main_fw_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_dmsc_slv_bridge_src_busecc_enable_clr (& mut self) -> Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeSrcBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Iam64MainFwCbassMain0Am64MainFwCbassIam64McuCbassCbassMcu0CbassDmscSlvP2pBridgeIam64McuCbassCbassMcu0CbassDmscSlvBridgeSrcBuseccEnableClrW :: new (self , 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for Iam64_main_fw_cbass_main_0_am64_main_fw_cbass_main_SYSCLK0_4_clk_edc_ctrl_cbass_int_main_SYSCLK0_4_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn iam64_main_fw_cbass_main_0_am64_main_fw_cbass_main_sysclk0_4_clk_edc_ctrl_cbass_int_main_sysclk0_4_busecc_enable_clr (& mut self) -> Iam64MainFwCbassMain0Am64MainFwCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Iam64MainFwCbassMain0Am64MainFwCbassMainSysclk0_4ClkEdcCtrlCbassIntMainSysclk0_4BuseccEnableClrW :: new (self , 5)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`regs_sec_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`regs_sec_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RegsSecEnableClrReg0Spec;
impl crate::RegisterSpec for RegsSecEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`regs_sec_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for RegsSecEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`regs_sec_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for RegsSecEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets REGS_sec_enable_clr_reg0 to value 0"]
impl crate::Resettable for RegsSecEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
