<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_a_d_c___common___type_def" xml:lang="en-US">
<title>ADC_Common_TypeDef Struct Reference</title>
<indexterm><primary>ADC_Common_TypeDef</primary></indexterm>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___common___type_def_1a876dd0a8546697065f406b7543e27af2">CSR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___common___type_def_1a5e1322e27c40bf91d172f9673f205c97">CCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___common___type_def_1a760f86a1a18dffffda54fc15a977979f">CDR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00202">202</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_a_d_c___common___type_def_1a5e1322e27c40bf91d172f9673f205c97"/><section>
    <title>CCR</title>
<indexterm><primary>CCR</primary><secondary>ADC_Common_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_Common_TypeDef</primary><secondary>CCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCR</computeroutput></para>
<para>ADC common control register, Address offset: ADC1 base address + 0x304 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00205">205</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_a_d_c___common___type_def_1a760f86a1a18dffffda54fc15a977979f"/><section>
    <title>CDR</title>
<indexterm><primary>CDR</primary><secondary>ADC_Common_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_Common_TypeDef</primary><secondary>CDR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CDR</computeroutput></para>
<para>ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00206">206</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_a_d_c___common___type_def_1a876dd0a8546697065f406b7543e27af2"/><section>
    <title>CSR</title>
<indexterm><primary>CSR</primary><secondary>ADC_Common_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_Common_TypeDef</primary><secondary>CSR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CSR</computeroutput></para>
<para>ADC Common status register, Address offset: ADC1 base address + 0x300 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00204">204</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
