# ğŸ§  1-Bit 6T SRAM Cell in CMOS Project  

## Overview ğŸ§©  
This project demonstrates the design and functionality of a **1-bit Static Random Access Memory (SRAM) cell** implemented using **CMOS technology**. The cell follows the **6-transistor (6T)** configuration, which is the standard in modern SRAM design due to its balance of **stability**, **speed**, and **efficiency**.

This 1-bit memory element allows **read** and **write** operations using control signals and serves as the basic building block of memory arrays used in **register files**, **cache**, and **on-chip RAM**.

---

## ğŸ“Œ Prerequisites  
Before building or analyzing this circuit, it's helpful to understand:  
- âœ… Basics of **MOSFETs** (nMOS and pMOS behavior)  
- âœ… [CMOS Inverter Design](../../Digital_Circuit/Logic_Gates/CMOS_Logic_Gates/CMOS_NOT_Gate)  
- âœ… [SRAM Memory Arrays](../../Digital_Circuit/Memory_Circuit/RAM)  
- âœ… Knowledge of **Read/Write timing** in digital memory  

---

## ğŸ§  Why Build a 6T SRAM Cell?  
- ğŸ”¬ **Memory fundamentals**: Understanding the 6T SRAM gives insights into how modern memory systems are constructed.  
- ğŸ—ï¸ **Foundational circuit**: It is the smallest unit in an SRAM matrix and crucial to digital system design.  
- ğŸ§ª **CMOS exploration**: This is a practical application of CMOS logic in data storage.  
- ğŸ› ï¸ **Industry relevance**: The 6T cell is used in real-world CPUs and memory chips.  

---

## âš™ï¸ How It Works  

The 1-bit **6T SRAM cell** is made using:  
- **Two cross-coupled CMOS inverters** (4 transistors) that form a bistable latch to store 0 or 1  
- **Two nMOS access transistors** controlled by the **Word Line (WL)**  
- **Two Bit Lines (BL and BLÌ…)** used to read or write data to the cell

### ğŸ§¾ Operations:

| Operation | Description |
|----------|-------------|
| **Write** | Activate the **Word Line (WL)** and drive the Bit Lines (BL and BLÌ…) with the desired value. The access transistors conduct, and the inverters latch the data. |
| **Read** | Precharge the Bit Lines, activate WL, and the stored value is transferred to one of the Bit Lines depending on the cell state (BL drops low or stays high). |

---

## ğŸ—‚ï¸ Schematic  

![Screenshot 2025-04-04 131116](https://github.com/user-attachments/assets/0646a97d-15c2-4d2c-a5d6-8c3409e8bcec)

---

## ğŸ“ Choosing the Right Cell Type  

This design uses a **6T configuration**, which is preferred due to:  
- âœ… High **read stability**  
- âœ… **Non-destructive reads**  
- âœ… Good **noise margins**  
- âœ… Real-world application accuracy  

Alternative SRAM types (1T, 4T) are more compact but suffer from instability or refresh requirements.

---

## ğŸ”® Future Improvements  
- ğŸ” Extend the design to a **4Ã—1 or 8Ã—1 SRAM array** using multiple 6T cells  
- ğŸ§± Add **sense amplifiers** for high-speed and accurate reads  
- âš¡ Implement **power gating** or sleep mode for low-power operation  
- ğŸ§ª Use **layout and fabrication tools** for a complete VLSI workflow  

---

## ğŸ”¹ NEXT  
**ğŸ‘‰ [SR Latch](../SR_Latch)**  
