# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/count_m.sv" \
"../../../../../../hdl/counter_rc__mod.sv" \
"../../../../../../hdl/dbl_dabble_ext.sv" \
"../../../../../../hdl/count_m_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
