Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Thu May 23 01:05:33 2024
| Host              : xcosswbld26 running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : project_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
CLKC-40   Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56   Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.805        0.000                      0                 1653        0.022        0.000                      0                 1653        0.167        0.000                       0                   818  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_pl_0                            {0.000 5.000}        10.000          100.000         
clk_pl_1                            {0.000 20.001}       40.003          24.998          
clk_pl_2                            {0.000 1.666}        3.333           300.030         
clk_pl_3                            {0.000 1.333}        2.666           375.094         
project_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}        10.001          99.990          
  clk_out2_project_1_clk_wiz_0_0    {0.000 1.667}        3.334           299.970         
  clk_out3_project_1_clk_wiz_0_0    {0.000 6.667}        13.335          74.993          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
project_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_project_1_clk_wiz_0_0          0.805        0.000                      0                  307        0.044        0.000                      0                  307        0.167        0.000                       0                   141  
  clk_out3_project_1_clk_wiz_0_0         10.542        0.000                      0                 1346        0.022        0.000                      0                 1346        5.167        0.000                       0                   676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_out2_project_1_clk_wiz_0_0  
(none)                                                          clk_out3_project_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_out2_project_1_clk_wiz_0_0  
(none)                                                          clk_out3_project_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  project_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  project_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         project_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { project_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.001      89.999     MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X0Y1  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_project_1_clk_wiz_0_0
  To Clock:  clk_out2_project_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[1]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.078ns (5.706%)  route 1.289ns (94.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.920ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.766ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.998     3.920    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X19Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.998 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/Q
                         net (fo=2, routed)           1.289     5.287    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[1]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[1])
                                                     -0.739     6.092    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[7]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.081ns (6.343%)  route 1.196ns (93.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.000 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/Q
                         net (fo=2, routed)           1.196     5.196    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[7]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[7])
                                                     -0.725     6.106    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WSTRB[6]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.079ns (6.225%)  route 1.190ns (93.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 7.412 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.701ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X19Y180        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.998 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/Q
                         net (fo=2, routed)           1.190     5.188    project_1_i/zynq_ultra_ps_e_0/inst/saxigp6_wstrb[6]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.619     7.412    project_1_i/zynq_ultra_ps_e_0/inst/saxi_lpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
                         clock pessimism             -0.465     6.947    
                         clock uncertainty           -0.059     6.888    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP6WCLK_SAXIGP6WSTRB[6])
                                                     -0.787     6.101    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[3]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.081ns (6.259%)  route 1.213ns (93.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.000 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/Q
                         net (fo=2, routed)           1.213     5.213    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[3]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[3])
                                                     -0.681     6.150    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.150    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[13]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.080ns (6.346%)  route 1.181ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.766ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.992     3.914    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.994 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/Q
                         net (fo=2, routed)           1.181     5.175    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[13]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[13])
                                                     -0.707     6.124    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[9]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.079ns (6.381%)  route 1.159ns (93.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X19Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.998 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/Q
                         net (fo=2, routed)           1.159     5.157    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[9]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[9])
                                                     -0.694     6.137    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[14]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.079ns (6.407%)  route 1.154ns (93.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X19Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.998 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/Q
                         net (fo=2, routed)           1.154     5.152    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[14]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[14])
                                                     -0.695     6.136    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[11]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.998 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/Q
                         net (fo=2, routed)           1.129     5.127    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[11]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[11])
                                                     -0.700     6.131    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[12]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.078ns (6.511%)  route 1.120ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.766ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.997     3.919    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X19Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y180        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.997 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/Q
                         net (fo=2, routed)           1.120     5.117    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[12]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[12])
                                                     -0.706     6.125    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.125    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[15]
                            (rising edge-triggered cell PS8 clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (clk_out2_project_1_clk_wiz_0_0 rise@3.334ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.079ns (6.605%)  route 1.117ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.363 - 3.334 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.766ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.701ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.894    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.922 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.992     3.914    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.993 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/Q
                         net (fo=2, routed)           1.117     5.110    project_1_i/zynq_ultra_ps_e_0/inst/saxigp5_wstrb[15]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WSTRB[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      3.334     3.334 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     3.334 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     4.920    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.550 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.770    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.794 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.570     7.363    project_1_i/zynq_ultra_ps_e_0/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.473     6.890    
                         clock uncertainty           -0.059     6.831    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[15])
                                                     -0.713     6.118    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  1.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.384%)  route 0.043ns (44.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      1.012ns (routing 0.419ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.463ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.012     2.375    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.414 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/Q
                         net (fo=4, routed)           0.027     2.440    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
    SLICE_X38Y124        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     2.454 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.016     2.470    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_2__0_n_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.138     2.115    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/C
                         clock pessimism              0.266     2.381    
    SLICE_X38Y124        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.427    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.061ns (62.826%)  route 0.036ns (37.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.981ns (routing 0.419ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.463ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.981     2.344    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.383 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.028     2.411    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr
    SLICE_X37Y81         LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     2.433 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.008     2.441    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.104     2.081    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.269     2.350    
    SLICE_X37Y81         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.397    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.274%)  route 0.044ns (44.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      1.012ns (routing 0.419ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.463ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.012     2.375    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.414 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/Q
                         net (fo=4, routed)           0.027     2.440    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
    SLICE_X38Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     2.455 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.017     2.472    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1__0_n_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.138     2.115    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.266     2.381    
    SLICE_X38Y124        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.427    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.790%)  route 0.046ns (46.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.009ns (routing 0.419ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.463ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.009     2.372    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y121        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.411 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=7, routed)           0.029     2.439    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
    SLICE_X38Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.453 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1/O
                         net (fo=1, routed)           0.017     2.470    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.134     2.111    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y121        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.267     2.378    
    SLICE_X38Y121        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.424    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.657%)  route 0.046ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Net Delay (Source):      0.972ns (routing 0.419ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.463ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.972     2.335    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y111        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.374 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=7, routed)           0.029     2.403    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
    SLICE_X38Y111        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.417 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1/O
                         net (fo=1, routed)           0.017     2.434    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[3]_i_1_n_0
    SLICE_X38Y111        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.092     2.069    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y111        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.272     2.341    
    SLICE_X38Y111        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.387    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.982ns (routing 0.419ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.463ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.982     2.345    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X38Y113        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.384 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/Q
                         net (fo=4, routed)           0.062     2.446    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]
    SLICE_X38Y113        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.105     2.082    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X38Y113        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]/C
                         clock pessimism              0.269     2.351    
    SLICE_X38Y113        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.398    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.979ns (routing 0.419ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.463ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         0.979     2.342    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y110        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.381 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=10, routed)          0.029     2.409    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X38Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.424 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_i_1/O
                         net (fo=1, routed)           0.017     2.441    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0
    SLICE_X38Y110        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.100     2.077    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y110        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                         clock pessimism              0.270     2.348    
    SLICE_X38Y110        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.394    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Net Delay (Source):      1.096ns (routing 0.419ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.463ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.096     2.459    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y180        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.499 r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/Q
                         net (fo=2, routed)           0.062     2.560    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[2]
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.230     2.207    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X18Y180        FDRE                                         r  project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
                         clock pessimism              0.257     2.465    
    SLICE_X18Y180        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.512    project_1_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      1.002ns (routing 0.419ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.463ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.002     2.365    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X36Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.405 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/Q
                         net (fo=2, routed)           0.062     2.467    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[5]
    SLICE_X36Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.125     2.102    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X36Y122        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/C
                         clock pessimism              0.269     2.371    
    SLICE_X36Y122        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.418    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             clk_out2_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.238%)  route 0.048ns (47.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.009ns (routing 0.419ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.463ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.346    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.363 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.009     2.372    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.411 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=9, routed)           0.032     2.443    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X38Y124        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.457 r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_i_1__0/O
                         net (fo=1, routed)           0.016     2.473    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_i_1__0_n_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.134     2.111    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X38Y124        FDRE                                         r  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                         clock pessimism              0.267     2.378    
    SLICE_X38Y124        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.424    project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_project_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.334
Sources:            { project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         3.334       0.334      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.334       2.044      BUFGCE_X0Y47   project_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.334       2.263      MMCM_X0Y1      project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.334       2.270      SLICE_X37Y81   project_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         3.334       2.784      SLICE_X37Y121  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.334       2.784      SLICE_X37Y121  project_1_i/axi_interconnect_lpd/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0_0
  To Clock:  clk_out3_project_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.542ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.359ns (13.380%)  route 2.324ns (86.620%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 17.783 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.970ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.483     6.666    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.992    17.783    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/C
                         clock pessimism             -0.445    17.338    
                         clock uncertainty           -0.071    17.268    
    SLICE_X17Y183        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    17.208    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 10.542    

Slack (MET) :             10.542ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.359ns (13.375%)  route 2.325ns (86.625%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 17.783 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.970ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.484     6.667    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.992    17.783    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.445    17.338    
                         clock uncertainty           -0.071    17.268    
    SLICE_X17Y183        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    17.209    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 10.542    

Slack (MET) :             10.542ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.359ns (13.380%)  route 2.324ns (86.620%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 17.783 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.970ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.483     6.666    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.992    17.783    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]/C
                         clock pessimism             -0.445    17.338    
                         clock uncertainty           -0.071    17.268    
    SLICE_X17Y183        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    17.208    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[75]
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 10.542    

Slack (MET) :             10.542ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.359ns (13.375%)  route 2.325ns (86.625%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 17.783 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.970ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.484     6.667    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.992    17.783    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]/C
                         clock pessimism             -0.445    17.338    
                         clock uncertainty           -0.071    17.268    
    SLICE_X17Y183        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    17.209    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 10.542    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.359ns (13.987%)  route 2.208ns (86.013%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 17.759 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.970ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.367     6.550    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.968    17.759    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.445    17.314    
                         clock uncertainty           -0.071    17.244    
    SLICE_X21Y182        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    17.184    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.359ns (13.982%)  route 2.209ns (86.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 17.759 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.970ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.368     6.551    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.968    17.759    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.445    17.314    
                         clock uncertainty           -0.071    17.244    
    SLICE_X21Y182        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    17.185    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         17.185    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.359ns (13.987%)  route 2.208ns (86.013%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 17.759 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.970ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.367     6.550    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.968    17.759    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
                         clock pessimism             -0.445    17.314    
                         clock uncertainty           -0.071    17.244    
    SLICE_X21Y182        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    17.184    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.359ns (13.982%)  route 2.209ns (86.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 17.759 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.970ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.368     6.551    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.968    17.759    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
                         clock pessimism             -0.445    17.314    
                         clock uncertainty           -0.071    17.244    
    SLICE_X21Y182        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    17.185    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]
  -------------------------------------------------------------------
                         required time                         17.185    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.644ns  (required time - arrival time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2BID[15]
                            (rising edge-triggered cell PS8 clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.077ns (5.318%)  route 1.371ns (94.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 17.588 - 13.335 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.063ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.970ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.218     4.137    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X19Y184        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y184        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.214 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           1.371     5.585    project_1_i/zynq_ultra_ps_e_0/inst/maxigp2_bid[15]
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2BID[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.796    17.588    project_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.445    17.143    
                         clock uncertainty           -0.071    17.072    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2BID[15])
                                                     -0.843    16.229    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                 10.644    

Slack (MET) :             10.649ns  (required time - arrival time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.335ns  (clk_out3_project_1_clk_wiz_0_0 rise@13.335ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.359ns (14.012%)  route 2.203ns (85.988%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 17.770 - 13.335 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 1.063ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.970ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.064     3.983    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.063 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           0.302     4.365    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[3]
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.462 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.277     4.739    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X40Y138        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.776 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.262     5.038    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X40Y137        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.183 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          1.362     6.545    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X18Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                     13.335    13.335 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000    13.335 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586    14.921    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.551 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    15.768    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.792 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.979    17.770    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X18Y183        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
                         clock pessimism             -0.445    17.325    
                         clock uncertainty           -0.071    17.254    
    SLICE_X18Y183        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    17.194    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                 10.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.097ns (53.468%)  route 0.084ns (46.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      1.820ns (routing 0.970ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.063ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.820     4.277    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.337 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=10, routed)          0.072     4.409    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0[0]
    SLICE_X41Y145        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.037     4.446 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_2/O
                         net (fo=1, routed)           0.012     4.458    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_0
    SLICE_X41Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.060     3.979    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.395     4.374    
    SLICE_X41Y145        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.436    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.436    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.584%)  route 0.048ns (47.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      1.127ns (routing 0.581ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.644ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.127     2.488    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X42Y143        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.527 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.032     2.558    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
    SLICE_X42Y142        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     2.572 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     2.588    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X42Y142        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.274     2.248    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X42Y142        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.264     2.512    
    SLICE_X42Y142        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.558    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Net Delay (Source):      1.129ns (routing 0.581ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.644ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.129     2.490    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X38Y135        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y135        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.529 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.023     2.552    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X38Y135        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.572 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.006     2.578    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[6]
    SLICE_X38Y135        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.268     2.242    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X38Y135        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                         clock pessimism              0.258     2.500    
    SLICE_X38Y135        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.547    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.211ns (routing 0.581ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.644ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.211     2.572    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.611 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.023     2.634    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X21Y182        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.654 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[62]_i_1/O
                         net (fo=1, routed)           0.006     2.660    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[62]
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.357     2.331    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism              0.249     2.580    
    SLICE_X21Y182        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.627    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.208ns (routing 0.581ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.644ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.208     2.569    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.608 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/Q
                         net (fo=1, routed)           0.058     2.666    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[32]
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.361     2.335    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X21Y182        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism              0.249     2.584    
    SLICE_X21Y182        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.631    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.866%)  route 0.143ns (71.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      1.814ns (routing 0.970ns, distribution 0.844ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.063ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.814     4.271    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y142        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.329 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.143     4.472    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/skid_buffer_reg[1][1]
    SLICE_X40Y143        SRL16E                                       r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.091     4.010    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X40Y143        SRL16E                                       r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism              0.395     4.405    
    SLICE_X40Y143        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     4.437    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -4.437    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      1.131ns (routing 0.581ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.644ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.131     2.492    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X41Y132        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.533 r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/Q
                         net (fo=1, routed)           0.063     2.596    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[37]
    SLICE_X41Y131        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.269     2.243    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X41Y131        FDRE                                         r  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/C
                         clock pessimism              0.264     2.507    
    SLICE_X41Y131        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.554    project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.063ns (59.307%)  route 0.043ns (40.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      1.124ns (routing 0.581ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.644ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.124     2.485    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.524 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=7, routed)           0.034     2.558    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg_n_0_[1]
    SLICE_X40Y142        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     2.582 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_i_1/O
                         net (fo=1, routed)           0.009     2.591    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_i_1_n_0
    SLICE_X40Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.266     2.240    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y142        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.259     2.499    
    SLICE_X40Y142        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.546    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.077ns (56.016%)  route 0.060ns (43.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Net Delay (Source):      1.130ns (routing 0.581ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.644ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.967     0.967    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.197 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.344    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.361 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.130     2.491    project_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X42Y143        FDRE                                         r  project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.531 r  project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.051     2.582    project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff[1]
    SLICE_X43Y143        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     2.619 r  project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1/O
                         net (fo=1, routed)           0.009     2.628    project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1_n_0
    SLICE_X43Y143        FDRE                                         r  project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.269     2.243    project_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X43Y143        FDRE                                         r  project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]/C
                         clock pessimism              0.293     2.536    
    SLICE_X43Y143        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.583    project_1_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Destination:            project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             clk_out3_project_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.095ns (46.933%)  route 0.107ns (53.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      1.820ns (routing 0.970ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.063ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.820     4.277    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.337 f  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=10, routed)          0.072     4.409    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0[0]
    SLICE_X41Y145        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     4.444 r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1/O
                         net (fo=1, routed)           0.035     4.479    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_1
    SLICE_X41Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.643 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.891    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.919 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         2.060     3.979    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y145        FDRE                                         r  project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/C
                         clock pessimism              0.395     4.374    
    SLICE_X41Y145        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.434    project_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_project_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.335
Sources:            { project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         13.335      10.335     PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.335      12.045     BUFGCE_X0Y25   project_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         13.335      12.264     MMCM_X0Y1      project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y139  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.335      12.271     SLICE_X40Y135  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y139  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y139  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y139  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y139  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y133  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X40Y134  project_1_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.158ns (12.808%)  route 1.076ns (87.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.568ns (routing 0.701ns, distribution 0.867ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.061     1.061    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y82         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.219 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.015     1.234    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     2.436    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.460 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.568     4.028    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.058ns (9.403%)  route 0.559ns (90.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.091ns (routing 0.463ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.553     0.553    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y82         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.058     0.611 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.006     0.617    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.091     2.068    project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.150ns (9.943%)  route 1.359ns (90.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.827ns (routing 0.970ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.061     1.061    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y82         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.211 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     1.509    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.827     4.284    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.060ns (8.359%)  route 0.658ns (91.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.275ns (routing 0.644ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           0.553     0.553    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y82         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.613 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.718    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.275     2.249    project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y82         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.798ns  (logic 0.103ns (5.729%)  route 1.695ns (94.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.585ns (routing 0.701ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.669     1.669    project_1_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X37Y81         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     1.772 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.026     1.798    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     2.436    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.460 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.585     4.045    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.034ns (3.719%)  route 0.880ns (96.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.104ns (routing 0.463ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.872     0.872    project_1_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X37Y81         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     0.906 r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.008     0.914    project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.958    project_1_i/clk_wiz_0/inst/clk_out2_project_1_clk_wiz_0_0
    BUFGCE_X0Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.977 r  project_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=139, routed)         1.104     2.081    project_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  project_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_project_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.037ns (2.409%)  route 1.499ns (97.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.842ns (routing 0.970ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.440     1.440    project_1_i/proc_sys_reset_2/U0/EXT_LPF/dcm_locked
    SLICE_X40Y86         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     1.477 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.059     1.536    project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0__0
    SLICE_X40Y86         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.586     1.586    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.216 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     2.433    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.457 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.842     4.299    project_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y86         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.335ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.014ns (1.779%)  route 0.773ns (98.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.288ns (routing 0.644ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           0.752     0.752    project_1_i/proc_sys_reset_2/U0/EXT_LPF/dcm_locked
    SLICE_X40Y86         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     0.766 r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.021     0.787    project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int0__0
    SLICE_X40Y86         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y65        BUFG_PS                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.083     1.083    project_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.788 r  project_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.955    project_1_i/clk_wiz_0/inst/clk_out3_project_1_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.974 r  project_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=674, routed)         1.288     2.262    project_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y86         FDRE                                         r  project_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int_reg/C





