Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jul 19 01:25:41 2025
| Host         : DESKTOP-1FUVVL9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file svpwm_control_sets_placed.rpt
| Design       : svpwm
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           22 |
| No           | No                    | Yes                    |            1372 |          374 |
| No           | Yes                   | No                     |            1793 |          456 |
| Yes          | No                    | No                     |             326 |          115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             200 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | driver_inst/HB3/reset                       | driver_inst/HB1/pwm_n0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | driver_inst/HB3/reset                       | driver_inst/HB2/pwm_n0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | driver_inst/HB3/reset                       | driver_inst/HB3/pwm_n0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | driver_inst/HB3/reset                       |                                 |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | driver_inst/HB1/duty_cycle_latch0           |                                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | driver_inst/HB2/duty_cycle_latch0           |                                 |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | driver_inst/HB3/duty_cycle_latch0           |                                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_vector_proc/E[0]                          | reset_IBUF                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | time_processor_inst/STATE                   | reset_IBUF                      |               22 |             49 |         2.23 |
|  clk_IBUF_BUFG | time_processor_inst/T1_mult_reg2            | reset_IBUF                      |               13 |             49 |         3.77 |
|  clk_IBUF_BUFG |                                             | u_vector_proc/angle[31]_i_1_n_0 |               26 |             64 |         2.46 |
|  clk_IBUF_BUFG | u_vector_proc/angle1                        | reset_IBUF                      |               21 |             67 |         3.19 |
|  clk_IBUF_BUFG | time_processor_inst/T1_mult_reg[63]_i_1_n_0 |                                 |               30 |            113 |         3.77 |
|  clk_IBUF_BUFG |                                             |                                 |               22 |            116 |         5.27 |
|  clk_IBUF_BUFG | time_processor_inst/T2_mult_reg[63]_i_1_n_0 |                                 |               56 |            162 |         2.89 |
|  clk_IBUF_BUFG |                                             | reset_IBUF                      |              804 |           3101 |         3.86 |
+----------------+---------------------------------------------+---------------------------------+------------------+----------------+--------------+


