{
    "builds": {
      "list": [{
        "name":     "uvmt_cv32",
        "image":    "cv32-simulation-tools:20200316.10.0",
        "cmd":      "cd cv32/sim/uvmt_cv32; make comp SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work",
        "wavescmd": "cd cv32/sim/uvmt_cv32; make comp SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work WAVES=1"
      }]
    },
    "regressions": [{
      "name":        "hello-world",
      "description": "Hello World test for CV32",
      "tests": {
          "resultsDir": "/mux-flow/build/results/hello_world",
          "builds":    ["uvmt_cv32"],
	  "list": [
	      {
		  "name":        "hello_world_test",
		  "build":       "uvmt_cv32",
		  "cmd":         "cd cv32/sim/uvmt_cv32; make hello-world SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results",
		  "wavesCmd":    "cd cv32/sim/uvmt_cv32; make hello-world SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results WAVES=1",
		  "logFile":     "dsim-hello_world.log",
		  "wavesFile":   "waves.vcd",
		  "metricsFile": "metrics.xml",
		  "isPass":      "Simulation PASSED",
		  "seed": 1
	      }
	  ]
       }
    },
    {
      "name":        "cv32-riscv-tests",
      "description": "CV32E40(P)-specific compliance tests",
      "verbose": "true",	
      "tests": {
          "resultsDir": "/mux-flow/build/results/cv32-riscv-tests",
          "builds":    ["uvmt_cv32"],
	  "list": [
	      {
		  "name":        "cv32-riscv-tests",
		  "build":       "uvmt_cv32",
		  "cmd":         "cd cv32/sim/uvmt_cv32; make cv32-riscv-tests SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results",
		  "wavesCmd":    "cd cv32/sim/uvmt_cv32; make cv32-riscv-tests SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results WAVES=1",
		  "logFile":     "dsim-riscv_tests.log",
		  "wavesFile":   "waves.vcd",
		  "metricsFile": "metrics.xml",
		  "isPass":      "Simulation PASSED",
		  "seed": 1
	      }
	  ]
       }
    },
    {
      "name":        "cv32-riscv-compliance-tests",
      "description": "RISC-V Foundation ISA tests",
      "tests": {
          "resultsDir": "/mux-flow/build/results/cv32-riscv-compilance-tests",
          "builds":    ["uvmt_cv32"],
	  "list": [
	      {
		  "name":        "cv32-rsicv-compliance-tests",
		  "build":       "uvmt_cv32",
		  "cmd":         "cd cv32/sim/uvmt_cv32; make cv32-riscv-compliance-tests SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results",
		  "wavesCmd":    "cd cv32/sim/uvmt_cv32; make cv32-riscv-compliance-tests SIMULATOR=dsim USE_ISS=YES DSIM_WORK=/mux-flow/build/repo/dsim_work DSIM_RESULTS=/mux-flow/build/results WAVES=1",
		  "logFile":     "dsim-riscv_compliance_tests.log",
		  "wavesFile":   "waves.vcd",
		  "metricsFile": "metrics.xml",
		  "isPass":      "Simulation PASSED",
		  "seed": 1
	      }
	  ]
      }
    }]
}
