<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › serial_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>serial_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/linux/serial_reg.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1992, 1994 by Theodore Ts&#39;o.</span>
<span class="cm"> * </span>
<span class="cm"> * Redistribution of this file is permitted under the terms of the GNU </span>
<span class="cm"> * Public License (GPL)</span>
<span class="cm"> * </span>
<span class="cm"> * These are the UART port assignments, expressed as offsets from the base</span>
<span class="cm"> * register.  These assignments should hold for any serial port based on</span>
<span class="cm"> * a 8250, 16450, or 16550(A).</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _LINUX_SERIAL_REG_H</span>
<span class="cp">#define _LINUX_SERIAL_REG_H</span>

<span class="cm">/*</span>
<span class="cm"> * DLAB=0</span>
<span class="cm"> */</span>
<span class="cp">#define UART_RX		0	</span><span class="cm">/* In:  Receive buffer */</span><span class="cp"></span>
<span class="cp">#define UART_TX		0	</span><span class="cm">/* Out: Transmit buffer */</span><span class="cp"></span>

<span class="cp">#define UART_IER	1	</span><span class="cm">/* Out: Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define UART_IER_MSI		0x08 </span><span class="cm">/* Enable Modem status interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IER_RLSI		0x04 </span><span class="cm">/* Enable receiver line status interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IER_THRI		0x02 </span><span class="cm">/* Enable Transmitter holding register int. */</span><span class="cp"></span>
<span class="cp">#define UART_IER_RDI		0x01 </span><span class="cm">/* Enable receiver data interrupt */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * Sleep mode for ST16650 and TI16750.  For the ST16650, EFR[4]=1</span>
<span class="cm"> */</span>
<span class="cp">#define UART_IERX_SLEEP		0x10 </span><span class="cm">/* Enable sleep mode */</span><span class="cp"></span>

<span class="cp">#define UART_IIR	2	</span><span class="cm">/* In:  Interrupt ID Register */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_NO_INT		0x01 </span><span class="cm">/* No interrupts pending */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_ID		0x06 </span><span class="cm">/* Mask for the interrupt ID */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_MSI		0x00 </span><span class="cm">/* Modem status interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_THRI		0x02 </span><span class="cm">/* Transmitter holding register empty */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_RDI		0x04 </span><span class="cm">/* Receiver data interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_RLSI		0x06 </span><span class="cm">/* Receiver line status interrupt */</span><span class="cp"></span>

<span class="cp">#define UART_IIR_BUSY		0x07 </span><span class="cm">/* DesignWare APB Busy Detect */</span><span class="cp"></span>

<span class="cp">#define UART_FCR	2	</span><span class="cm">/* Out: FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_ENABLE_FIFO	0x01 </span><span class="cm">/* Enable the FIFO */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_CLEAR_RCVR	0x02 </span><span class="cm">/* Clear the RCVR FIFO */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_CLEAR_XMIT	0x04 </span><span class="cm">/* Clear the XMIT FIFO */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_DMA_SELECT	0x08 </span><span class="cm">/* For DMA applications */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * Note: The FIFO trigger levels are chip specific:</span>
<span class="cm"> *	RX:76 = 00  01  10  11	TX:54 = 00  01  10  11</span>
<span class="cm"> * PC16550D:	 1   4   8  14		xx  xx  xx  xx</span>
<span class="cm"> * TI16C550A:	 1   4   8  14          xx  xx  xx  xx</span>
<span class="cm"> * TI16C550C:	 1   4   8  14          xx  xx  xx  xx</span>
<span class="cm"> * ST16C550:	 1   4   8  14		xx  xx  xx  xx</span>
<span class="cm"> * ST16C650:	 8  16  24  28		16   8  24  30	PORT_16650V2</span>
<span class="cm"> * NS16C552:	 1   4   8  14		xx  xx  xx  xx</span>
<span class="cm"> * ST16C654:	 8  16  56  60		 8  16  32  56	PORT_16654</span>
<span class="cm"> * TI16C750:	 1  16  32  56		xx  xx  xx  xx	PORT_16750</span>
<span class="cm"> * TI16C752:	 8  16  56  60		 8  16  32  56</span>
<span class="cm"> * Tegra:	 1   4   8  14		16   8   4   1	PORT_TEGRA</span>
<span class="cm"> */</span>
<span class="cp">#define UART_FCR_R_TRIG_00	0x00</span>
<span class="cp">#define UART_FCR_R_TRIG_01	0x40</span>
<span class="cp">#define UART_FCR_R_TRIG_10	0x80</span>
<span class="cp">#define UART_FCR_R_TRIG_11	0xc0</span>
<span class="cp">#define UART_FCR_T_TRIG_00	0x00</span>
<span class="cp">#define UART_FCR_T_TRIG_01	0x10</span>
<span class="cp">#define UART_FCR_T_TRIG_10	0x20</span>
<span class="cp">#define UART_FCR_T_TRIG_11	0x30</span>

<span class="cp">#define UART_FCR_TRIGGER_MASK	0xC0 </span><span class="cm">/* Mask for the FIFO trigger range */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_TRIGGER_1	0x00 </span><span class="cm">/* Mask for trigger set at 1 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_TRIGGER_4	0x40 </span><span class="cm">/* Mask for trigger set at 4 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_TRIGGER_8	0x80 </span><span class="cm">/* Mask for trigger set at 8 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_TRIGGER_14	0xC0 </span><span class="cm">/* Mask for trigger set at 14 */</span><span class="cp"></span>
<span class="cm">/* 16650 definitions */</span>
<span class="cp">#define UART_FCR6_R_TRIGGER_8	0x00 </span><span class="cm">/* Mask for receive trigger set at 1 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_R_TRIGGER_16	0x40 </span><span class="cm">/* Mask for receive trigger set at 4 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_R_TRIGGER_24  0x80 </span><span class="cm">/* Mask for receive trigger set at 8 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_R_TRIGGER_28	0xC0 </span><span class="cm">/* Mask for receive trigger set at 14 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_T_TRIGGER_16	0x00 </span><span class="cm">/* Mask for transmit trigger set at 16 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_T_TRIGGER_8	0x10 </span><span class="cm">/* Mask for transmit trigger set at 8 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_T_TRIGGER_24  0x20 </span><span class="cm">/* Mask for transmit trigger set at 24 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR6_T_TRIGGER_30	0x30 </span><span class="cm">/* Mask for transmit trigger set at 30 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR7_64BYTE	0x20 </span><span class="cm">/* Go into 64 byte mode (TI16C750) */</span><span class="cp"></span>

<span class="cp">#define UART_LCR	3	</span><span class="cm">/* Out: Line Control Register */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting </span>
<span class="cm"> * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits.</span>
<span class="cm"> */</span>
<span class="cp">#define UART_LCR_DLAB		0x80 </span><span class="cm">/* Divisor latch access bit */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_SBC		0x40 </span><span class="cm">/* Set break control */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_SPAR		0x20 </span><span class="cm">/* Stick parity (?) */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_EPAR		0x10 </span><span class="cm">/* Even parity select */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_PARITY		0x08 </span><span class="cm">/* Parity Enable */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_STOP		0x04 </span><span class="cm">/* Stop bits: 0=1 bit, 1=2 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN5		0x00 </span><span class="cm">/* Wordlength: 5 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN6		0x01 </span><span class="cm">/* Wordlength: 6 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN7		0x02 </span><span class="cm">/* Wordlength: 7 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN8		0x03 </span><span class="cm">/* Wordlength: 8 bits */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Access to some registers depends on register access / configuration</span>
<span class="cm"> * mode.</span>
<span class="cm"> */</span>
<span class="cp">#define UART_LCR_CONF_MODE_A	UART_LCR_DLAB	</span><span class="cm">/* Configutation mode A */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_CONF_MODE_B	0xBF		</span><span class="cm">/* Configutation mode B */</span><span class="cp"></span>

<span class="cp">#define UART_MCR	4	</span><span class="cm">/* Out: Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_CLKSEL		0x80 </span><span class="cm">/* Divide clock by 4 (TI16C752, EFR[4]=1) */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_TCRTLR		0x40 </span><span class="cm">/* Access TCR/TLR (TI16C752, EFR[4]=1) */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_XONANY		0x20 </span><span class="cm">/* Enable Xon Any (TI16C752, EFR[4]=1) */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_AFE		0x20 </span><span class="cm">/* Enable auto-RTS/CTS (TI16C550C/TI16C750) */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_LOOP		0x10 </span><span class="cm">/* Enable loopback test mode */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_OUT2		0x08 </span><span class="cm">/* Out2 complement */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_OUT1		0x04 </span><span class="cm">/* Out1 complement */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_RTS		0x02 </span><span class="cm">/* RTS complement */</span><span class="cp"></span>
<span class="cp">#define UART_MCR_DTR		0x01 </span><span class="cm">/* DTR complement */</span><span class="cp"></span>

<span class="cp">#define UART_LSR	5	</span><span class="cm">/* In:  Line Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_FIFOE		0x80 </span><span class="cm">/* Fifo error */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_TEMT		0x40 </span><span class="cm">/* Transmitter empty */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_THRE		0x20 </span><span class="cm">/* Transmit-hold-register empty */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_BI		0x10 </span><span class="cm">/* Break interrupt indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_FE		0x08 </span><span class="cm">/* Frame error indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_PE		0x04 </span><span class="cm">/* Parity error indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_OE		0x02 </span><span class="cm">/* Overrun error indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_DR		0x01 </span><span class="cm">/* Receiver data ready */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_BRK_ERROR_BITS	0x1E </span><span class="cm">/* BI, FE, PE, OE bits */</span><span class="cp"></span>

<span class="cp">#define UART_MSR	6	</span><span class="cm">/* In:  Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_DCD		0x80 </span><span class="cm">/* Data Carrier Detect */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_RI		0x40 </span><span class="cm">/* Ring Indicator */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_DSR		0x20 </span><span class="cm">/* Data Set Ready */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_CTS		0x10 </span><span class="cm">/* Clear to Send */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_DDCD		0x08 </span><span class="cm">/* Delta DCD */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_TERI		0x04 </span><span class="cm">/* Trailing edge ring indicator */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_DDSR		0x02 </span><span class="cm">/* Delta DSR */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_DCTS		0x01 </span><span class="cm">/* Delta CTS */</span><span class="cp"></span>
<span class="cp">#define UART_MSR_ANY_DELTA	0x0F </span><span class="cm">/* Any of the delta bits! */</span><span class="cp"></span>

<span class="cp">#define UART_SCR	7	</span><span class="cm">/* I/O: Scratch Register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * DLAB=1</span>
<span class="cm"> */</span>
<span class="cp">#define UART_DLL	0	</span><span class="cm">/* Out: Divisor Latch Low */</span><span class="cp"></span>
<span class="cp">#define UART_DLM	1	</span><span class="cm">/* Out: Divisor Latch High */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * LCR=0xBF (or DLAB=1 for 16C660)</span>
<span class="cm"> */</span>
<span class="cp">#define UART_EFR	2	</span><span class="cm">/* I/O: Extended Features Register */</span><span class="cp"></span>
<span class="cp">#define UART_XR_EFR	9	</span><span class="cm">/* I/O: Extended Features Register (XR17D15x) */</span><span class="cp"></span>
<span class="cp">#define UART_EFR_CTS		0x80 </span><span class="cm">/* CTS flow control */</span><span class="cp"></span>
<span class="cp">#define UART_EFR_RTS		0x40 </span><span class="cm">/* RTS flow control */</span><span class="cp"></span>
<span class="cp">#define UART_EFR_SCD		0x20 </span><span class="cm">/* Special character detect */</span><span class="cp"></span>
<span class="cp">#define UART_EFR_ECB		0x10 </span><span class="cm">/* Enhanced control bit */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * the low four bits control software flow control</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * LCR=0xBF, TI16C752, ST16650, ST16650A, ST16654</span>
<span class="cm"> */</span>
<span class="cp">#define UART_XON1	4	</span><span class="cm">/* I/O: Xon character 1 */</span><span class="cp"></span>
<span class="cp">#define UART_XON2	5	</span><span class="cm">/* I/O: Xon character 2 */</span><span class="cp"></span>
<span class="cp">#define UART_XOFF1	6	</span><span class="cm">/* I/O: Xoff character 1 */</span><span class="cp"></span>
<span class="cp">#define UART_XOFF2	7	</span><span class="cm">/* I/O: Xoff character 2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * EFR[4]=1 MCR[6]=1, TI16C752</span>
<span class="cm"> */</span>
<span class="cp">#define UART_TI752_TCR	6	</span><span class="cm">/* I/O: transmission control register */</span><span class="cp"></span>
<span class="cp">#define UART_TI752_TLR	7	</span><span class="cm">/* I/O: trigger level register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * LCR=0xBF, XR16C85x</span>
<span class="cm"> */</span>
<span class="cp">#define UART_TRG	0	</span><span class="cm">/* FCTR bit 7 selects Rx or Tx</span>
<span class="cm">				 * In: Fifo count</span>
<span class="cm">				 * Out: Fifo custom trigger levels */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * These are the definitions for the Programmable Trigger Register</span>
<span class="cm"> */</span>
<span class="cp">#define UART_TRG_1		0x01</span>
<span class="cp">#define UART_TRG_4		0x04</span>
<span class="cp">#define UART_TRG_8		0x08</span>
<span class="cp">#define UART_TRG_16		0x10</span>
<span class="cp">#define UART_TRG_32		0x20</span>
<span class="cp">#define UART_TRG_64		0x40</span>
<span class="cp">#define UART_TRG_96		0x60</span>
<span class="cp">#define UART_TRG_120		0x78</span>
<span class="cp">#define UART_TRG_128		0x80</span>

<span class="cp">#define UART_FCTR	1	</span><span class="cm">/* Feature Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_RTS_NODELAY	0x00  </span><span class="cm">/* RTS flow control delay */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_RTS_4DELAY	0x01</span>
<span class="cp">#define UART_FCTR_RTS_6DELAY	0x02</span>
<span class="cp">#define UART_FCTR_RTS_8DELAY	0x03</span>
<span class="cp">#define UART_FCTR_IRDA		0x04  </span><span class="cm">/* IrDa data encode select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_TX_INT	0x08  </span><span class="cm">/* Tx interrupt type select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_TRGA		0x00  </span><span class="cm">/* Tx/Rx 550 trigger table select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_TRGB		0x10  </span><span class="cm">/* Tx/Rx 650 trigger table select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_TRGC		0x20  </span><span class="cm">/* Tx/Rx 654 trigger table select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_TRGD		0x30  </span><span class="cm">/* Tx/Rx 850 programmable trigger select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_SCR_SWAP	0x40  </span><span class="cm">/* Scratch pad register swap */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_RX		0x00  </span><span class="cm">/* Programmable trigger mode select */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR_TX		0x80  </span><span class="cm">/* Programmable trigger mode select */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * LCR=0xBF, FCTR[6]=1</span>
<span class="cm"> */</span>
<span class="cp">#define UART_EMSR	7	</span><span class="cm">/* Extended Mode Select Register */</span><span class="cp"></span>
<span class="cp">#define UART_EMSR_FIFO_COUNT	0x01  </span><span class="cm">/* Rx/Tx select */</span><span class="cp"></span>
<span class="cp">#define UART_EMSR_ALT_COUNT	0x02  </span><span class="cm">/* Alternating count select */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The Intel XScale on-chip UARTs define these bits</span>
<span class="cm"> */</span>
<span class="cp">#define UART_IER_DMAE	0x80	</span><span class="cm">/* DMA Requests Enable */</span><span class="cp"></span>
<span class="cp">#define UART_IER_UUE	0x40	</span><span class="cm">/* UART Unit Enable */</span><span class="cp"></span>
<span class="cp">#define UART_IER_NRZE	0x20	</span><span class="cm">/* NRZ coding Enable */</span><span class="cp"></span>
<span class="cp">#define UART_IER_RTOIE	0x10	</span><span class="cm">/* Receiver Time Out Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define UART_IIR_TOD	0x08	</span><span class="cm">/* Character Timeout Indication Detected */</span><span class="cp"></span>

<span class="cp">#define UART_FCR_PXAR1	0x00	</span><span class="cm">/* receive FIFO threshold = 1 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_PXAR8	0x40	</span><span class="cm">/* receive FIFO threshold = 8 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_PXAR16	0x80	</span><span class="cm">/* receive FIFO threshold = 16 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_PXAR32	0xc0	</span><span class="cm">/* receive FIFO threshold = 32 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Intel MID on-chip HSU (High Speed UART) defined bits</span>
<span class="cm"> */</span>
<span class="cp">#define UART_FCR_HSU_64_1B	0x00	</span><span class="cm">/* receive FIFO treshold = 1 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_64_16B	0x40	</span><span class="cm">/* receive FIFO treshold = 16 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_64_32B	0x80	</span><span class="cm">/* receive FIFO treshold = 32 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_64_56B	0xc0	</span><span class="cm">/* receive FIFO treshold = 56 */</span><span class="cp"></span>

<span class="cp">#define UART_FCR_HSU_16_1B	0x00	</span><span class="cm">/* receive FIFO treshold = 1 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_16_4B	0x40	</span><span class="cm">/* receive FIFO treshold = 4 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_16_8B	0x80	</span><span class="cm">/* receive FIFO treshold = 8 */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_16_14B	0xc0	</span><span class="cm">/* receive FIFO treshold = 14 */</span><span class="cp"></span>

<span class="cp">#define UART_FCR_HSU_64B_FIFO	0x20	</span><span class="cm">/* chose 64 bytes FIFO */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_HSU_16B_FIFO	0x00	</span><span class="cm">/* chose 16 bytes FIFO */</span><span class="cp"></span>

<span class="cp">#define UART_FCR_HALF_EMPT_TXI	0x00	</span><span class="cm">/* trigger TX_EMPT IRQ for half empty */</span><span class="cp"></span>
<span class="cp">#define UART_FCR_FULL_EMPT_TXI	0x08	</span><span class="cm">/* trigger TX_EMPT IRQ for full empty */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * These register definitions are for the 16C950</span>
<span class="cm"> */</span>
<span class="cp">#define UART_ASR	0x01	</span><span class="cm">/* Additional Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_RFL	0x03	</span><span class="cm">/* Receiver FIFO level */</span><span class="cp"></span>
<span class="cp">#define UART_TFL 	0x04	</span><span class="cm">/* Transmitter FIFO level */</span><span class="cp"></span>
<span class="cp">#define UART_ICR	0x05	</span><span class="cm">/* Index Control Register */</span><span class="cp"></span>

<span class="cm">/* The 16950 ICR registers */</span>
<span class="cp">#define UART_ACR	0x00	</span><span class="cm">/* Additional Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_CPR	0x01	</span><span class="cm">/* Clock Prescalar Register */</span><span class="cp"></span>
<span class="cp">#define UART_TCR	0x02	</span><span class="cm">/* Times Clock Register */</span><span class="cp"></span>
<span class="cp">#define UART_CKS	0x03	</span><span class="cm">/* Clock Select Register */</span><span class="cp"></span>
<span class="cp">#define UART_TTL	0x04	</span><span class="cm">/* Transmitter Interrupt Trigger Level */</span><span class="cp"></span>
<span class="cp">#define UART_RTL	0x05	</span><span class="cm">/* Receiver Interrupt Trigger Level */</span><span class="cp"></span>
<span class="cp">#define UART_FCL	0x06	</span><span class="cm">/* Flow Control Level Lower */</span><span class="cp"></span>
<span class="cp">#define UART_FCH	0x07	</span><span class="cm">/* Flow Control Level Higher */</span><span class="cp"></span>
<span class="cp">#define UART_ID1	0x08	</span><span class="cm">/* ID #1 */</span><span class="cp"></span>
<span class="cp">#define UART_ID2	0x09	</span><span class="cm">/* ID #2 */</span><span class="cp"></span>
<span class="cp">#define UART_ID3	0x0A	</span><span class="cm">/* ID #3 */</span><span class="cp"></span>
<span class="cp">#define UART_REV	0x0B	</span><span class="cm">/* Revision */</span><span class="cp"></span>
<span class="cp">#define UART_CSR	0x0C	</span><span class="cm">/* Channel Software Reset */</span><span class="cp"></span>
<span class="cp">#define UART_NMR	0x0D	</span><span class="cm">/* Nine-bit Mode Register */</span><span class="cp"></span>
<span class="cp">#define UART_CTR	0xFF</span>

<span class="cm">/*</span>
<span class="cm"> * The 16C950 Additional Control Register</span>
<span class="cm"> */</span>
<span class="cp">#define UART_ACR_RXDIS	0x01	</span><span class="cm">/* Receiver disable */</span><span class="cp"></span>
<span class="cp">#define UART_ACR_TXDIS	0x02	</span><span class="cm">/* Transmitter disable */</span><span class="cp"></span>
<span class="cp">#define UART_ACR_DSRFC	0x04	</span><span class="cm">/* DSR Flow Control */</span><span class="cp"></span>
<span class="cp">#define UART_ACR_TLENB	0x20	</span><span class="cm">/* 950 trigger levels enable */</span><span class="cp"></span>
<span class="cp">#define UART_ACR_ICRRD	0x40	</span><span class="cm">/* ICR Read enable */</span><span class="cp"></span>
<span class="cp">#define UART_ACR_ASREN	0x80	</span><span class="cm">/* Additional status enable */</span><span class="cp"></span>



<span class="cm">/*</span>
<span class="cm"> * These definitions are for the RSA-DV II/S card, from</span>
<span class="cm"> *</span>
<span class="cm"> * Kiyokazu SUTO &lt;suto@ks-and-ks.ne.jp&gt;</span>
<span class="cm"> */</span>

<span class="cp">#define UART_RSA_BASE (-8)</span>

<span class="cp">#define UART_RSA_MSR ((UART_RSA_BASE) + 0) </span><span class="cm">/* I/O: Mode Select Register */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_MSR_SWAP (1 &lt;&lt; 0) </span><span class="cm">/* Swap low/high 8 bytes in I/O port addr */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_MSR_FIFO (1 &lt;&lt; 2) </span><span class="cm">/* Enable the external FIFO */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_MSR_FLOW (1 &lt;&lt; 3) </span><span class="cm">/* Enable the auto RTS/CTS flow control */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_MSR_ITYP (1 &lt;&lt; 4) </span><span class="cm">/* Level (1) / Edge triger (0) */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_IER ((UART_RSA_BASE) + 1) </span><span class="cm">/* I/O: Interrupt Enable Register */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_IER_Rx_FIFO_H (1 &lt;&lt; 0) </span><span class="cm">/* Enable Rx FIFO half full int. */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_IER_Tx_FIFO_H (1 &lt;&lt; 1) </span><span class="cm">/* Enable Tx FIFO half full int. */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_IER_Tx_FIFO_E (1 &lt;&lt; 2) </span><span class="cm">/* Enable Tx FIFO empty int. */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_IER_Rx_TOUT (1 &lt;&lt; 3) </span><span class="cm">/* Enable char receive timeout int */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_IER_TIMER (1 &lt;&lt; 4) </span><span class="cm">/* Enable timer interrupt */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_SRR ((UART_RSA_BASE) + 2) </span><span class="cm">/* IN: Status Read Register */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_SRR_Tx_FIFO_NEMP (1 &lt;&lt; 0) </span><span class="cm">/* Tx FIFO is not empty (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_Tx_FIFO_NHFL (1 &lt;&lt; 1) </span><span class="cm">/* Tx FIFO is not half full (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_Tx_FIFO_NFUL (1 &lt;&lt; 2) </span><span class="cm">/* Tx FIFO is not full (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_Rx_FIFO_NEMP (1 &lt;&lt; 3) </span><span class="cm">/* Rx FIFO is not empty (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_Rx_FIFO_NHFL (1 &lt;&lt; 4) </span><span class="cm">/* Rx FIFO is not half full (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_Rx_FIFO_NFUL (1 &lt;&lt; 5) </span><span class="cm">/* Rx FIFO is not full (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_Rx_TOUT (1 &lt;&lt; 6) </span><span class="cm">/* Character reception timeout occurred (1) */</span><span class="cp"></span>
<span class="cp">#define UART_RSA_SRR_TIMER (1 &lt;&lt; 7) </span><span class="cm">/* Timer interrupt occurred */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_FRR ((UART_RSA_BASE) + 2) </span><span class="cm">/* OUT: FIFO Reset Register */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_TIVSR ((UART_RSA_BASE) + 3) </span><span class="cm">/* I/O: Timer Interval Value Set Register */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_TCR ((UART_RSA_BASE) + 4) </span><span class="cm">/* OUT: Timer Control Register */</span><span class="cp"></span>

<span class="cp">#define UART_RSA_TCR_SWITCH (1 &lt;&lt; 0) </span><span class="cm">/* Timer on */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The RSA DSV/II board has two fixed clock frequencies.  One is the</span>
<span class="cm"> * standard rate, and the other is 8 times faster.</span>
<span class="cm"> */</span>
<span class="cp">#define SERIAL_RSA_BAUD_BASE (921600)</span>
<span class="cp">#define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8)</span>

<span class="cm">/*</span>
<span class="cm"> * Extra serial register definitions for the internal UARTs</span>
<span class="cm"> * in TI OMAP processors.</span>
<span class="cm"> */</span>
<span class="cp">#define UART_OMAP_MDR1		0x08	</span><span class="cm">/* Mode definition register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR2		0x09	</span><span class="cm">/* Mode definition register 2 */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_SCR		0x10	</span><span class="cm">/* Supplementary control register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_SSR		0x11	</span><span class="cm">/* Supplementary status register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_EBLR		0x12	</span><span class="cm">/* BOF length register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_OSC_12M_SEL	0x13	</span><span class="cm">/* OMAP1510 12MHz osc select */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MVER		0x14	</span><span class="cm">/* Module version register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_SYSC		0x15	</span><span class="cm">/* System configuration register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_SYSS		0x16	</span><span class="cm">/* System status register */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_WER		0x17	</span><span class="cm">/* Wake-up enable register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * These are the definitions for the MDR1 register</span>
<span class="cm"> */</span>
<span class="cp">#define UART_OMAP_MDR1_16X_MODE		0x00	</span><span class="cm">/* UART 16x mode */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_SIR_MODE		0x01	</span><span class="cm">/* SIR mode */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_16X_ABAUD_MODE	0x02	</span><span class="cm">/* UART 16x auto-baud */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_13X_MODE		0x03	</span><span class="cm">/* UART 13x mode */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_MIR_MODE		0x04	</span><span class="cm">/* MIR mode */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_FIR_MODE		0x05	</span><span class="cm">/* FIR mode */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_CIR_MODE		0x06	</span><span class="cm">/* CIR mode */</span><span class="cp"></span>
<span class="cp">#define UART_OMAP_MDR1_DISABLE		0x07	</span><span class="cm">/* Disable (default state) */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _LINUX_SERIAL_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
