.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__MASK, 0x01
.set LED__0__PC, CYREG_PRT2_PC0
.set LED__0__PORT, 2
.set LED__0__SHIFT, 0
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x01
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 0
.set LED__SLW, CYREG_PRT2_SLW

/* Pin1 */
.set Pin1__0__MASK, 0x01
.set Pin1__0__PC, CYREG_PRT0_PC0
.set Pin1__0__PORT, 0
.set Pin1__0__SHIFT, 0
.set Pin1__AG, CYREG_PRT0_AG
.set Pin1__AMUX, CYREG_PRT0_AMUX
.set Pin1__BIE, CYREG_PRT0_BIE
.set Pin1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin1__BYP, CYREG_PRT0_BYP
.set Pin1__CTL, CYREG_PRT0_CTL
.set Pin1__DM0, CYREG_PRT0_DM0
.set Pin1__DM1, CYREG_PRT0_DM1
.set Pin1__DM2, CYREG_PRT0_DM2
.set Pin1__DR, CYREG_PRT0_DR
.set Pin1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin1__MASK, 0x01
.set Pin1__PORT, 0
.set Pin1__PRT, CYREG_PRT0_PRT
.set Pin1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin1__PS, CYREG_PRT0_PS
.set Pin1__SHIFT, 0
.set Pin1__SLW, CYREG_PRT0_SLW

/* Pin2 */
.set Pin2__0__MASK, 0x02
.set Pin2__0__PC, CYREG_PRT0_PC1
.set Pin2__0__PORT, 0
.set Pin2__0__SHIFT, 1
.set Pin2__AG, CYREG_PRT0_AG
.set Pin2__AMUX, CYREG_PRT0_AMUX
.set Pin2__BIE, CYREG_PRT0_BIE
.set Pin2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin2__BYP, CYREG_PRT0_BYP
.set Pin2__CTL, CYREG_PRT0_CTL
.set Pin2__DM0, CYREG_PRT0_DM0
.set Pin2__DM1, CYREG_PRT0_DM1
.set Pin2__DM2, CYREG_PRT0_DM2
.set Pin2__DR, CYREG_PRT0_DR
.set Pin2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin2__MASK, 0x02
.set Pin2__PORT, 0
.set Pin2__PRT, CYREG_PRT0_PRT
.set Pin2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin2__PS, CYREG_PRT0_PS
.set Pin2__SHIFT, 1
.set Pin2__SLW, CYREG_PRT0_SLW

/* Pin4 */
.set Pin4__0__MASK, 0x08
.set Pin4__0__PC, CYREG_PRT0_PC3
.set Pin4__0__PORT, 0
.set Pin4__0__SHIFT, 3
.set Pin4__AG, CYREG_PRT0_AG
.set Pin4__AMUX, CYREG_PRT0_AMUX
.set Pin4__BIE, CYREG_PRT0_BIE
.set Pin4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin4__BYP, CYREG_PRT0_BYP
.set Pin4__CTL, CYREG_PRT0_CTL
.set Pin4__DM0, CYREG_PRT0_DM0
.set Pin4__DM1, CYREG_PRT0_DM1
.set Pin4__DM2, CYREG_PRT0_DM2
.set Pin4__DR, CYREG_PRT0_DR
.set Pin4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin4__MASK, 0x08
.set Pin4__PORT, 0
.set Pin4__PRT, CYREG_PRT0_PRT
.set Pin4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin4__PS, CYREG_PRT0_PS
.set Pin4__SHIFT, 3
.set Pin4__SLW, CYREG_PRT0_SLW

/* Pin5 */
.set Pin5__0__MASK, 0x04
.set Pin5__0__PC, CYREG_PRT12_PC2
.set Pin5__0__PORT, 12
.set Pin5__0__SHIFT, 2
.set Pin5__AG, CYREG_PRT12_AG
.set Pin5__BIE, CYREG_PRT12_BIE
.set Pin5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin5__BYP, CYREG_PRT12_BYP
.set Pin5__DM0, CYREG_PRT12_DM0
.set Pin5__DM1, CYREG_PRT12_DM1
.set Pin5__DM2, CYREG_PRT12_DM2
.set Pin5__DR, CYREG_PRT12_DR
.set Pin5__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin5__MASK, 0x04
.set Pin5__PORT, 12
.set Pin5__PRT, CYREG_PRT12_PRT
.set Pin5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin5__PS, CYREG_PRT12_PS
.set Pin5__SHIFT, 2
.set Pin5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin5__SLW, CYREG_PRT12_SLW

/* Pin9 */
.set Pin9__0__MASK, 0x20
.set Pin9__0__PC, CYREG_PRT12_PC5
.set Pin9__0__PORT, 12
.set Pin9__0__SHIFT, 5
.set Pin9__AG, CYREG_PRT12_AG
.set Pin9__BIE, CYREG_PRT12_BIE
.set Pin9__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin9__BYP, CYREG_PRT12_BYP
.set Pin9__DM0, CYREG_PRT12_DM0
.set Pin9__DM1, CYREG_PRT12_DM1
.set Pin9__DM2, CYREG_PRT12_DM2
.set Pin9__DR, CYREG_PRT12_DR
.set Pin9__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin9__MASK, 0x20
.set Pin9__PORT, 12
.set Pin9__PRT, CYREG_PRT12_PRT
.set Pin9__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin9__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin9__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin9__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin9__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin9__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin9__PS, CYREG_PRT12_PS
.set Pin9__SHIFT, 5
.set Pin9__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin9__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin9__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin9__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin9__SLW, CYREG_PRT12_SLW

/* Pin10 */
.set Pin10__0__MASK, 0x40
.set Pin10__0__PC, CYREG_PRT12_PC6
.set Pin10__0__PORT, 12
.set Pin10__0__SHIFT, 6
.set Pin10__AG, CYREG_PRT12_AG
.set Pin10__BIE, CYREG_PRT12_BIE
.set Pin10__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin10__BYP, CYREG_PRT12_BYP
.set Pin10__DM0, CYREG_PRT12_DM0
.set Pin10__DM1, CYREG_PRT12_DM1
.set Pin10__DM2, CYREG_PRT12_DM2
.set Pin10__DR, CYREG_PRT12_DR
.set Pin10__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin10__MASK, 0x40
.set Pin10__PORT, 12
.set Pin10__PRT, CYREG_PRT12_PRT
.set Pin10__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin10__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin10__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin10__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin10__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin10__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin10__PS, CYREG_PRT12_PS
.set Pin10__SHIFT, 6
.set Pin10__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin10__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin10__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin10__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin10__SLW, CYREG_PRT12_SLW

/* Pin11 */
.set Pin11__0__MASK, 0x80
.set Pin11__0__PC, CYREG_PRT12_PC7
.set Pin11__0__PORT, 12
.set Pin11__0__SHIFT, 7
.set Pin11__AG, CYREG_PRT12_AG
.set Pin11__BIE, CYREG_PRT12_BIE
.set Pin11__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin11__BYP, CYREG_PRT12_BYP
.set Pin11__DM0, CYREG_PRT12_DM0
.set Pin11__DM1, CYREG_PRT12_DM1
.set Pin11__DM2, CYREG_PRT12_DM2
.set Pin11__DR, CYREG_PRT12_DR
.set Pin11__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin11__MASK, 0x80
.set Pin11__PORT, 12
.set Pin11__PRT, CYREG_PRT12_PRT
.set Pin11__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin11__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin11__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin11__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin11__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin11__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin11__PS, CYREG_PRT12_PS
.set Pin11__SHIFT, 7
.set Pin11__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin11__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin11__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin11__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin11__SLW, CYREG_PRT12_SLW

/* Pin12 */
.set Pin12__0__MASK, 0x80
.set Pin12__0__PC, CYREG_PRT1_PC7
.set Pin12__0__PORT, 1
.set Pin12__0__SHIFT, 7
.set Pin12__AG, CYREG_PRT1_AG
.set Pin12__AMUX, CYREG_PRT1_AMUX
.set Pin12__BIE, CYREG_PRT1_BIE
.set Pin12__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin12__BYP, CYREG_PRT1_BYP
.set Pin12__CTL, CYREG_PRT1_CTL
.set Pin12__DM0, CYREG_PRT1_DM0
.set Pin12__DM1, CYREG_PRT1_DM1
.set Pin12__DM2, CYREG_PRT1_DM2
.set Pin12__DR, CYREG_PRT1_DR
.set Pin12__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin12__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin12__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin12__MASK, 0x80
.set Pin12__PORT, 1
.set Pin12__PRT, CYREG_PRT1_PRT
.set Pin12__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin12__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin12__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin12__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin12__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin12__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin12__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin12__PS, CYREG_PRT1_PS
.set Pin12__SHIFT, 7
.set Pin12__SLW, CYREG_PRT1_SLW

/* Pin14 */
.set Pin14__0__MASK, 0x01
.set Pin14__0__PC, CYREG_PRT3_PC0
.set Pin14__0__PORT, 3
.set Pin14__0__SHIFT, 0
.set Pin14__AG, CYREG_PRT3_AG
.set Pin14__AMUX, CYREG_PRT3_AMUX
.set Pin14__BIE, CYREG_PRT3_BIE
.set Pin14__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin14__BYP, CYREG_PRT3_BYP
.set Pin14__CTL, CYREG_PRT3_CTL
.set Pin14__DM0, CYREG_PRT3_DM0
.set Pin14__DM1, CYREG_PRT3_DM1
.set Pin14__DM2, CYREG_PRT3_DM2
.set Pin14__DR, CYREG_PRT3_DR
.set Pin14__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin14__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin14__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin14__MASK, 0x01
.set Pin14__PORT, 3
.set Pin14__PRT, CYREG_PRT3_PRT
.set Pin14__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin14__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin14__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin14__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin14__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin14__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin14__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin14__PS, CYREG_PRT3_PS
.set Pin14__SHIFT, 0
.set Pin14__SLW, CYREG_PRT3_SLW

/* Pin15 */
.set Pin15__0__MASK, 0x02
.set Pin15__0__PC, CYREG_PRT3_PC1
.set Pin15__0__PORT, 3
.set Pin15__0__SHIFT, 1
.set Pin15__AG, CYREG_PRT3_AG
.set Pin15__AMUX, CYREG_PRT3_AMUX
.set Pin15__BIE, CYREG_PRT3_BIE
.set Pin15__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin15__BYP, CYREG_PRT3_BYP
.set Pin15__CTL, CYREG_PRT3_CTL
.set Pin15__DM0, CYREG_PRT3_DM0
.set Pin15__DM1, CYREG_PRT3_DM1
.set Pin15__DM2, CYREG_PRT3_DM2
.set Pin15__DR, CYREG_PRT3_DR
.set Pin15__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin15__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin15__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin15__MASK, 0x02
.set Pin15__PORT, 3
.set Pin15__PRT, CYREG_PRT3_PRT
.set Pin15__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin15__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin15__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin15__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin15__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin15__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin15__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin15__PS, CYREG_PRT3_PS
.set Pin15__SHIFT, 1
.set Pin15__SLW, CYREG_PRT3_SLW

/* Pin17 */
.set Pin17__0__MASK, 0x04
.set Pin17__0__PC, CYREG_PRT3_PC2
.set Pin17__0__PORT, 3
.set Pin17__0__SHIFT, 2
.set Pin17__AG, CYREG_PRT3_AG
.set Pin17__AMUX, CYREG_PRT3_AMUX
.set Pin17__BIE, CYREG_PRT3_BIE
.set Pin17__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin17__BYP, CYREG_PRT3_BYP
.set Pin17__CTL, CYREG_PRT3_CTL
.set Pin17__DM0, CYREG_PRT3_DM0
.set Pin17__DM1, CYREG_PRT3_DM1
.set Pin17__DM2, CYREG_PRT3_DM2
.set Pin17__DR, CYREG_PRT3_DR
.set Pin17__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin17__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin17__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin17__MASK, 0x04
.set Pin17__PORT, 3
.set Pin17__PRT, CYREG_PRT3_PRT
.set Pin17__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin17__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin17__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin17__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin17__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin17__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin17__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin17__PS, CYREG_PRT3_PS
.set Pin17__SHIFT, 2
.set Pin17__SLW, CYREG_PRT3_SLW

/* Pin18 */
.set Pin18__0__MASK, 0x08
.set Pin18__0__PC, CYREG_PRT3_PC3
.set Pin18__0__PORT, 3
.set Pin18__0__SHIFT, 3
.set Pin18__AG, CYREG_PRT3_AG
.set Pin18__AMUX, CYREG_PRT3_AMUX
.set Pin18__BIE, CYREG_PRT3_BIE
.set Pin18__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin18__BYP, CYREG_PRT3_BYP
.set Pin18__CTL, CYREG_PRT3_CTL
.set Pin18__DM0, CYREG_PRT3_DM0
.set Pin18__DM1, CYREG_PRT3_DM1
.set Pin18__DM2, CYREG_PRT3_DM2
.set Pin18__DR, CYREG_PRT3_DR
.set Pin18__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin18__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin18__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin18__MASK, 0x08
.set Pin18__PORT, 3
.set Pin18__PRT, CYREG_PRT3_PRT
.set Pin18__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin18__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin18__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin18__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin18__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin18__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin18__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin18__PS, CYREG_PRT3_PS
.set Pin18__SHIFT, 3
.set Pin18__SLW, CYREG_PRT3_SLW

/* Pin19 */
.set Pin19__0__MASK, 0x10
.set Pin19__0__PC, CYREG_PRT3_PC4
.set Pin19__0__PORT, 3
.set Pin19__0__SHIFT, 4
.set Pin19__AG, CYREG_PRT3_AG
.set Pin19__AMUX, CYREG_PRT3_AMUX
.set Pin19__BIE, CYREG_PRT3_BIE
.set Pin19__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin19__BYP, CYREG_PRT3_BYP
.set Pin19__CTL, CYREG_PRT3_CTL
.set Pin19__DM0, CYREG_PRT3_DM0
.set Pin19__DM1, CYREG_PRT3_DM1
.set Pin19__DM2, CYREG_PRT3_DM2
.set Pin19__DR, CYREG_PRT3_DR
.set Pin19__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin19__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin19__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin19__MASK, 0x10
.set Pin19__PORT, 3
.set Pin19__PRT, CYREG_PRT3_PRT
.set Pin19__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin19__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin19__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin19__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin19__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin19__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin19__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin19__PS, CYREG_PRT3_PS
.set Pin19__SHIFT, 4
.set Pin19__SLW, CYREG_PRT3_SLW

/* Pin20 */
.set Pin20__0__MASK, 0x20
.set Pin20__0__PC, CYREG_PRT3_PC5
.set Pin20__0__PORT, 3
.set Pin20__0__SHIFT, 5
.set Pin20__AG, CYREG_PRT3_AG
.set Pin20__AMUX, CYREG_PRT3_AMUX
.set Pin20__BIE, CYREG_PRT3_BIE
.set Pin20__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin20__BYP, CYREG_PRT3_BYP
.set Pin20__CTL, CYREG_PRT3_CTL
.set Pin20__DM0, CYREG_PRT3_DM0
.set Pin20__DM1, CYREG_PRT3_DM1
.set Pin20__DM2, CYREG_PRT3_DM2
.set Pin20__DR, CYREG_PRT3_DR
.set Pin20__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin20__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin20__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin20__MASK, 0x20
.set Pin20__PORT, 3
.set Pin20__PRT, CYREG_PRT3_PRT
.set Pin20__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin20__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin20__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin20__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin20__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin20__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin20__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin20__PS, CYREG_PRT3_PS
.set Pin20__SHIFT, 5
.set Pin20__SLW, CYREG_PRT3_SLW

/* Pin24 */
.set Pin24__0__MASK, 0x20
.set Pin24__0__PC, CYREG_PRT0_PC5
.set Pin24__0__PORT, 0
.set Pin24__0__SHIFT, 5
.set Pin24__AG, CYREG_PRT0_AG
.set Pin24__AMUX, CYREG_PRT0_AMUX
.set Pin24__BIE, CYREG_PRT0_BIE
.set Pin24__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin24__BYP, CYREG_PRT0_BYP
.set Pin24__CTL, CYREG_PRT0_CTL
.set Pin24__DM0, CYREG_PRT0_DM0
.set Pin24__DM1, CYREG_PRT0_DM1
.set Pin24__DM2, CYREG_PRT0_DM2
.set Pin24__DR, CYREG_PRT0_DR
.set Pin24__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin24__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin24__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin24__MASK, 0x20
.set Pin24__PORT, 0
.set Pin24__PRT, CYREG_PRT0_PRT
.set Pin24__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin24__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin24__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin24__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin24__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin24__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin24__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin24__PS, CYREG_PRT0_PS
.set Pin24__SHIFT, 5
.set Pin24__SLW, CYREG_PRT0_SLW

/* Pin25 */
.set Pin25__0__MASK, 0x40
.set Pin25__0__PC, CYREG_PRT0_PC6
.set Pin25__0__PORT, 0
.set Pin25__0__SHIFT, 6
.set Pin25__AG, CYREG_PRT0_AG
.set Pin25__AMUX, CYREG_PRT0_AMUX
.set Pin25__BIE, CYREG_PRT0_BIE
.set Pin25__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin25__BYP, CYREG_PRT0_BYP
.set Pin25__CTL, CYREG_PRT0_CTL
.set Pin25__DM0, CYREG_PRT0_DM0
.set Pin25__DM1, CYREG_PRT0_DM1
.set Pin25__DM2, CYREG_PRT0_DM2
.set Pin25__DR, CYREG_PRT0_DR
.set Pin25__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin25__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin25__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin25__MASK, 0x40
.set Pin25__PORT, 0
.set Pin25__PRT, CYREG_PRT0_PRT
.set Pin25__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin25__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin25__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin25__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin25__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin25__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin25__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin25__PS, CYREG_PRT0_PS
.set Pin25__SHIFT, 6
.set Pin25__SLW, CYREG_PRT0_SLW

/* Pin26 */
.set Pin26__0__MASK, 0x80
.set Pin26__0__PC, CYREG_PRT0_PC7
.set Pin26__0__PORT, 0
.set Pin26__0__SHIFT, 7
.set Pin26__AG, CYREG_PRT0_AG
.set Pin26__AMUX, CYREG_PRT0_AMUX
.set Pin26__BIE, CYREG_PRT0_BIE
.set Pin26__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin26__BYP, CYREG_PRT0_BYP
.set Pin26__CTL, CYREG_PRT0_CTL
.set Pin26__DM0, CYREG_PRT0_DM0
.set Pin26__DM1, CYREG_PRT0_DM1
.set Pin26__DM2, CYREG_PRT0_DM2
.set Pin26__DR, CYREG_PRT0_DR
.set Pin26__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin26__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin26__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin26__MASK, 0x80
.set Pin26__PORT, 0
.set Pin26__PRT, CYREG_PRT0_PRT
.set Pin26__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin26__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin26__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin26__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin26__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin26__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin26__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin26__PS, CYREG_PRT0_PS
.set Pin26__SHIFT, 7
.set Pin26__SLW, CYREG_PRT0_SLW

/* Pin27 */
.set Pin27__0__MASK, 0x40
.set Pin27__0__PC, CYREG_PRT1_PC6
.set Pin27__0__PORT, 1
.set Pin27__0__SHIFT, 6
.set Pin27__AG, CYREG_PRT1_AG
.set Pin27__AMUX, CYREG_PRT1_AMUX
.set Pin27__BIE, CYREG_PRT1_BIE
.set Pin27__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin27__BYP, CYREG_PRT1_BYP
.set Pin27__CTL, CYREG_PRT1_CTL
.set Pin27__DM0, CYREG_PRT1_DM0
.set Pin27__DM1, CYREG_PRT1_DM1
.set Pin27__DM2, CYREG_PRT1_DM2
.set Pin27__DR, CYREG_PRT1_DR
.set Pin27__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin27__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin27__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin27__MASK, 0x40
.set Pin27__PORT, 1
.set Pin27__PRT, CYREG_PRT1_PRT
.set Pin27__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin27__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin27__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin27__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin27__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin27__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin27__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin27__PS, CYREG_PRT1_PS
.set Pin27__SHIFT, 6
.set Pin27__SLW, CYREG_PRT1_SLW

/* Pin29 */
.set Pin29__0__MASK, 0x10
.set Pin29__0__PC, CYREG_IO_PC_PRT15_PC4
.set Pin29__0__PORT, 15
.set Pin29__0__SHIFT, 4
.set Pin29__AG, CYREG_PRT15_AG
.set Pin29__AMUX, CYREG_PRT15_AMUX
.set Pin29__BIE, CYREG_PRT15_BIE
.set Pin29__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin29__BYP, CYREG_PRT15_BYP
.set Pin29__CTL, CYREG_PRT15_CTL
.set Pin29__DM0, CYREG_PRT15_DM0
.set Pin29__DM1, CYREG_PRT15_DM1
.set Pin29__DM2, CYREG_PRT15_DM2
.set Pin29__DR, CYREG_PRT15_DR
.set Pin29__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin29__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin29__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin29__MASK, 0x10
.set Pin29__PORT, 15
.set Pin29__PRT, CYREG_PRT15_PRT
.set Pin29__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin29__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin29__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin29__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin29__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin29__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin29__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin29__PS, CYREG_PRT15_PS
.set Pin29__SHIFT, 4
.set Pin29__SLW, CYREG_PRT15_SLW

/* Pin30 */
.set Pin30__0__MASK, 0x20
.set Pin30__0__PC, CYREG_IO_PC_PRT15_PC5
.set Pin30__0__PORT, 15
.set Pin30__0__SHIFT, 5
.set Pin30__AG, CYREG_PRT15_AG
.set Pin30__AMUX, CYREG_PRT15_AMUX
.set Pin30__BIE, CYREG_PRT15_BIE
.set Pin30__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin30__BYP, CYREG_PRT15_BYP
.set Pin30__CTL, CYREG_PRT15_CTL
.set Pin30__DM0, CYREG_PRT15_DM0
.set Pin30__DM1, CYREG_PRT15_DM1
.set Pin30__DM2, CYREG_PRT15_DM2
.set Pin30__DR, CYREG_PRT15_DR
.set Pin30__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin30__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin30__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin30__MASK, 0x20
.set Pin30__PORT, 15
.set Pin30__PRT, CYREG_PRT15_PRT
.set Pin30__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin30__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin30__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin30__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin30__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin30__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin30__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin30__PS, CYREG_PRT15_PS
.set Pin30__SHIFT, 5
.set Pin30__SLW, CYREG_PRT15_SLW

/* Pin31 */
.set Pin31__0__MASK, 0x80
.set Pin31__0__PC, CYREG_PRT2_PC7
.set Pin31__0__PORT, 2
.set Pin31__0__SHIFT, 7
.set Pin31__AG, CYREG_PRT2_AG
.set Pin31__AMUX, CYREG_PRT2_AMUX
.set Pin31__BIE, CYREG_PRT2_BIE
.set Pin31__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin31__BYP, CYREG_PRT2_BYP
.set Pin31__CTL, CYREG_PRT2_CTL
.set Pin31__DM0, CYREG_PRT2_DM0
.set Pin31__DM1, CYREG_PRT2_DM1
.set Pin31__DM2, CYREG_PRT2_DM2
.set Pin31__DR, CYREG_PRT2_DR
.set Pin31__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin31__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin31__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin31__MASK, 0x80
.set Pin31__PORT, 2
.set Pin31__PRT, CYREG_PRT2_PRT
.set Pin31__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin31__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin31__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin31__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin31__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin31__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin31__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin31__PS, CYREG_PRT2_PS
.set Pin31__SHIFT, 7
.set Pin31__SLW, CYREG_PRT2_SLW

/* Pin33 */
.set Pin33__0__MASK, 0x40
.set Pin33__0__PC, CYREG_PRT2_PC6
.set Pin33__0__PORT, 2
.set Pin33__0__SHIFT, 6
.set Pin33__AG, CYREG_PRT2_AG
.set Pin33__AMUX, CYREG_PRT2_AMUX
.set Pin33__BIE, CYREG_PRT2_BIE
.set Pin33__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin33__BYP, CYREG_PRT2_BYP
.set Pin33__CTL, CYREG_PRT2_CTL
.set Pin33__DM0, CYREG_PRT2_DM0
.set Pin33__DM1, CYREG_PRT2_DM1
.set Pin33__DM2, CYREG_PRT2_DM2
.set Pin33__DR, CYREG_PRT2_DR
.set Pin33__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin33__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin33__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin33__MASK, 0x40
.set Pin33__PORT, 2
.set Pin33__PRT, CYREG_PRT2_PRT
.set Pin33__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin33__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin33__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin33__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin33__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin33__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin33__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin33__PS, CYREG_PRT2_PS
.set Pin33__SHIFT, 6
.set Pin33__SLW, CYREG_PRT2_SLW

/* Pin34 */
.set Pin34__0__MASK, 0x20
.set Pin34__0__PC, CYREG_PRT2_PC5
.set Pin34__0__PORT, 2
.set Pin34__0__SHIFT, 5
.set Pin34__AG, CYREG_PRT2_AG
.set Pin34__AMUX, CYREG_PRT2_AMUX
.set Pin34__BIE, CYREG_PRT2_BIE
.set Pin34__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin34__BYP, CYREG_PRT2_BYP
.set Pin34__CTL, CYREG_PRT2_CTL
.set Pin34__DM0, CYREG_PRT2_DM0
.set Pin34__DM1, CYREG_PRT2_DM1
.set Pin34__DM2, CYREG_PRT2_DM2
.set Pin34__DR, CYREG_PRT2_DR
.set Pin34__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin34__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin34__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin34__MASK, 0x20
.set Pin34__PORT, 2
.set Pin34__PRT, CYREG_PRT2_PRT
.set Pin34__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin34__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin34__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin34__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin34__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin34__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin34__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin34__PS, CYREG_PRT2_PS
.set Pin34__SHIFT, 5
.set Pin34__SLW, CYREG_PRT2_SLW

/* Pin35 */
.set Pin35__0__MASK, 0x10
.set Pin35__0__PC, CYREG_PRT2_PC4
.set Pin35__0__PORT, 2
.set Pin35__0__SHIFT, 4
.set Pin35__AG, CYREG_PRT2_AG
.set Pin35__AMUX, CYREG_PRT2_AMUX
.set Pin35__BIE, CYREG_PRT2_BIE
.set Pin35__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin35__BYP, CYREG_PRT2_BYP
.set Pin35__CTL, CYREG_PRT2_CTL
.set Pin35__DM0, CYREG_PRT2_DM0
.set Pin35__DM1, CYREG_PRT2_DM1
.set Pin35__DM2, CYREG_PRT2_DM2
.set Pin35__DR, CYREG_PRT2_DR
.set Pin35__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin35__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin35__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin35__MASK, 0x10
.set Pin35__PORT, 2
.set Pin35__PRT, CYREG_PRT2_PRT
.set Pin35__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin35__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin35__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin35__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin35__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin35__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin35__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin35__PS, CYREG_PRT2_PS
.set Pin35__SHIFT, 4
.set Pin35__SLW, CYREG_PRT2_SLW

/* Pin37 */
.set Pin37__0__MASK, 0x08
.set Pin37__0__PC, CYREG_PRT2_PC3
.set Pin37__0__PORT, 2
.set Pin37__0__SHIFT, 3
.set Pin37__AG, CYREG_PRT2_AG
.set Pin37__AMUX, CYREG_PRT2_AMUX
.set Pin37__BIE, CYREG_PRT2_BIE
.set Pin37__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin37__BYP, CYREG_PRT2_BYP
.set Pin37__CTL, CYREG_PRT2_CTL
.set Pin37__DM0, CYREG_PRT2_DM0
.set Pin37__DM1, CYREG_PRT2_DM1
.set Pin37__DM2, CYREG_PRT2_DM2
.set Pin37__DR, CYREG_PRT2_DR
.set Pin37__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin37__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin37__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin37__MASK, 0x08
.set Pin37__PORT, 2
.set Pin37__PRT, CYREG_PRT2_PRT
.set Pin37__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin37__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin37__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin37__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin37__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin37__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin37__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin37__PS, CYREG_PRT2_PS
.set Pin37__SHIFT, 3
.set Pin37__SLW, CYREG_PRT2_SLW

/* Pin38 */
.set Pin38__0__MASK, 0x04
.set Pin38__0__PC, CYREG_PRT2_PC2
.set Pin38__0__PORT, 2
.set Pin38__0__SHIFT, 2
.set Pin38__AG, CYREG_PRT2_AG
.set Pin38__AMUX, CYREG_PRT2_AMUX
.set Pin38__BIE, CYREG_PRT2_BIE
.set Pin38__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin38__BYP, CYREG_PRT2_BYP
.set Pin38__CTL, CYREG_PRT2_CTL
.set Pin38__DM0, CYREG_PRT2_DM0
.set Pin38__DM1, CYREG_PRT2_DM1
.set Pin38__DM2, CYREG_PRT2_DM2
.set Pin38__DR, CYREG_PRT2_DR
.set Pin38__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin38__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin38__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin38__MASK, 0x04
.set Pin38__PORT, 2
.set Pin38__PRT, CYREG_PRT2_PRT
.set Pin38__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin38__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin38__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin38__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin38__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin38__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin38__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin38__PS, CYREG_PRT2_PS
.set Pin38__SHIFT, 2
.set Pin38__SLW, CYREG_PRT2_SLW

/* Pin39 */
.set Pin39__0__MASK, 0x02
.set Pin39__0__PC, CYREG_PRT2_PC1
.set Pin39__0__PORT, 2
.set Pin39__0__SHIFT, 1
.set Pin39__AG, CYREG_PRT2_AG
.set Pin39__AMUX, CYREG_PRT2_AMUX
.set Pin39__BIE, CYREG_PRT2_BIE
.set Pin39__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin39__BYP, CYREG_PRT2_BYP
.set Pin39__CTL, CYREG_PRT2_CTL
.set Pin39__DM0, CYREG_PRT2_DM0
.set Pin39__DM1, CYREG_PRT2_DM1
.set Pin39__DM2, CYREG_PRT2_DM2
.set Pin39__DR, CYREG_PRT2_DR
.set Pin39__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin39__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin39__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin39__MASK, 0x02
.set Pin39__PORT, 2
.set Pin39__PRT, CYREG_PRT2_PRT
.set Pin39__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin39__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin39__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin39__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin39__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin39__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin39__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin39__PS, CYREG_PRT2_PS
.set Pin39__SHIFT, 1
.set Pin39__SLW, CYREG_PRT2_SLW

/* Telit_ON */
.set Telit_ON__0__MASK, 0x02
.set Telit_ON__0__PC, CYREG_IO_PC_PRT15_PC1
.set Telit_ON__0__PORT, 15
.set Telit_ON__0__SHIFT, 1
.set Telit_ON__AG, CYREG_PRT15_AG
.set Telit_ON__AMUX, CYREG_PRT15_AMUX
.set Telit_ON__BIE, CYREG_PRT15_BIE
.set Telit_ON__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Telit_ON__BYP, CYREG_PRT15_BYP
.set Telit_ON__CTL, CYREG_PRT15_CTL
.set Telit_ON__DM0, CYREG_PRT15_DM0
.set Telit_ON__DM1, CYREG_PRT15_DM1
.set Telit_ON__DM2, CYREG_PRT15_DM2
.set Telit_ON__DR, CYREG_PRT15_DR
.set Telit_ON__INP_DIS, CYREG_PRT15_INP_DIS
.set Telit_ON__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Telit_ON__LCD_EN, CYREG_PRT15_LCD_EN
.set Telit_ON__MASK, 0x02
.set Telit_ON__PORT, 15
.set Telit_ON__PRT, CYREG_PRT15_PRT
.set Telit_ON__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Telit_ON__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Telit_ON__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Telit_ON__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Telit_ON__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Telit_ON__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Telit_ON__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Telit_ON__PS, CYREG_PRT15_PS
.set Telit_ON__SHIFT, 1
.set Telit_ON__SLW, CYREG_PRT15_SLW

/* Telit_rx */
.set Telit_rx__0__MASK, 0x80
.set Telit_rx__0__PC, CYREG_PRT3_PC7
.set Telit_rx__0__PORT, 3
.set Telit_rx__0__SHIFT, 7
.set Telit_rx__AG, CYREG_PRT3_AG
.set Telit_rx__AMUX, CYREG_PRT3_AMUX
.set Telit_rx__BIE, CYREG_PRT3_BIE
.set Telit_rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Telit_rx__BYP, CYREG_PRT3_BYP
.set Telit_rx__CTL, CYREG_PRT3_CTL
.set Telit_rx__DM0, CYREG_PRT3_DM0
.set Telit_rx__DM1, CYREG_PRT3_DM1
.set Telit_rx__DM2, CYREG_PRT3_DM2
.set Telit_rx__DR, CYREG_PRT3_DR
.set Telit_rx__INP_DIS, CYREG_PRT3_INP_DIS
.set Telit_rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Telit_rx__LCD_EN, CYREG_PRT3_LCD_EN
.set Telit_rx__MASK, 0x80
.set Telit_rx__PORT, 3
.set Telit_rx__PRT, CYREG_PRT3_PRT
.set Telit_rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Telit_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Telit_rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Telit_rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Telit_rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Telit_rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Telit_rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Telit_rx__PS, CYREG_PRT3_PS
.set Telit_rx__SHIFT, 7
.set Telit_rx__SLW, CYREG_PRT3_SLW

/* Telit_tx */
.set Telit_tx__0__MASK, 0x40
.set Telit_tx__0__PC, CYREG_PRT3_PC6
.set Telit_tx__0__PORT, 3
.set Telit_tx__0__SHIFT, 6
.set Telit_tx__AG, CYREG_PRT3_AG
.set Telit_tx__AMUX, CYREG_PRT3_AMUX
.set Telit_tx__BIE, CYREG_PRT3_BIE
.set Telit_tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Telit_tx__BYP, CYREG_PRT3_BYP
.set Telit_tx__CTL, CYREG_PRT3_CTL
.set Telit_tx__DM0, CYREG_PRT3_DM0
.set Telit_tx__DM1, CYREG_PRT3_DM1
.set Telit_tx__DM2, CYREG_PRT3_DM2
.set Telit_tx__DR, CYREG_PRT3_DR
.set Telit_tx__INP_DIS, CYREG_PRT3_INP_DIS
.set Telit_tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Telit_tx__LCD_EN, CYREG_PRT3_LCD_EN
.set Telit_tx__MASK, 0x40
.set Telit_tx__PORT, 3
.set Telit_tx__PRT, CYREG_PRT3_PRT
.set Telit_tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Telit_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Telit_tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Telit_tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Telit_tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Telit_tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Telit_tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Telit_tx__PS, CYREG_PRT3_PS
.set Telit_tx__SHIFT, 6
.set Telit_tx__SLW, CYREG_PRT3_SLW

/* Telit_PWR */
.set Telit_PWR__0__MASK, 0x10
.set Telit_PWR__0__PC, CYREG_PRT0_PC4
.set Telit_PWR__0__PORT, 0
.set Telit_PWR__0__SHIFT, 4
.set Telit_PWR__AG, CYREG_PRT0_AG
.set Telit_PWR__AMUX, CYREG_PRT0_AMUX
.set Telit_PWR__BIE, CYREG_PRT0_BIE
.set Telit_PWR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Telit_PWR__BYP, CYREG_PRT0_BYP
.set Telit_PWR__CTL, CYREG_PRT0_CTL
.set Telit_PWR__DM0, CYREG_PRT0_DM0
.set Telit_PWR__DM1, CYREG_PRT0_DM1
.set Telit_PWR__DM2, CYREG_PRT0_DM2
.set Telit_PWR__DR, CYREG_PRT0_DR
.set Telit_PWR__INP_DIS, CYREG_PRT0_INP_DIS
.set Telit_PWR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Telit_PWR__LCD_EN, CYREG_PRT0_LCD_EN
.set Telit_PWR__MASK, 0x10
.set Telit_PWR__PORT, 0
.set Telit_PWR__PRT, CYREG_PRT0_PRT
.set Telit_PWR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Telit_PWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Telit_PWR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Telit_PWR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Telit_PWR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Telit_PWR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Telit_PWR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Telit_PWR__PS, CYREG_PRT0_PS
.set Telit_PWR__SHIFT, 4
.set Telit_PWR__SLW, CYREG_PRT0_SLW

/* Telit_RST */
.set Telit_RST__0__MASK, 0x01
.set Telit_RST__0__PC, CYREG_IO_PC_PRT15_PC0
.set Telit_RST__0__PORT, 15
.set Telit_RST__0__SHIFT, 0
.set Telit_RST__AG, CYREG_PRT15_AG
.set Telit_RST__AMUX, CYREG_PRT15_AMUX
.set Telit_RST__BIE, CYREG_PRT15_BIE
.set Telit_RST__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Telit_RST__BYP, CYREG_PRT15_BYP
.set Telit_RST__CTL, CYREG_PRT15_CTL
.set Telit_RST__DM0, CYREG_PRT15_DM0
.set Telit_RST__DM1, CYREG_PRT15_DM1
.set Telit_RST__DM2, CYREG_PRT15_DM2
.set Telit_RST__DR, CYREG_PRT15_DR
.set Telit_RST__INP_DIS, CYREG_PRT15_INP_DIS
.set Telit_RST__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Telit_RST__LCD_EN, CYREG_PRT15_LCD_EN
.set Telit_RST__MASK, 0x01
.set Telit_RST__PORT, 15
.set Telit_RST__PRT, CYREG_PRT15_PRT
.set Telit_RST__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Telit_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Telit_RST__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Telit_RST__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Telit_RST__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Telit_RST__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Telit_RST__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Telit_RST__PS, CYREG_PRT15_PS
.set Telit_RST__SHIFT, 0
.set Telit_RST__SLW, CYREG_PRT15_SLW

/* sleep_isr */
.set sleep_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set sleep_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set sleep_isr__INTC_MASK, 0x04
.set sleep_isr__INTC_NUMBER, 2
.set sleep_isr__INTC_PRIOR_NUM, 7
.set sleep_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set sleep_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set sleep_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Telit_UART_BUART */
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Telit_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Telit_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Telit_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Telit_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Telit_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set Telit_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Telit_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Telit_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Telit_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set Telit_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set Telit_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Telit_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set Telit_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set Telit_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Telit_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Telit_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set Telit_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set Telit_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Telit_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Telit_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Telit_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set Telit_UART_BUART_sRX_RxSts__3__POS, 3
.set Telit_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set Telit_UART_BUART_sRX_RxSts__4__POS, 4
.set Telit_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set Telit_UART_BUART_sRX_RxSts__5__POS, 5
.set Telit_UART_BUART_sRX_RxSts__MASK, 0x38
.set Telit_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set Telit_UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Telit_UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Telit_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Telit_UART_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Telit_UART_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Telit_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Telit_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Telit_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Telit_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set Telit_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set Telit_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Telit_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set Telit_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set Telit_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Telit_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Telit_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set Telit_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set Telit_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set Telit_UART_BUART_sTX_TxSts__0__POS, 0
.set Telit_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set Telit_UART_BUART_sTX_TxSts__1__POS, 1
.set Telit_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Telit_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Telit_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set Telit_UART_BUART_sTX_TxSts__2__POS, 2
.set Telit_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set Telit_UART_BUART_sTX_TxSts__3__POS, 3
.set Telit_UART_BUART_sTX_TxSts__MASK, 0x0F
.set Telit_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set Telit_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Telit_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB04_ST

/* Telit_UART_IntClock */
.set Telit_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Telit_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Telit_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Telit_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Telit_UART_IntClock__INDEX, 0x00
.set Telit_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Telit_UART_IntClock__PM_ACT_MSK, 0x01
.set Telit_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Telit_UART_IntClock__PM_STBY_MSK, 0x01

/* Telit_isr_rx */
.set Telit_isr_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Telit_isr_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Telit_isr_rx__INTC_MASK, 0x01
.set Telit_isr_rx__INTC_NUMBER, 0
.set Telit_isr_rx__INTC_PRIOR_NUM, 7
.set Telit_isr_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Telit_isr_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Telit_isr_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VBAT_READ_EN */
.set VBAT_READ_EN__0__MASK, 0x02
.set VBAT_READ_EN__0__PC, CYREG_PRT12_PC1
.set VBAT_READ_EN__0__PORT, 12
.set VBAT_READ_EN__0__SHIFT, 1
.set VBAT_READ_EN__AG, CYREG_PRT12_AG
.set VBAT_READ_EN__BIE, CYREG_PRT12_BIE
.set VBAT_READ_EN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set VBAT_READ_EN__BYP, CYREG_PRT12_BYP
.set VBAT_READ_EN__DM0, CYREG_PRT12_DM0
.set VBAT_READ_EN__DM1, CYREG_PRT12_DM1
.set VBAT_READ_EN__DM2, CYREG_PRT12_DM2
.set VBAT_READ_EN__DR, CYREG_PRT12_DR
.set VBAT_READ_EN__INP_DIS, CYREG_PRT12_INP_DIS
.set VBAT_READ_EN__MASK, 0x02
.set VBAT_READ_EN__PORT, 12
.set VBAT_READ_EN__PRT, CYREG_PRT12_PRT
.set VBAT_READ_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set VBAT_READ_EN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set VBAT_READ_EN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set VBAT_READ_EN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set VBAT_READ_EN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set VBAT_READ_EN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set VBAT_READ_EN__PS, CYREG_PRT12_PS
.set VBAT_READ_EN__SHIFT, 1
.set VBAT_READ_EN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set VBAT_READ_EN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set VBAT_READ_EN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set VBAT_READ_EN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set VBAT_READ_EN__SLW, CYREG_PRT12_SLW

/* Ultrasonic_ON */
.set Ultrasonic_ON__0__MASK, 0x10
.set Ultrasonic_ON__0__PC, CYREG_PRT12_PC4
.set Ultrasonic_ON__0__PORT, 12
.set Ultrasonic_ON__0__SHIFT, 4
.set Ultrasonic_ON__AG, CYREG_PRT12_AG
.set Ultrasonic_ON__BIE, CYREG_PRT12_BIE
.set Ultrasonic_ON__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Ultrasonic_ON__BYP, CYREG_PRT12_BYP
.set Ultrasonic_ON__DM0, CYREG_PRT12_DM0
.set Ultrasonic_ON__DM1, CYREG_PRT12_DM1
.set Ultrasonic_ON__DM2, CYREG_PRT12_DM2
.set Ultrasonic_ON__DR, CYREG_PRT12_DR
.set Ultrasonic_ON__INP_DIS, CYREG_PRT12_INP_DIS
.set Ultrasonic_ON__MASK, 0x10
.set Ultrasonic_ON__PORT, 12
.set Ultrasonic_ON__PRT, CYREG_PRT12_PRT
.set Ultrasonic_ON__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Ultrasonic_ON__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Ultrasonic_ON__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Ultrasonic_ON__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Ultrasonic_ON__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Ultrasonic_ON__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Ultrasonic_ON__PS, CYREG_PRT12_PS
.set Ultrasonic_ON__SHIFT, 4
.set Ultrasonic_ON__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Ultrasonic_ON__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Ultrasonic_ON__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Ultrasonic_ON__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Ultrasonic_ON__SLW, CYREG_PRT12_SLW

/* uart_ultrasonic_BUART */
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set uart_ultrasonic_BUART_sRX_RxSts__3__MASK, 0x08
.set uart_ultrasonic_BUART_sRX_RxSts__3__POS, 3
.set uart_ultrasonic_BUART_sRX_RxSts__4__MASK, 0x10
.set uart_ultrasonic_BUART_sRX_RxSts__4__POS, 4
.set uart_ultrasonic_BUART_sRX_RxSts__5__MASK, 0x20
.set uart_ultrasonic_BUART_sRX_RxSts__5__POS, 5
.set uart_ultrasonic_BUART_sRX_RxSts__MASK, 0x38
.set uart_ultrasonic_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set uart_ultrasonic_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST

/* uart_ultrasonic_IntClock */
.set uart_ultrasonic_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set uart_ultrasonic_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set uart_ultrasonic_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set uart_ultrasonic_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set uart_ultrasonic_IntClock__INDEX, 0x01
.set uart_ultrasonic_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set uart_ultrasonic_IntClock__PM_ACT_MSK, 0x02
.set uart_ultrasonic_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set uart_ultrasonic_IntClock__PM_STBY_MSK, 0x02

/* Telit_ControlReg */
.set Telit_ControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set Telit_ControlReg_Sync_ctrl_reg__0__POS, 0
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Telit_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Telit_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Telit_ControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Telit_ControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Telit_ControlReg_Sync_ctrl_reg__MASK, 0x01
.set Telit_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Telit_ControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* ultrasonic_uart_rx */
.set ultrasonic_uart_rx__0__MASK, 0x08
.set ultrasonic_uart_rx__0__PC, CYREG_PRT12_PC3
.set ultrasonic_uart_rx__0__PORT, 12
.set ultrasonic_uart_rx__0__SHIFT, 3
.set ultrasonic_uart_rx__AG, CYREG_PRT12_AG
.set ultrasonic_uart_rx__BIE, CYREG_PRT12_BIE
.set ultrasonic_uart_rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ultrasonic_uart_rx__BYP, CYREG_PRT12_BYP
.set ultrasonic_uart_rx__DM0, CYREG_PRT12_DM0
.set ultrasonic_uart_rx__DM1, CYREG_PRT12_DM1
.set ultrasonic_uart_rx__DM2, CYREG_PRT12_DM2
.set ultrasonic_uart_rx__DR, CYREG_PRT12_DR
.set ultrasonic_uart_rx__INP_DIS, CYREG_PRT12_INP_DIS
.set ultrasonic_uart_rx__MASK, 0x08
.set ultrasonic_uart_rx__PORT, 12
.set ultrasonic_uart_rx__PRT, CYREG_PRT12_PRT
.set ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ultrasonic_uart_rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ultrasonic_uart_rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ultrasonic_uart_rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ultrasonic_uart_rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ultrasonic_uart_rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ultrasonic_uart_rx__PS, CYREG_PRT12_PS
.set ultrasonic_uart_rx__SHIFT, 3
.set ultrasonic_uart_rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ultrasonic_uart_rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ultrasonic_uart_rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ultrasonic_uart_rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ultrasonic_uart_rx__SLW, CYREG_PRT12_SLW

/* isr_byte_ultrasonic_rx */
.set isr_byte_ultrasonic_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_byte_ultrasonic_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_byte_ultrasonic_rx__INTC_MASK, 0x02
.set isr_byte_ultrasonic_rx__INTC_NUMBER, 1
.set isr_byte_ultrasonic_rx__INTC_PRIOR_NUM, 7
.set isr_byte_ultrasonic_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_byte_ultrasonic_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_byte_ultrasonic_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
