/* Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3) */

module spec2(clk, a_2, b_2, c_2, d_2);
input clk;
wire clk;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  reg _071_ = 1'h0;
  reg _072_ = 1'h0;
  input a_2;
  wire a_2;
  input b_2;
  wire b_2;
  output c_2;
  wire c_2;
  input clk;
  wire clk;
  output d_2;
  reg d_2 = 1'h0;
  assign _000_ = a_2 & _024_;
  assign _001_ = _071_ & _068_;
  assign _002_ = _000_ & _001_;
  assign _004_ = _011_ & _024_;
  assign _005_ = a_2 & b_2;
  assign _006_ = _005_ & _001_;
  assign _008_ = _011_ & b_2;
  assign _009_ = _008_ & _001_;
  assign _012_ = _072_ & _062_;
  assign _013_ = _037_ & _012_;
  assign _014_ = _004_ & _013_;
  assign _016_ = _005_ & _013_;
  assign _018_ = _008_ & _013_;
  assign _020_ = a_2 & _071_;
  assign _021_ = _011_ & _071_;
  assign _022_ = _021_ & _012_;
  assign _025_ = _050_ & d_2;
  assign _026_ = _037_ & _025_;
  assign _027_ = _000_ & _026_;
  assign _029_ = _005_ & _026_;
  assign _031_ = _008_ & _026_;
  assign _033_ = _020_ & _025_;
  assign _035_ = _072_ & d_2;
  assign _036_ = _037_ & _035_;
  assign _038_ = _004_ & _036_;
  assign _040_ = _005_ & _036_;
  assign _042_ = _008_ & _036_;
  assign _044_ = _021_ & _035_;
  assign _046_ = _003_ & _010_;
  assign _047_ = _070_ & _046_;
  assign _048_ = _019_ & _023_;
  assign _049_ = _015_ & _048_;
  assign _051_ = _047_ & _049_;
  assign _052_ = _032_ & _034_;
  assign _053_ = _028_ & _052_;
  assign _054_ = _043_ & _045_;
  assign _055_ = _039_ & _054_;
  assign _056_ = _053_ & _055_;
  assign _057_ = _051_ & _056_;
  assign _059_ = _007_ & _010_;
  assign _060_ = _017_ & _019_;
  assign _061_ = _059_ & _060_;
  assign _063_ = a_2 & _037_;
  assign _064_ = _030_ & _032_;
  assign _065_ = _041_ & _043_;
  assign _066_ = _064_ & _065_;
  assign _067_ = _061_ & _066_;
  assign _068_ = _050_ & _062_;
  assign _069_ = _063_ & _068_;
  always @(posedge clk)
    _071_ <= _058_;
  always @(posedge clk)
    _072_ <= c_2;
  always @(posedge clk)
    d_2 <= _072_;
  assign _011_ = ~a_2;
  assign _003_ = ~_002_;
  assign _007_ = ~_006_;
  assign _010_ = ~_009_;
  assign _024_ = ~b_2;
  assign _015_ = ~_014_;
  assign _017_ = ~_016_;
  assign _019_ = ~_018_;
  assign _023_ = ~_022_;
  assign _037_ = ~_071_;
  assign _028_ = ~_027_;
  assign _030_ = ~_029_;
  assign _032_ = ~_031_;
  assign _034_ = ~_033_;
  assign _050_ = ~_072_;
  assign _039_ = ~_038_;
  assign _041_ = ~_040_;
  assign _043_ = ~_042_;
  assign _045_ = ~_044_;
  assign _062_ = ~d_2;
  assign _058_ = ~_057_;
  assign c_2 = ~_067_;
  assign _070_ = ~_069_;
endmodule
