
IT_Intensive_RadioComm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000060ac  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  000060ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000c70  20000078  00006124  00020078  2**2
                  ALLOC
  3 .stack        00002000  20000ce8  00006d94  00020078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00035f6c  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006024  00000000  00000000  00056098  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ca02  00000000  00000000  0005c0bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b50  00000000  00000000  00068abe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000010b0  00000000  00000000  0006960e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00020442  00000000  00000000  0006a6be  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001898e  00000000  00000000  0008ab00  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088b6f  00000000  00000000  000a348e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000231c  00000000  00000000  0012c000  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002ce8 	.word	0x20002ce8
       4:	00002091 	.word	0x00002091
       8:	0000208d 	.word	0x0000208d
       c:	0000208d 	.word	0x0000208d
	...
      2c:	0000208d 	.word	0x0000208d
	...
      38:	0000208d 	.word	0x0000208d
      3c:	0000208d 	.word	0x0000208d
      40:	0000208d 	.word	0x0000208d
      44:	0000208d 	.word	0x0000208d
      48:	0000208d 	.word	0x0000208d
      4c:	0000208d 	.word	0x0000208d
      50:	0000032d 	.word	0x0000032d
      54:	0000208d 	.word	0x0000208d
      58:	0000208d 	.word	0x0000208d
      5c:	0000208d 	.word	0x0000208d
      60:	0000208d 	.word	0x0000208d
      64:	00000931 	.word	0x00000931
      68:	00000941 	.word	0x00000941
      6c:	00000951 	.word	0x00000951
      70:	00000961 	.word	0x00000961
      74:	00000971 	.word	0x00000971
      78:	00000981 	.word	0x00000981
      7c:	0000208d 	.word	0x0000208d
      80:	0000208d 	.word	0x0000208d
      84:	0000208d 	.word	0x0000208d
      88:	00001d25 	.word	0x00001d25
      8c:	00001d35 	.word	0x00001d35
      90:	00001d45 	.word	0x00001d45
	...
      9c:	0000208d 	.word	0x0000208d
      a0:	0000208d 	.word	0x0000208d
      a4:	00000000 	.word	0x00000000
      a8:	0000208d 	.word	0x0000208d
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000078 	.word	0x20000078
      d4:	00000000 	.word	0x00000000
      d8:	000060ac 	.word	0x000060ac

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000007c 	.word	0x2000007c
     108:	000060ac 	.word	0x000060ac
     10c:	000060ac 	.word	0x000060ac
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00001a29 	.word	0x00001a29
     140:	00004cd9 	.word	0x00004cd9
     144:	20000004 	.word	0x20000004
     148:	000f4240 	.word	0x000f4240
     14c:	20000000 	.word	0x20000000
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     162:	e006      	b.n	172 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     164:	2c00      	cmp	r4, #0
     166:	d004      	beq.n	172 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     168:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16c:	6813      	ldr	r3, [r2, #0]
     16e:	420b      	tst	r3, r1
     170:	d0fc      	beq.n	16c <delay_cycles_us+0x18>
     172:	3801      	subs	r0, #1
     174:	d2f6      	bcs.n	164 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d110      	bne.n	1aa <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d109      	bne.n	1a4 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     190:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     192:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     196:	2200      	movs	r2, #0
     198:	4b07      	ldr	r3, [pc, #28]	; (1b8 <cpu_irq_enter_critical+0x38>)
     19a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     19c:	3201      	adds	r2, #1
     19e:	4b07      	ldr	r3, [pc, #28]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1a0:	701a      	strb	r2, [r3, #0]
     1a2:	e002      	b.n	1aa <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1a4:	2200      	movs	r2, #0
     1a6:	4b05      	ldr	r3, [pc, #20]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1a8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1aa:	4a02      	ldr	r2, [pc, #8]	; (1b4 <cpu_irq_enter_critical+0x34>)
     1ac:	6813      	ldr	r3, [r2, #0]
     1ae:	3301      	adds	r3, #1
     1b0:	6013      	str	r3, [r2, #0]
}
     1b2:	4770      	bx	lr
     1b4:	20000094 	.word	0x20000094
     1b8:	20000008 	.word	0x20000008
     1bc:	20000098 	.word	0x20000098

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	20000094 	.word	0x20000094
     1e8:	20000098 	.word	0x20000098
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:




void system_board_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	4647      	mov	r7, r8
     1f4:	b480      	push	{r7}
     1f6:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f8:	ac01      	add	r4, sp, #4
     1fa:	2601      	movs	r6, #1
     1fc:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     1fe:	2700      	movs	r7, #0
     200:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     202:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     204:	0021      	movs	r1, r4
     206:	2013      	movs	r0, #19
     208:	4d27      	ldr	r5, [pc, #156]	; (2a8 <system_board_init+0xb8>)
     20a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     20c:	4b27      	ldr	r3, [pc, #156]	; (2ac <system_board_init+0xbc>)
     20e:	4698      	mov	r8, r3
     210:	2380      	movs	r3, #128	; 0x80
     212:	031b      	lsls	r3, r3, #12
     214:	4642      	mov	r2, r8
     216:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     218:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     21a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	201c      	movs	r0, #28
     220:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     222:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     224:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     226:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     228:	0021      	movs	r1, r4
     22a:	2052      	movs	r0, #82	; 0x52
     22c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     22e:	0021      	movs	r1, r4
     230:	203e      	movs	r0, #62	; 0x3e
     232:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     234:	0021      	movs	r1, r4
     236:	203f      	movs	r0, #63	; 0x3f
     238:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     23a:	0021      	movs	r1, r4
     23c:	202f      	movs	r0, #47	; 0x2f
     23e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     240:	0021      	movs	r1, r4
     242:	2014      	movs	r0, #20
     244:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     246:	2280      	movs	r2, #128	; 0x80
     248:	02d2      	lsls	r2, r2, #11
     24a:	4b19      	ldr	r3, [pc, #100]	; (2b0 <system_board_init+0xc0>)
     24c:	619a      	str	r2, [r3, #24]
     24e:	3b80      	subs	r3, #128	; 0x80
     250:	2280      	movs	r2, #128	; 0x80
     252:	05d2      	lsls	r2, r2, #23
     254:	619a      	str	r2, [r3, #24]
     256:	2280      	movs	r2, #128	; 0x80
     258:	0612      	lsls	r2, r2, #24
     25a:	619a      	str	r2, [r3, #24]
     25c:	2280      	movs	r2, #128	; 0x80
     25e:	0212      	lsls	r2, r2, #8
     260:	619a      	str	r2, [r3, #24]
     262:	2380      	movs	r3, #128	; 0x80
     264:	035b      	lsls	r3, r3, #13
     266:	4642      	mov	r2, r8
     268:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     26c:	0021      	movs	r1, r4
     26e:	2053      	movs	r0, #83	; 0x53
     270:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     272:	4a10      	ldr	r2, [pc, #64]	; (2b4 <system_board_init+0xc4>)
     274:	6a13      	ldr	r3, [r2, #32]
     276:	2180      	movs	r1, #128	; 0x80
     278:	0389      	lsls	r1, r1, #14
     27a:	430b      	orrs	r3, r1
     27c:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     27e:	2204      	movs	r2, #4
     280:	4b0d      	ldr	r3, [pc, #52]	; (2b8 <system_board_init+0xc8>)
     282:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     284:	466b      	mov	r3, sp
     286:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     288:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     28a:	2305      	movs	r3, #5
     28c:	466a      	mov	r2, sp
     28e:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     290:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     292:	4669      	mov	r1, sp
     294:	2009      	movs	r0, #9
     296:	4c09      	ldr	r4, [pc, #36]	; (2bc <system_board_init+0xcc>)
     298:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     29a:	4669      	mov	r1, sp
     29c:	200c      	movs	r0, #12
     29e:	47a0      	blx	r4
#endif

}
     2a0:	b002      	add	sp, #8
     2a2:	bc04      	pop	{r2}
     2a4:	4690      	mov	r8, r2
     2a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2a8:	000004a1 	.word	0x000004a1
     2ac:	41004400 	.word	0x41004400
     2b0:	41004500 	.word	0x41004500
     2b4:	40000400 	.word	0x40000400
     2b8:	42005400 	.word	0x42005400
     2bc:	00001c39 	.word	0x00001c39

000002c0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2c0:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2c2:	2a00      	cmp	r2, #0
     2c4:	d10d      	bne.n	2e2 <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     2c6:	008b      	lsls	r3, r1, #2
     2c8:	4a07      	ldr	r2, [pc, #28]	; (2e8 <extint_register_callback+0x28>)
     2ca:	589b      	ldr	r3, [r3, r2]
     2cc:	2b00      	cmp	r3, #0
     2ce:	d103      	bne.n	2d8 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
     2d0:	0089      	lsls	r1, r1, #2
     2d2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     2d4:	2300      	movs	r3, #0
     2d6:	e004      	b.n	2e2 <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
     2d8:	4283      	cmp	r3, r0
     2da:	d001      	beq.n	2e0 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     2dc:	231d      	movs	r3, #29
     2de:	e000      	b.n	2e2 <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     2e0:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2e2:	0018      	movs	r0, r3
     2e4:	4770      	bx	lr
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	20000770 	.word	0x20000770

000002ec <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2ec:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     2ee:	2900      	cmp	r1, #0
     2f0:	d107      	bne.n	302 <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     2f2:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     2f4:	281f      	cmp	r0, #31
     2f6:	d800      	bhi.n	2fa <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     2f8:	4a03      	ldr	r2, [pc, #12]	; (308 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     2fa:	2301      	movs	r3, #1
     2fc:	4083      	lsls	r3, r0
     2fe:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     300:	2300      	movs	r3, #0
}
     302:	0018      	movs	r0, r3
     304:	4770      	bx	lr
     306:	46c0      	nop			; (mov r8, r8)
     308:	40001800 	.word	0x40001800

0000030c <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     30c:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     30e:	2900      	cmp	r1, #0
     310:	d107      	bne.n	322 <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     312:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     314:	281f      	cmp	r0, #31
     316:	d800      	bhi.n	31a <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     318:	4a03      	ldr	r2, [pc, #12]	; (328 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     31a:	2301      	movs	r3, #1
     31c:	4083      	lsls	r3, r0
     31e:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     320:	2300      	movs	r3, #0
}
     322:	0018      	movs	r0, r3
     324:	4770      	bx	lr
     326:	46c0      	nop			; (mov r8, r8)
     328:	40001800 	.word	0x40001800

0000032c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     32c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     32e:	2200      	movs	r2, #0
     330:	4b15      	ldr	r3, [pc, #84]	; (388 <EIC_Handler+0x5c>)
     332:	701a      	strb	r2, [r3, #0]
     334:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     336:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     338:	4e14      	ldr	r6, [pc, #80]	; (38c <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     33a:	4c13      	ldr	r4, [pc, #76]	; (388 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     33c:	2b1f      	cmp	r3, #31
     33e:	d919      	bls.n	374 <EIC_Handler+0x48>
     340:	e00f      	b.n	362 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     342:	2100      	movs	r1, #0
     344:	e000      	b.n	348 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     346:	4912      	ldr	r1, [pc, #72]	; (390 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     348:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     34a:	009b      	lsls	r3, r3, #2
     34c:	599b      	ldr	r3, [r3, r6]
     34e:	2b00      	cmp	r3, #0
     350:	d000      	beq.n	354 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     352:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     354:	7823      	ldrb	r3, [r4, #0]
     356:	3301      	adds	r3, #1
     358:	b2db      	uxtb	r3, r3
     35a:	7023      	strb	r3, [r4, #0]
     35c:	2b0f      	cmp	r3, #15
     35e:	d9ed      	bls.n	33c <EIC_Handler+0x10>
     360:	e011      	b.n	386 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     362:	0029      	movs	r1, r5
     364:	4019      	ands	r1, r3
     366:	2201      	movs	r2, #1
     368:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     36a:	2100      	movs	r1, #0
     36c:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     36e:	4211      	tst	r1, r2
     370:	d1e7      	bne.n	342 <EIC_Handler+0x16>
     372:	e7ef      	b.n	354 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     374:	0029      	movs	r1, r5
     376:	4019      	ands	r1, r3
     378:	2201      	movs	r2, #1
     37a:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     37c:	4904      	ldr	r1, [pc, #16]	; (390 <EIC_Handler+0x64>)
     37e:	6909      	ldr	r1, [r1, #16]
     380:	4211      	tst	r1, r2
     382:	d1e0      	bne.n	346 <EIC_Handler+0x1a>
     384:	e7e6      	b.n	354 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     386:	bd70      	pop	{r4, r5, r6, pc}
     388:	2000076c 	.word	0x2000076c
     38c:	20000770 	.word	0x20000770
     390:	40001800 	.word	0x40001800

00000394 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     394:	4a04      	ldr	r2, [pc, #16]	; (3a8 <_extint_enable+0x14>)
     396:	7811      	ldrb	r1, [r2, #0]
     398:	2302      	movs	r3, #2
     39a:	430b      	orrs	r3, r1
     39c:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     39e:	7853      	ldrb	r3, [r2, #1]
     3a0:	b25b      	sxtb	r3, r3
     3a2:	2b00      	cmp	r3, #0
     3a4:	dbfb      	blt.n	39e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3a6:	4770      	bx	lr
     3a8:	40001800 	.word	0x40001800

000003ac <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     3ac:	b500      	push	{lr}
     3ae:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     3b0:	4a12      	ldr	r2, [pc, #72]	; (3fc <_system_extint_init+0x50>)
     3b2:	6991      	ldr	r1, [r2, #24]
     3b4:	2340      	movs	r3, #64	; 0x40
     3b6:	430b      	orrs	r3, r1
     3b8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3ba:	a901      	add	r1, sp, #4
     3bc:	2300      	movs	r3, #0
     3be:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3c0:	2005      	movs	r0, #5
     3c2:	4b0f      	ldr	r3, [pc, #60]	; (400 <_system_extint_init+0x54>)
     3c4:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     3c6:	2005      	movs	r0, #5
     3c8:	4b0e      	ldr	r3, [pc, #56]	; (404 <_system_extint_init+0x58>)
     3ca:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3cc:	4a0e      	ldr	r2, [pc, #56]	; (408 <_system_extint_init+0x5c>)
     3ce:	7811      	ldrb	r1, [r2, #0]
     3d0:	2301      	movs	r3, #1
     3d2:	430b      	orrs	r3, r1
     3d4:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3d6:	7853      	ldrb	r3, [r2, #1]
     3d8:	b25b      	sxtb	r3, r3
     3da:	2b00      	cmp	r3, #0
     3dc:	dbfb      	blt.n	3d6 <_system_extint_init+0x2a>
     3de:	4b0b      	ldr	r3, [pc, #44]	; (40c <_system_extint_init+0x60>)
     3e0:	0019      	movs	r1, r3
     3e2:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     3e4:	2200      	movs	r2, #0
     3e6:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3e8:	4299      	cmp	r1, r3
     3ea:	d1fc      	bne.n	3e6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3ec:	2210      	movs	r2, #16
     3ee:	4b08      	ldr	r3, [pc, #32]	; (410 <_system_extint_init+0x64>)
     3f0:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     3f2:	4b08      	ldr	r3, [pc, #32]	; (414 <_system_extint_init+0x68>)
     3f4:	4798      	blx	r3
}
     3f6:	b003      	add	sp, #12
     3f8:	bd00      	pop	{pc}
     3fa:	46c0      	nop			; (mov r8, r8)
     3fc:	40000400 	.word	0x40000400
     400:	00001b41 	.word	0x00001b41
     404:	00001ab5 	.word	0x00001ab5
     408:	40001800 	.word	0x40001800
     40c:	20000770 	.word	0x20000770
     410:	e000e100 	.word	0xe000e100
     414:	00000395 	.word	0x00000395

00000418 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     418:	2300      	movs	r3, #0
     41a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     41c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     41e:	2201      	movs	r2, #1
     420:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     422:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     424:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     426:	3302      	adds	r3, #2
     428:	72c3      	strb	r3, [r0, #11]
}
     42a:	4770      	bx	lr

0000042c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     42c:	b5f0      	push	{r4, r5, r6, r7, lr}
     42e:	b083      	sub	sp, #12
     430:	0005      	movs	r5, r0
     432:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     434:	a901      	add	r1, sp, #4
     436:	2300      	movs	r3, #0
     438:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     43a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     43c:	7923      	ldrb	r3, [r4, #4]
     43e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     440:	7a23      	ldrb	r3, [r4, #8]
     442:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     444:	7820      	ldrb	r0, [r4, #0]
     446:	4b14      	ldr	r3, [pc, #80]	; (498 <extint_chan_set_config+0x6c>)
     448:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     44a:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     44c:	2d1f      	cmp	r5, #31
     44e:	d800      	bhi.n	452 <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     450:	4812      	ldr	r0, [pc, #72]	; (49c <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     452:	2107      	movs	r1, #7
     454:	4029      	ands	r1, r5
     456:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     458:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     45a:	7aa3      	ldrb	r3, [r4, #10]
     45c:	2b00      	cmp	r3, #0
     45e:	d001      	beq.n	464 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     460:	2308      	movs	r3, #8
     462:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
     464:	08eb      	lsrs	r3, r5, #3
     466:	009b      	lsls	r3, r3, #2
     468:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
     46a:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     46c:	270f      	movs	r7, #15
     46e:	408f      	lsls	r7, r1
     470:	43be      	bics	r6, r7
     472:	408a      	lsls	r2, r1
     474:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     476:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     478:	7a63      	ldrb	r3, [r4, #9]
     47a:	2b00      	cmp	r3, #0
     47c:	d005      	beq.n	48a <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     47e:	6942      	ldr	r2, [r0, #20]
     480:	2301      	movs	r3, #1
     482:	40ab      	lsls	r3, r5
     484:	4313      	orrs	r3, r2
     486:	6143      	str	r3, [r0, #20]
     488:	e004      	b.n	494 <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     48a:	6943      	ldr	r3, [r0, #20]
     48c:	2201      	movs	r2, #1
     48e:	40aa      	lsls	r2, r5
     490:	4393      	bics	r3, r2
     492:	6143      	str	r3, [r0, #20]
	}
}
     494:	b003      	add	sp, #12
     496:	bdf0      	pop	{r4, r5, r6, r7, pc}
     498:	00001c39 	.word	0x00001c39
     49c:	40001800 	.word	0x40001800

000004a0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4a0:	b500      	push	{lr}
     4a2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4a4:	ab01      	add	r3, sp, #4
     4a6:	2280      	movs	r2, #128	; 0x80
     4a8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4aa:	780a      	ldrb	r2, [r1, #0]
     4ac:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4ae:	784a      	ldrb	r2, [r1, #1]
     4b0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4b2:	788a      	ldrb	r2, [r1, #2]
     4b4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4b6:	0019      	movs	r1, r3
     4b8:	4b01      	ldr	r3, [pc, #4]	; (4c0 <port_pin_set_config+0x20>)
     4ba:	4798      	blx	r3
}
     4bc:	b003      	add	sp, #12
     4be:	bd00      	pop	{pc}
     4c0:	00001c39 	.word	0x00001c39

000004c4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     4c4:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     4c6:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4c8:	2340      	movs	r3, #64	; 0x40
     4ca:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     4cc:	4281      	cmp	r1, r0
     4ce:	d201      	bcs.n	4d4 <_sercom_get_sync_baud_val+0x10>
     4d0:	e00a      	b.n	4e8 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     4d2:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     4d4:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     4d6:	1c63      	adds	r3, r4, #1
     4d8:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     4da:	4288      	cmp	r0, r1
     4dc:	d9f9      	bls.n	4d2 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4de:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     4e0:	2cff      	cmp	r4, #255	; 0xff
     4e2:	d801      	bhi.n	4e8 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     4e4:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     4e6:	2300      	movs	r3, #0
	}
}
     4e8:	0018      	movs	r0, r3
     4ea:	bd10      	pop	{r4, pc}

000004ec <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
     4ee:	465f      	mov	r7, fp
     4f0:	4656      	mov	r6, sl
     4f2:	464d      	mov	r5, r9
     4f4:	4644      	mov	r4, r8
     4f6:	b4f0      	push	{r4, r5, r6, r7}
     4f8:	b089      	sub	sp, #36	; 0x24
     4fa:	000c      	movs	r4, r1
     4fc:	9205      	str	r2, [sp, #20]
     4fe:	aa12      	add	r2, sp, #72	; 0x48
     500:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     502:	0002      	movs	r2, r0
     504:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     506:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     508:	42a2      	cmp	r2, r4
     50a:	d900      	bls.n	50e <_sercom_get_async_baud_val+0x22>
     50c:	e0c6      	b.n	69c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     50e:	2b00      	cmp	r3, #0
     510:	d151      	bne.n	5b6 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     512:	0002      	movs	r2, r0
     514:	0008      	movs	r0, r1
     516:	2100      	movs	r1, #0
     518:	4d64      	ldr	r5, [pc, #400]	; (6ac <_sercom_get_async_baud_val+0x1c0>)
     51a:	47a8      	blx	r5
     51c:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     51e:	0026      	movs	r6, r4
     520:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     522:	2300      	movs	r3, #0
     524:	2400      	movs	r4, #0
     526:	9300      	str	r3, [sp, #0]
     528:	9401      	str	r4, [sp, #4]
     52a:	2200      	movs	r2, #0
     52c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     52e:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     530:	2120      	movs	r1, #32
     532:	468c      	mov	ip, r1
     534:	391f      	subs	r1, #31
     536:	9602      	str	r6, [sp, #8]
     538:	9703      	str	r7, [sp, #12]
     53a:	2420      	movs	r4, #32
     53c:	4264      	negs	r4, r4
     53e:	1904      	adds	r4, r0, r4
     540:	d403      	bmi.n	54a <_sercom_get_async_baud_val+0x5e>
     542:	000d      	movs	r5, r1
     544:	40a5      	lsls	r5, r4
     546:	46a8      	mov	r8, r5
     548:	e004      	b.n	554 <_sercom_get_async_baud_val+0x68>
     54a:	4664      	mov	r4, ip
     54c:	1a24      	subs	r4, r4, r0
     54e:	000d      	movs	r5, r1
     550:	40e5      	lsrs	r5, r4
     552:	46a8      	mov	r8, r5
     554:	000c      	movs	r4, r1
     556:	4084      	lsls	r4, r0
     558:	46a1      	mov	r9, r4

		r = r << 1;
     55a:	0014      	movs	r4, r2
     55c:	001d      	movs	r5, r3
     55e:	18a4      	adds	r4, r4, r2
     560:	415d      	adcs	r5, r3
     562:	0022      	movs	r2, r4
     564:	002b      	movs	r3, r5

		if (n & bit_shift) {
     566:	4646      	mov	r6, r8
     568:	465f      	mov	r7, fp
     56a:	423e      	tst	r6, r7
     56c:	d003      	beq.n	576 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     56e:	000e      	movs	r6, r1
     570:	4326      	orrs	r6, r4
     572:	0032      	movs	r2, r6
     574:	002b      	movs	r3, r5
		}

		if (r >= d) {
     576:	9c02      	ldr	r4, [sp, #8]
     578:	9d03      	ldr	r5, [sp, #12]
     57a:	429d      	cmp	r5, r3
     57c:	d80f      	bhi.n	59e <_sercom_get_async_baud_val+0xb2>
     57e:	d101      	bne.n	584 <_sercom_get_async_baud_val+0x98>
     580:	4294      	cmp	r4, r2
     582:	d80c      	bhi.n	59e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     584:	9c02      	ldr	r4, [sp, #8]
     586:	9d03      	ldr	r5, [sp, #12]
     588:	1b12      	subs	r2, r2, r4
     58a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     58c:	464d      	mov	r5, r9
     58e:	9e00      	ldr	r6, [sp, #0]
     590:	9f01      	ldr	r7, [sp, #4]
     592:	4335      	orrs	r5, r6
     594:	003c      	movs	r4, r7
     596:	4646      	mov	r6, r8
     598:	4334      	orrs	r4, r6
     59a:	9500      	str	r5, [sp, #0]
     59c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     59e:	3801      	subs	r0, #1
     5a0:	d2cb      	bcs.n	53a <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     5a2:	2200      	movs	r2, #0
     5a4:	2301      	movs	r3, #1
     5a6:	9800      	ldr	r0, [sp, #0]
     5a8:	9901      	ldr	r1, [sp, #4]
     5aa:	1a12      	subs	r2, r2, r0
     5ac:	418b      	sbcs	r3, r1
     5ae:	0c12      	lsrs	r2, r2, #16
     5b0:	041b      	lsls	r3, r3, #16
     5b2:	431a      	orrs	r2, r3
     5b4:	e06f      	b.n	696 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     5b6:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     5b8:	2b01      	cmp	r3, #1
     5ba:	d16c      	bne.n	696 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     5bc:	0f63      	lsrs	r3, r4, #29
     5be:	9304      	str	r3, [sp, #16]
     5c0:	00e3      	lsls	r3, r4, #3
     5c2:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     5c4:	000a      	movs	r2, r1
     5c6:	2300      	movs	r3, #0
     5c8:	2100      	movs	r1, #0
     5ca:	4c38      	ldr	r4, [pc, #224]	; (6ac <_sercom_get_async_baud_val+0x1c0>)
     5cc:	47a0      	blx	r4
     5ce:	0004      	movs	r4, r0
     5d0:	000d      	movs	r5, r1
     5d2:	2300      	movs	r3, #0
     5d4:	469c      	mov	ip, r3
     5d6:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     5d8:	3320      	adds	r3, #32
     5da:	469b      	mov	fp, r3
     5dc:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     5de:	4663      	mov	r3, ip
     5e0:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     5e2:	2300      	movs	r3, #0
     5e4:	9302      	str	r3, [sp, #8]
     5e6:	2200      	movs	r2, #0
     5e8:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     5ea:	213f      	movs	r1, #63	; 0x3f
     5ec:	9400      	str	r4, [sp, #0]
     5ee:	9501      	str	r5, [sp, #4]
     5f0:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
     5f2:	2120      	movs	r1, #32
     5f4:	4249      	negs	r1, r1
     5f6:	1879      	adds	r1, r7, r1
     5f8:	d403      	bmi.n	602 <_sercom_get_async_baud_val+0x116>
     5fa:	0030      	movs	r0, r6
     5fc:	4088      	lsls	r0, r1
     5fe:	4684      	mov	ip, r0
     600:	e004      	b.n	60c <_sercom_get_async_baud_val+0x120>
     602:	4659      	mov	r1, fp
     604:	1bc9      	subs	r1, r1, r7
     606:	0030      	movs	r0, r6
     608:	40c8      	lsrs	r0, r1
     60a:	4684      	mov	ip, r0
     60c:	0031      	movs	r1, r6
     60e:	40b9      	lsls	r1, r7
     610:	4689      	mov	r9, r1

		r = r << 1;
     612:	0010      	movs	r0, r2
     614:	0019      	movs	r1, r3
     616:	1880      	adds	r0, r0, r2
     618:	4159      	adcs	r1, r3
     61a:	0002      	movs	r2, r0
     61c:	000b      	movs	r3, r1

		if (n & bit_shift) {
     61e:	4644      	mov	r4, r8
     620:	464d      	mov	r5, r9
     622:	402c      	ands	r4, r5
     624:	46a2      	mov	sl, r4
     626:	4664      	mov	r4, ip
     628:	9d04      	ldr	r5, [sp, #16]
     62a:	402c      	ands	r4, r5
     62c:	46a4      	mov	ip, r4
     62e:	4654      	mov	r4, sl
     630:	4665      	mov	r5, ip
     632:	432c      	orrs	r4, r5
     634:	d003      	beq.n	63e <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
     636:	0034      	movs	r4, r6
     638:	4304      	orrs	r4, r0
     63a:	0022      	movs	r2, r4
     63c:	000b      	movs	r3, r1
		}

		if (r >= d) {
     63e:	9800      	ldr	r0, [sp, #0]
     640:	9901      	ldr	r1, [sp, #4]
     642:	4299      	cmp	r1, r3
     644:	d80a      	bhi.n	65c <_sercom_get_async_baud_val+0x170>
     646:	d101      	bne.n	64c <_sercom_get_async_baud_val+0x160>
     648:	4290      	cmp	r0, r2
     64a:	d807      	bhi.n	65c <_sercom_get_async_baud_val+0x170>
			r = r - d;
     64c:	9800      	ldr	r0, [sp, #0]
     64e:	9901      	ldr	r1, [sp, #4]
     650:	1a12      	subs	r2, r2, r0
     652:	418b      	sbcs	r3, r1
			q |= bit_shift;
     654:	9902      	ldr	r1, [sp, #8]
     656:	4648      	mov	r0, r9
     658:	4301      	orrs	r1, r0
     65a:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     65c:	3f01      	subs	r7, #1
     65e:	d2c8      	bcs.n	5f2 <_sercom_get_async_baud_val+0x106>
     660:	9c00      	ldr	r4, [sp, #0]
     662:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     664:	9902      	ldr	r1, [sp, #8]
     666:	9a07      	ldr	r2, [sp, #28]
     668:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     66a:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     66c:	4910      	ldr	r1, [pc, #64]	; (6b0 <_sercom_get_async_baud_val+0x1c4>)
     66e:	428b      	cmp	r3, r1
     670:	d90b      	bls.n	68a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     672:	9b06      	ldr	r3, [sp, #24]
     674:	3301      	adds	r3, #1
     676:	b2db      	uxtb	r3, r3
     678:	0019      	movs	r1, r3
     67a:	9306      	str	r3, [sp, #24]
     67c:	0013      	movs	r3, r2
     67e:	3301      	adds	r3, #1
     680:	9307      	str	r3, [sp, #28]
     682:	2908      	cmp	r1, #8
     684:	d1ad      	bne.n	5e2 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     686:	2540      	movs	r5, #64	; 0x40
     688:	e008      	b.n	69c <_sercom_get_async_baud_val+0x1b0>
     68a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     68c:	9a06      	ldr	r2, [sp, #24]
     68e:	2a08      	cmp	r2, #8
     690:	d004      	beq.n	69c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     692:	0352      	lsls	r2, r2, #13
     694:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     696:	9b05      	ldr	r3, [sp, #20]
     698:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     69a:	2500      	movs	r5, #0
}
     69c:	0028      	movs	r0, r5
     69e:	b009      	add	sp, #36	; 0x24
     6a0:	bc3c      	pop	{r2, r3, r4, r5}
     6a2:	4690      	mov	r8, r2
     6a4:	4699      	mov	r9, r3
     6a6:	46a2      	mov	sl, r4
     6a8:	46ab      	mov	fp, r5
     6aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6ac:	00004df1 	.word	0x00004df1
     6b0:	00001fff 	.word	0x00001fff

000006b4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6b4:	b510      	push	{r4, lr}
     6b6:	b082      	sub	sp, #8
     6b8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     6ba:	4b0e      	ldr	r3, [pc, #56]	; (6f4 <sercom_set_gclk_generator+0x40>)
     6bc:	781b      	ldrb	r3, [r3, #0]
     6be:	2b00      	cmp	r3, #0
     6c0:	d001      	beq.n	6c6 <sercom_set_gclk_generator+0x12>
     6c2:	2900      	cmp	r1, #0
     6c4:	d00d      	beq.n	6e2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     6c6:	a901      	add	r1, sp, #4
     6c8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     6ca:	2013      	movs	r0, #19
     6cc:	4b0a      	ldr	r3, [pc, #40]	; (6f8 <sercom_set_gclk_generator+0x44>)
     6ce:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     6d0:	2013      	movs	r0, #19
     6d2:	4b0a      	ldr	r3, [pc, #40]	; (6fc <sercom_set_gclk_generator+0x48>)
     6d4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     6d6:	4b07      	ldr	r3, [pc, #28]	; (6f4 <sercom_set_gclk_generator+0x40>)
     6d8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     6da:	2201      	movs	r2, #1
     6dc:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     6de:	2000      	movs	r0, #0
     6e0:	e006      	b.n	6f0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     6e2:	4b04      	ldr	r3, [pc, #16]	; (6f4 <sercom_set_gclk_generator+0x40>)
     6e4:	785b      	ldrb	r3, [r3, #1]
     6e6:	4283      	cmp	r3, r0
     6e8:	d001      	beq.n	6ee <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     6ea:	201d      	movs	r0, #29
     6ec:	e000      	b.n	6f0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     6ee:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     6f0:	b002      	add	sp, #8
     6f2:	bd10      	pop	{r4, pc}
     6f4:	2000009c 	.word	0x2000009c
     6f8:	00001b41 	.word	0x00001b41
     6fc:	00001ab5 	.word	0x00001ab5

00000700 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     700:	4b44      	ldr	r3, [pc, #272]	; (814 <_sercom_get_default_pad+0x114>)
     702:	4298      	cmp	r0, r3
     704:	d033      	beq.n	76e <_sercom_get_default_pad+0x6e>
     706:	d806      	bhi.n	716 <_sercom_get_default_pad+0x16>
     708:	4b43      	ldr	r3, [pc, #268]	; (818 <_sercom_get_default_pad+0x118>)
     70a:	4298      	cmp	r0, r3
     70c:	d00d      	beq.n	72a <_sercom_get_default_pad+0x2a>
     70e:	4b43      	ldr	r3, [pc, #268]	; (81c <_sercom_get_default_pad+0x11c>)
     710:	4298      	cmp	r0, r3
     712:	d01b      	beq.n	74c <_sercom_get_default_pad+0x4c>
     714:	e06f      	b.n	7f6 <_sercom_get_default_pad+0xf6>
     716:	4b42      	ldr	r3, [pc, #264]	; (820 <_sercom_get_default_pad+0x120>)
     718:	4298      	cmp	r0, r3
     71a:	d04a      	beq.n	7b2 <_sercom_get_default_pad+0xb2>
     71c:	4b41      	ldr	r3, [pc, #260]	; (824 <_sercom_get_default_pad+0x124>)
     71e:	4298      	cmp	r0, r3
     720:	d058      	beq.n	7d4 <_sercom_get_default_pad+0xd4>
     722:	4b41      	ldr	r3, [pc, #260]	; (828 <_sercom_get_default_pad+0x128>)
     724:	4298      	cmp	r0, r3
     726:	d166      	bne.n	7f6 <_sercom_get_default_pad+0xf6>
     728:	e032      	b.n	790 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     72a:	2901      	cmp	r1, #1
     72c:	d006      	beq.n	73c <_sercom_get_default_pad+0x3c>
     72e:	2900      	cmp	r1, #0
     730:	d063      	beq.n	7fa <_sercom_get_default_pad+0xfa>
     732:	2902      	cmp	r1, #2
     734:	d006      	beq.n	744 <_sercom_get_default_pad+0x44>
     736:	2903      	cmp	r1, #3
     738:	d006      	beq.n	748 <_sercom_get_default_pad+0x48>
     73a:	e001      	b.n	740 <_sercom_get_default_pad+0x40>
     73c:	483b      	ldr	r0, [pc, #236]	; (82c <_sercom_get_default_pad+0x12c>)
     73e:	e067      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     740:	2000      	movs	r0, #0
     742:	e065      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     744:	483a      	ldr	r0, [pc, #232]	; (830 <_sercom_get_default_pad+0x130>)
     746:	e063      	b.n	810 <_sercom_get_default_pad+0x110>
     748:	483a      	ldr	r0, [pc, #232]	; (834 <_sercom_get_default_pad+0x134>)
     74a:	e061      	b.n	810 <_sercom_get_default_pad+0x110>
     74c:	2901      	cmp	r1, #1
     74e:	d006      	beq.n	75e <_sercom_get_default_pad+0x5e>
     750:	2900      	cmp	r1, #0
     752:	d054      	beq.n	7fe <_sercom_get_default_pad+0xfe>
     754:	2902      	cmp	r1, #2
     756:	d006      	beq.n	766 <_sercom_get_default_pad+0x66>
     758:	2903      	cmp	r1, #3
     75a:	d006      	beq.n	76a <_sercom_get_default_pad+0x6a>
     75c:	e001      	b.n	762 <_sercom_get_default_pad+0x62>
     75e:	4836      	ldr	r0, [pc, #216]	; (838 <_sercom_get_default_pad+0x138>)
     760:	e056      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     762:	2000      	movs	r0, #0
     764:	e054      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     766:	4835      	ldr	r0, [pc, #212]	; (83c <_sercom_get_default_pad+0x13c>)
     768:	e052      	b.n	810 <_sercom_get_default_pad+0x110>
     76a:	4835      	ldr	r0, [pc, #212]	; (840 <_sercom_get_default_pad+0x140>)
     76c:	e050      	b.n	810 <_sercom_get_default_pad+0x110>
     76e:	2901      	cmp	r1, #1
     770:	d006      	beq.n	780 <_sercom_get_default_pad+0x80>
     772:	2900      	cmp	r1, #0
     774:	d045      	beq.n	802 <_sercom_get_default_pad+0x102>
     776:	2902      	cmp	r1, #2
     778:	d006      	beq.n	788 <_sercom_get_default_pad+0x88>
     77a:	2903      	cmp	r1, #3
     77c:	d006      	beq.n	78c <_sercom_get_default_pad+0x8c>
     77e:	e001      	b.n	784 <_sercom_get_default_pad+0x84>
     780:	4830      	ldr	r0, [pc, #192]	; (844 <_sercom_get_default_pad+0x144>)
     782:	e045      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     784:	2000      	movs	r0, #0
     786:	e043      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     788:	482f      	ldr	r0, [pc, #188]	; (848 <_sercom_get_default_pad+0x148>)
     78a:	e041      	b.n	810 <_sercom_get_default_pad+0x110>
     78c:	482f      	ldr	r0, [pc, #188]	; (84c <_sercom_get_default_pad+0x14c>)
     78e:	e03f      	b.n	810 <_sercom_get_default_pad+0x110>
     790:	2901      	cmp	r1, #1
     792:	d006      	beq.n	7a2 <_sercom_get_default_pad+0xa2>
     794:	2900      	cmp	r1, #0
     796:	d036      	beq.n	806 <_sercom_get_default_pad+0x106>
     798:	2902      	cmp	r1, #2
     79a:	d006      	beq.n	7aa <_sercom_get_default_pad+0xaa>
     79c:	2903      	cmp	r1, #3
     79e:	d006      	beq.n	7ae <_sercom_get_default_pad+0xae>
     7a0:	e001      	b.n	7a6 <_sercom_get_default_pad+0xa6>
     7a2:	482b      	ldr	r0, [pc, #172]	; (850 <_sercom_get_default_pad+0x150>)
     7a4:	e034      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7a6:	2000      	movs	r0, #0
     7a8:	e032      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7aa:	482a      	ldr	r0, [pc, #168]	; (854 <_sercom_get_default_pad+0x154>)
     7ac:	e030      	b.n	810 <_sercom_get_default_pad+0x110>
     7ae:	482a      	ldr	r0, [pc, #168]	; (858 <_sercom_get_default_pad+0x158>)
     7b0:	e02e      	b.n	810 <_sercom_get_default_pad+0x110>
     7b2:	2901      	cmp	r1, #1
     7b4:	d006      	beq.n	7c4 <_sercom_get_default_pad+0xc4>
     7b6:	2900      	cmp	r1, #0
     7b8:	d027      	beq.n	80a <_sercom_get_default_pad+0x10a>
     7ba:	2902      	cmp	r1, #2
     7bc:	d006      	beq.n	7cc <_sercom_get_default_pad+0xcc>
     7be:	2903      	cmp	r1, #3
     7c0:	d006      	beq.n	7d0 <_sercom_get_default_pad+0xd0>
     7c2:	e001      	b.n	7c8 <_sercom_get_default_pad+0xc8>
     7c4:	4825      	ldr	r0, [pc, #148]	; (85c <_sercom_get_default_pad+0x15c>)
     7c6:	e023      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7c8:	2000      	movs	r0, #0
     7ca:	e021      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7cc:	4824      	ldr	r0, [pc, #144]	; (860 <_sercom_get_default_pad+0x160>)
     7ce:	e01f      	b.n	810 <_sercom_get_default_pad+0x110>
     7d0:	4824      	ldr	r0, [pc, #144]	; (864 <_sercom_get_default_pad+0x164>)
     7d2:	e01d      	b.n	810 <_sercom_get_default_pad+0x110>
     7d4:	2901      	cmp	r1, #1
     7d6:	d006      	beq.n	7e6 <_sercom_get_default_pad+0xe6>
     7d8:	2900      	cmp	r1, #0
     7da:	d018      	beq.n	80e <_sercom_get_default_pad+0x10e>
     7dc:	2902      	cmp	r1, #2
     7de:	d006      	beq.n	7ee <_sercom_get_default_pad+0xee>
     7e0:	2903      	cmp	r1, #3
     7e2:	d006      	beq.n	7f2 <_sercom_get_default_pad+0xf2>
     7e4:	e001      	b.n	7ea <_sercom_get_default_pad+0xea>
     7e6:	4820      	ldr	r0, [pc, #128]	; (868 <_sercom_get_default_pad+0x168>)
     7e8:	e012      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7ea:	2000      	movs	r0, #0
     7ec:	e010      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ee:	481f      	ldr	r0, [pc, #124]	; (86c <_sercom_get_default_pad+0x16c>)
     7f0:	e00e      	b.n	810 <_sercom_get_default_pad+0x110>
     7f2:	481f      	ldr	r0, [pc, #124]	; (870 <_sercom_get_default_pad+0x170>)
     7f4:	e00c      	b.n	810 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7f6:	2000      	movs	r0, #0
     7f8:	e00a      	b.n	810 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7fa:	481e      	ldr	r0, [pc, #120]	; (874 <_sercom_get_default_pad+0x174>)
     7fc:	e008      	b.n	810 <_sercom_get_default_pad+0x110>
     7fe:	2003      	movs	r0, #3
     800:	e006      	b.n	810 <_sercom_get_default_pad+0x110>
     802:	481d      	ldr	r0, [pc, #116]	; (878 <_sercom_get_default_pad+0x178>)
     804:	e004      	b.n	810 <_sercom_get_default_pad+0x110>
     806:	481d      	ldr	r0, [pc, #116]	; (87c <_sercom_get_default_pad+0x17c>)
     808:	e002      	b.n	810 <_sercom_get_default_pad+0x110>
     80a:	481d      	ldr	r0, [pc, #116]	; (880 <_sercom_get_default_pad+0x180>)
     80c:	e000      	b.n	810 <_sercom_get_default_pad+0x110>
     80e:	481d      	ldr	r0, [pc, #116]	; (884 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     810:	4770      	bx	lr
     812:	46c0      	nop			; (mov r8, r8)
     814:	42001000 	.word	0x42001000
     818:	42000800 	.word	0x42000800
     81c:	42000c00 	.word	0x42000c00
     820:	42001800 	.word	0x42001800
     824:	42001c00 	.word	0x42001c00
     828:	42001400 	.word	0x42001400
     82c:	00050003 	.word	0x00050003
     830:	00060003 	.word	0x00060003
     834:	00070003 	.word	0x00070003
     838:	00010003 	.word	0x00010003
     83c:	001e0003 	.word	0x001e0003
     840:	001f0003 	.word	0x001f0003
     844:	000d0002 	.word	0x000d0002
     848:	000e0002 	.word	0x000e0002
     84c:	000f0002 	.word	0x000f0002
     850:	00110003 	.word	0x00110003
     854:	00120003 	.word	0x00120003
     858:	00130003 	.word	0x00130003
     85c:	003f0005 	.word	0x003f0005
     860:	003e0005 	.word	0x003e0005
     864:	00520005 	.word	0x00520005
     868:	00170003 	.word	0x00170003
     86c:	00180003 	.word	0x00180003
     870:	00190003 	.word	0x00190003
     874:	00040003 	.word	0x00040003
     878:	000c0002 	.word	0x000c0002
     87c:	00100003 	.word	0x00100003
     880:	00530005 	.word	0x00530005
     884:	00160003 	.word	0x00160003

00000888 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     888:	b530      	push	{r4, r5, lr}
     88a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     88c:	4b0c      	ldr	r3, [pc, #48]	; (8c0 <_sercom_get_sercom_inst_index+0x38>)
     88e:	466a      	mov	r2, sp
     890:	cb32      	ldmia	r3!, {r1, r4, r5}
     892:	c232      	stmia	r2!, {r1, r4, r5}
     894:	cb32      	ldmia	r3!, {r1, r4, r5}
     896:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     898:	9b00      	ldr	r3, [sp, #0]
     89a:	4283      	cmp	r3, r0
     89c:	d006      	beq.n	8ac <_sercom_get_sercom_inst_index+0x24>
     89e:	2301      	movs	r3, #1
     8a0:	009a      	lsls	r2, r3, #2
     8a2:	4669      	mov	r1, sp
     8a4:	5852      	ldr	r2, [r2, r1]
     8a6:	4282      	cmp	r2, r0
     8a8:	d103      	bne.n	8b2 <_sercom_get_sercom_inst_index+0x2a>
     8aa:	e000      	b.n	8ae <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8ac:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     8ae:	b2d8      	uxtb	r0, r3
     8b0:	e003      	b.n	8ba <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8b2:	3301      	adds	r3, #1
     8b4:	2b06      	cmp	r3, #6
     8b6:	d1f3      	bne.n	8a0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     8b8:	2000      	movs	r0, #0
}
     8ba:	b007      	add	sp, #28
     8bc:	bd30      	pop	{r4, r5, pc}
     8be:	46c0      	nop			; (mov r8, r8)
     8c0:	00005f0c 	.word	0x00005f0c

000008c4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     8c4:	4770      	bx	lr
     8c6:	46c0      	nop			; (mov r8, r8)

000008c8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     8ca:	4b0a      	ldr	r3, [pc, #40]	; (8f4 <_sercom_set_handler+0x2c>)
     8cc:	781b      	ldrb	r3, [r3, #0]
     8ce:	2b00      	cmp	r3, #0
     8d0:	d10c      	bne.n	8ec <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     8d2:	4f09      	ldr	r7, [pc, #36]	; (8f8 <_sercom_set_handler+0x30>)
     8d4:	4e09      	ldr	r6, [pc, #36]	; (8fc <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     8d6:	4d0a      	ldr	r5, [pc, #40]	; (900 <_sercom_set_handler+0x38>)
     8d8:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     8da:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     8dc:	195a      	adds	r2, r3, r5
     8de:	6014      	str	r4, [r2, #0]
     8e0:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8e2:	2b18      	cmp	r3, #24
     8e4:	d1f9      	bne.n	8da <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     8e6:	2201      	movs	r2, #1
     8e8:	4b02      	ldr	r3, [pc, #8]	; (8f4 <_sercom_set_handler+0x2c>)
     8ea:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     8ec:	0080      	lsls	r0, r0, #2
     8ee:	4b02      	ldr	r3, [pc, #8]	; (8f8 <_sercom_set_handler+0x30>)
     8f0:	50c1      	str	r1, [r0, r3]
}
     8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8f4:	2000009e 	.word	0x2000009e
     8f8:	200000a0 	.word	0x200000a0
     8fc:	000008c5 	.word	0x000008c5
     900:	200007b0 	.word	0x200007b0

00000904 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     904:	b510      	push	{r4, lr}
     906:	b082      	sub	sp, #8
     908:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     90a:	2206      	movs	r2, #6
     90c:	4905      	ldr	r1, [pc, #20]	; (924 <_sercom_get_interrupt_vector+0x20>)
     90e:	4668      	mov	r0, sp
     910:	4b05      	ldr	r3, [pc, #20]	; (928 <_sercom_get_interrupt_vector+0x24>)
     912:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     914:	0020      	movs	r0, r4
     916:	4b05      	ldr	r3, [pc, #20]	; (92c <_sercom_get_interrupt_vector+0x28>)
     918:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     91a:	466b      	mov	r3, sp
     91c:	5618      	ldrsb	r0, [r3, r0]
}
     91e:	b002      	add	sp, #8
     920:	bd10      	pop	{r4, pc}
     922:	46c0      	nop			; (mov r8, r8)
     924:	00005f24 	.word	0x00005f24
     928:	00004e95 	.word	0x00004e95
     92c:	00000889 	.word	0x00000889

00000930 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     930:	b510      	push	{r4, lr}
     932:	4b02      	ldr	r3, [pc, #8]	; (93c <SERCOM0_Handler+0xc>)
     934:	681b      	ldr	r3, [r3, #0]
     936:	2000      	movs	r0, #0
     938:	4798      	blx	r3
     93a:	bd10      	pop	{r4, pc}
     93c:	200000a0 	.word	0x200000a0

00000940 <SERCOM1_Handler>:
     940:	b510      	push	{r4, lr}
     942:	4b02      	ldr	r3, [pc, #8]	; (94c <SERCOM1_Handler+0xc>)
     944:	685b      	ldr	r3, [r3, #4]
     946:	2001      	movs	r0, #1
     948:	4798      	blx	r3
     94a:	bd10      	pop	{r4, pc}
     94c:	200000a0 	.word	0x200000a0

00000950 <SERCOM2_Handler>:
     950:	b510      	push	{r4, lr}
     952:	4b02      	ldr	r3, [pc, #8]	; (95c <SERCOM2_Handler+0xc>)
     954:	689b      	ldr	r3, [r3, #8]
     956:	2002      	movs	r0, #2
     958:	4798      	blx	r3
     95a:	bd10      	pop	{r4, pc}
     95c:	200000a0 	.word	0x200000a0

00000960 <SERCOM3_Handler>:
     960:	b510      	push	{r4, lr}
     962:	4b02      	ldr	r3, [pc, #8]	; (96c <SERCOM3_Handler+0xc>)
     964:	68db      	ldr	r3, [r3, #12]
     966:	2003      	movs	r0, #3
     968:	4798      	blx	r3
     96a:	bd10      	pop	{r4, pc}
     96c:	200000a0 	.word	0x200000a0

00000970 <SERCOM4_Handler>:
     970:	b510      	push	{r4, lr}
     972:	4b02      	ldr	r3, [pc, #8]	; (97c <SERCOM4_Handler+0xc>)
     974:	691b      	ldr	r3, [r3, #16]
     976:	2004      	movs	r0, #4
     978:	4798      	blx	r3
     97a:	bd10      	pop	{r4, pc}
     97c:	200000a0 	.word	0x200000a0

00000980 <SERCOM5_Handler>:
     980:	b510      	push	{r4, lr}
     982:	4b02      	ldr	r3, [pc, #8]	; (98c <SERCOM5_Handler+0xc>)
     984:	695b      	ldr	r3, [r3, #20]
     986:	2005      	movs	r0, #5
     988:	4798      	blx	r3
     98a:	bd10      	pop	{r4, pc}
     98c:	200000a0 	.word	0x200000a0

00000990 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     990:	b5f0      	push	{r4, r5, r6, r7, lr}
     992:	4657      	mov	r7, sl
     994:	464e      	mov	r6, r9
     996:	4645      	mov	r5, r8
     998:	b4e0      	push	{r5, r6, r7}
     99a:	b08a      	sub	sp, #40	; 0x28
     99c:	0005      	movs	r5, r0
     99e:	000e      	movs	r6, r1
     9a0:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9a2:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     9a4:	680b      	ldr	r3, [r1, #0]
     9a6:	079b      	lsls	r3, r3, #30
     9a8:	d400      	bmi.n	9ac <spi_init+0x1c>
     9aa:	e08c      	b.n	ac6 <spi_init+0x136>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     9ac:	6a93      	ldr	r3, [r2, #40]	; 0x28
     9ae:	9305      	str	r3, [sp, #20]
     9b0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     9b2:	9306      	str	r3, [sp, #24]
     9b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
     9b6:	9307      	str	r3, [sp, #28]
     9b8:	6b53      	ldr	r3, [r2, #52]	; 0x34
     9ba:	9308      	str	r3, [sp, #32]
     9bc:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     9be:	231f      	movs	r3, #31
     9c0:	4699      	mov	r9, r3
     9c2:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9c4:	00bb      	lsls	r3, r7, #2
     9c6:	aa05      	add	r2, sp, #20
     9c8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     9ca:	2800      	cmp	r0, #0
     9cc:	d102      	bne.n	9d4 <spi_init+0x44>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9ce:	0030      	movs	r0, r6
     9d0:	4b8f      	ldr	r3, [pc, #572]	; (c10 <spi_init+0x280>)
     9d2:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     9d4:	1c43      	adds	r3, r0, #1
     9d6:	d029      	beq.n	a2c <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     9d8:	0402      	lsls	r2, r0, #16
     9da:	0c13      	lsrs	r3, r2, #16
     9dc:	4698      	mov	r8, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     9de:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9e0:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9e2:	2300      	movs	r3, #0
     9e4:	469c      	mov	ip, r3
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9e6:	0603      	lsls	r3, r0, #24
     9e8:	d404      	bmi.n	9f4 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     9ea:	094b      	lsrs	r3, r1, #5
     9ec:	01db      	lsls	r3, r3, #7
     9ee:	4a89      	ldr	r2, [pc, #548]	; (c14 <spi_init+0x284>)
     9f0:	4694      	mov	ip, r2
     9f2:	449c      	add	ip, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     9f4:	464b      	mov	r3, r9
     9f6:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     9f8:	4660      	mov	r0, ip
     9fa:	18c0      	adds	r0, r0, r3
     9fc:	3040      	adds	r0, #64	; 0x40
     9fe:	7800      	ldrb	r0, [r0, #0]
     a00:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
     a02:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a04:	4652      	mov	r2, sl
     a06:	07d2      	lsls	r2, r2, #31
     a08:	d50a      	bpl.n	a20 <spi_init+0x90>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a0a:	085b      	lsrs	r3, r3, #1
     a0c:	4463      	add	r3, ip
     a0e:	3330      	adds	r3, #48	; 0x30
     a10:	7818      	ldrb	r0, [r3, #0]
     a12:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
     a14:	07cb      	lsls	r3, r1, #31
     a16:	d501      	bpl.n	a1c <spi_init+0x8c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a18:	0900      	lsrs	r0, r0, #4
     a1a:	e001      	b.n	a20 <spi_init+0x90>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     a1c:	230f      	movs	r3, #15
     a1e:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a20:	4580      	cmp	r8, r0
     a22:	d003      	beq.n	a2c <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     a24:	2300      	movs	r3, #0
     a26:	602b      	str	r3, [r5, #0]
			return STATUS_ERR_DENIED;
     a28:	201c      	movs	r0, #28
     a2a:	e0ea      	b.n	c02 <spi_init+0x272>
     a2c:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a2e:	2f04      	cmp	r7, #4
     a30:	d1c7      	bne.n	9c2 <spi_init+0x32>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a32:	2013      	movs	r0, #19
     a34:	4b78      	ldr	r3, [pc, #480]	; (c18 <spi_init+0x288>)
     a36:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a38:	7822      	ldrb	r2, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     a3a:	2100      	movs	r1, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a3c:	2a01      	cmp	r2, #1
     a3e:	d112      	bne.n	a66 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a40:	aa04      	add	r2, sp, #16
     a42:	0001      	movs	r1, r0
     a44:	69a0      	ldr	r0, [r4, #24]
     a46:	4b75      	ldr	r3, [pc, #468]	; (c1c <spi_init+0x28c>)
     a48:	4798      	blx	r3
     a4a:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     a4c:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     a4e:	2b00      	cmp	r3, #0
     a50:	d000      	beq.n	a54 <spi_init+0xc4>
     a52:	e0d6      	b.n	c02 <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a54:	7b33      	ldrb	r3, [r6, #12]
     a56:	b2db      	uxtb	r3, r3
     a58:	aa04      	add	r2, sp, #16
     a5a:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     a5c:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a5e:	429a      	cmp	r2, r3
     a60:	d000      	beq.n	a64 <spi_init+0xd4>
     a62:	e0ce      	b.n	c02 <spi_init+0x272>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     a64:	210c      	movs	r1, #12

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     a66:	6863      	ldr	r3, [r4, #4]
     a68:	68a2      	ldr	r2, [r4, #8]
     a6a:	4313      	orrs	r3, r2
     a6c:	68e2      	ldr	r2, [r4, #12]
     a6e:	4313      	orrs	r3, r2
     a70:	430b      	orrs	r3, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     a72:	7c21      	ldrb	r1, [r4, #16]

	if (config->run_in_standby) {
     a74:	7c62      	ldrb	r2, [r4, #17]
     a76:	2a00      	cmp	r2, #0
     a78:	d001      	beq.n	a7e <spi_init+0xee>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     a7a:	2280      	movs	r2, #128	; 0x80
     a7c:	4313      	orrs	r3, r2
	}

	if (config->receiver_enable) {
     a7e:	7ca2      	ldrb	r2, [r4, #18]
     a80:	2a00      	cmp	r2, #0
     a82:	d002      	beq.n	a8a <spi_init+0xfa>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     a84:	2280      	movs	r2, #128	; 0x80
     a86:	0292      	lsls	r2, r2, #10
     a88:	4311      	orrs	r1, r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     a8a:	7ce2      	ldrb	r2, [r4, #19]
     a8c:	2a00      	cmp	r2, #0
     a8e:	d002      	beq.n	a96 <spi_init+0x106>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     a90:	2280      	movs	r2, #128	; 0x80
     a92:	0092      	lsls	r2, r2, #2
     a94:	4311      	orrs	r1, r2
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     a96:	7d22      	ldrb	r2, [r4, #20]
     a98:	2a00      	cmp	r2, #0
     a9a:	d002      	beq.n	aa2 <spi_init+0x112>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     a9c:	2280      	movs	r2, #128	; 0x80
     a9e:	0192      	lsls	r2, r2, #6
     aa0:	4311      	orrs	r1, r2
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     aa2:	6830      	ldr	r0, [r6, #0]
     aa4:	2202      	movs	r2, #2
     aa6:	4313      	orrs	r3, r2
     aa8:	4283      	cmp	r3, r0
     aaa:	d108      	bne.n	abe <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
     aac:	6873      	ldr	r3, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     aae:	428b      	cmp	r3, r1
     ab0:	d105      	bne.n	abe <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     ab2:	7823      	ldrb	r3, [r4, #0]
     ab4:	716b      	strb	r3, [r5, #5]
		module->character_size = config->character_size;
     ab6:	7c23      	ldrb	r3, [r4, #16]
     ab8:	71ab      	strb	r3, [r5, #6]
		return STATUS_OK;
     aba:	2000      	movs	r0, #0
     abc:	e0a1      	b.n	c02 <spi_init+0x272>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     abe:	2300      	movs	r3, #0
     ac0:	602b      	str	r3, [r5, #0]

	return STATUS_ERR_DENIED;
     ac2:	201c      	movs	r0, #28
     ac4:	e09d      	b.n	c02 <spi_init+0x272>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     ac6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     ac8:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     aca:	07db      	lsls	r3, r3, #31
     acc:	d500      	bpl.n	ad0 <spi_init+0x140>
     ace:	e098      	b.n	c02 <spi_init+0x272>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ad0:	0008      	movs	r0, r1
     ad2:	4b53      	ldr	r3, [pc, #332]	; (c20 <spi_init+0x290>)
     ad4:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     ad6:	4953      	ldr	r1, [pc, #332]	; (c24 <spi_init+0x294>)
     ad8:	6a0a      	ldr	r2, [r1, #32]
     ada:	1c87      	adds	r7, r0, #2
     adc:	2301      	movs	r3, #1
     ade:	40bb      	lsls	r3, r7
     ae0:	4313      	orrs	r3, r2
     ae2:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     ae4:	a909      	add	r1, sp, #36	; 0x24
     ae6:	2724      	movs	r7, #36	; 0x24
     ae8:	5de3      	ldrb	r3, [r4, r7]
     aea:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     aec:	3014      	adds	r0, #20
     aee:	b2c3      	uxtb	r3, r0
     af0:	9301      	str	r3, [sp, #4]
     af2:	0018      	movs	r0, r3
     af4:	4b4c      	ldr	r3, [pc, #304]	; (c28 <spi_init+0x298>)
     af6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     af8:	9801      	ldr	r0, [sp, #4]
     afa:	4b4c      	ldr	r3, [pc, #304]	; (c2c <spi_init+0x29c>)
     afc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     afe:	5de0      	ldrb	r0, [r4, r7]
     b00:	2100      	movs	r1, #0
     b02:	4b4b      	ldr	r3, [pc, #300]	; (c30 <spi_init+0x2a0>)
     b04:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b06:	7823      	ldrb	r3, [r4, #0]
     b08:	2b01      	cmp	r3, #1
     b0a:	d103      	bne.n	b14 <spi_init+0x184>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b0c:	6832      	ldr	r2, [r6, #0]
     b0e:	330b      	adds	r3, #11
     b10:	4313      	orrs	r3, r2
     b12:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b14:	682e      	ldr	r6, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b16:	ab04      	add	r3, sp, #16
     b18:	2280      	movs	r2, #128	; 0x80
     b1a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b1c:	2200      	movs	r2, #0
     b1e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b20:	2101      	movs	r1, #1
     b22:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b24:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     b26:	7823      	ldrb	r3, [r4, #0]
     b28:	2b00      	cmp	r3, #0
     b2a:	d101      	bne.n	b30 <spi_init+0x1a0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b2c:	ab04      	add	r3, sp, #16
     b2e:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     b30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     b32:	9305      	str	r3, [sp, #20]
     b34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b36:	9306      	str	r3, [sp, #24]
     b38:	6b23      	ldr	r3, [r4, #48]	; 0x30
     b3a:	9307      	str	r3, [sp, #28]
     b3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
     b3e:	9308      	str	r3, [sp, #32]
     b40:	2700      	movs	r7, #0
     b42:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b44:	00bb      	lsls	r3, r7, #2
     b46:	aa05      	add	r2, sp, #20
     b48:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b4a:	2800      	cmp	r0, #0
     b4c:	d102      	bne.n	b54 <spi_init+0x1c4>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b4e:	0030      	movs	r0, r6
     b50:	4b2f      	ldr	r3, [pc, #188]	; (c10 <spi_init+0x280>)
     b52:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b54:	1c43      	adds	r3, r0, #1
     b56:	d006      	beq.n	b66 <spi_init+0x1d6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b58:	ab02      	add	r3, sp, #8
     b5a:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b5c:	0c00      	lsrs	r0, r0, #16
     b5e:	b2c0      	uxtb	r0, r0
     b60:	a904      	add	r1, sp, #16
     b62:	4b34      	ldr	r3, [pc, #208]	; (c34 <spi_init+0x2a4>)
     b64:	4798      	blx	r3
     b66:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b68:	2f04      	cmp	r7, #4
     b6a:	d1ea      	bne.n	b42 <spi_init+0x1b2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     b6c:	7823      	ldrb	r3, [r4, #0]
     b6e:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     b70:	7c23      	ldrb	r3, [r4, #16]
     b72:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     b74:	7ca3      	ldrb	r3, [r4, #18]
     b76:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     b78:	7d23      	ldrb	r3, [r4, #20]
     b7a:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     b7c:	2200      	movs	r2, #0
     b7e:	ab02      	add	r3, sp, #8
     b80:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     b82:	7823      	ldrb	r3, [r4, #0]
     b84:	2b01      	cmp	r3, #1
     b86:	d114      	bne.n	bb2 <spi_init+0x222>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     b88:	6828      	ldr	r0, [r5, #0]
     b8a:	4b25      	ldr	r3, [pc, #148]	; (c20 <spi_init+0x290>)
     b8c:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     b8e:	3014      	adds	r0, #20
     b90:	b2c0      	uxtb	r0, r0
     b92:	4b21      	ldr	r3, [pc, #132]	; (c18 <spi_init+0x288>)
     b94:	4798      	blx	r3
     b96:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     b98:	ab02      	add	r3, sp, #8
     b9a:	1d9a      	adds	r2, r3, #6
     b9c:	69a0      	ldr	r0, [r4, #24]
     b9e:	4b1f      	ldr	r3, [pc, #124]	; (c1c <spi_init+0x28c>)
     ba0:	4798      	blx	r3
     ba2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     ba4:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     ba6:	2b00      	cmp	r3, #0
     ba8:	d12b      	bne.n	c02 <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     baa:	ab02      	add	r3, sp, #8
     bac:	3306      	adds	r3, #6
     bae:	781b      	ldrb	r3, [r3, #0]
     bb0:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     bb2:	6863      	ldr	r3, [r4, #4]
     bb4:	68a2      	ldr	r2, [r4, #8]
     bb6:	4313      	orrs	r3, r2

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     bb8:	68e2      	ldr	r2, [r4, #12]
     bba:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
     bbc:	7c22      	ldrb	r2, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bbe:	7c61      	ldrb	r1, [r4, #17]
     bc0:	2900      	cmp	r1, #0
     bc2:	d103      	bne.n	bcc <spi_init+0x23c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bc4:	491c      	ldr	r1, [pc, #112]	; (c38 <spi_init+0x2a8>)
     bc6:	7889      	ldrb	r1, [r1, #2]
     bc8:	0789      	lsls	r1, r1, #30
     bca:	d501      	bpl.n	bd0 <spi_init+0x240>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     bcc:	2180      	movs	r1, #128	; 0x80
     bce:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
     bd0:	7ca1      	ldrb	r1, [r4, #18]
     bd2:	2900      	cmp	r1, #0
     bd4:	d002      	beq.n	bdc <spi_init+0x24c>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     bd6:	2180      	movs	r1, #128	; 0x80
     bd8:	0289      	lsls	r1, r1, #10
     bda:	430a      	orrs	r2, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     bdc:	7ce1      	ldrb	r1, [r4, #19]
     bde:	2900      	cmp	r1, #0
     be0:	d002      	beq.n	be8 <spi_init+0x258>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     be2:	2180      	movs	r1, #128	; 0x80
     be4:	0089      	lsls	r1, r1, #2
     be6:	430a      	orrs	r2, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     be8:	7d21      	ldrb	r1, [r4, #20]
     bea:	2900      	cmp	r1, #0
     bec:	d002      	beq.n	bf4 <spi_init+0x264>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     bee:	2180      	movs	r1, #128	; 0x80
     bf0:	0189      	lsls	r1, r1, #6
     bf2:	430a      	orrs	r2, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     bf4:	6831      	ldr	r1, [r6, #0]
     bf6:	430b      	orrs	r3, r1
     bf8:	6033      	str	r3, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     bfa:	6873      	ldr	r3, [r6, #4]
     bfc:	4313      	orrs	r3, r2
     bfe:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     c00:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c02:	b00a      	add	sp, #40	; 0x28
     c04:	bc1c      	pop	{r2, r3, r4}
     c06:	4690      	mov	r8, r2
     c08:	4699      	mov	r9, r3
     c0a:	46a2      	mov	sl, r4
     c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c0e:	46c0      	nop			; (mov r8, r8)
     c10:	00000701 	.word	0x00000701
     c14:	41004400 	.word	0x41004400
     c18:	00001b5d 	.word	0x00001b5d
     c1c:	000004c5 	.word	0x000004c5
     c20:	00000889 	.word	0x00000889
     c24:	40000400 	.word	0x40000400
     c28:	00001b41 	.word	0x00001b41
     c2c:	00001ab5 	.word	0x00001ab5
     c30:	000006b5 	.word	0x000006b5
     c34:	00001c39 	.word	0x00001c39
     c38:	41002000 	.word	0x41002000

00000c3c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c3c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c3e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c40:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c42:	2c01      	cmp	r4, #1
     c44:	d16e      	bne.n	d24 <spi_select_slave+0xe8>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c46:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     c48:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c4a:	2c00      	cmp	r4, #0
     c4c:	d16a      	bne.n	d24 <spi_select_slave+0xe8>
#  endif
	{
		if (select) {
     c4e:	2a00      	cmp	r2, #0
     c50:	d058      	beq.n	d04 <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     c52:	784b      	ldrb	r3, [r1, #1]
     c54:	2b00      	cmp	r3, #0
     c56:	d044      	beq.n	ce2 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c58:	6803      	ldr	r3, [r0, #0]
     c5a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     c5c:	07db      	lsls	r3, r3, #31
     c5e:	d410      	bmi.n	c82 <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     c60:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c62:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     c64:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c66:	2900      	cmp	r1, #0
     c68:	d104      	bne.n	c74 <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
     c6a:	095a      	lsrs	r2, r3, #5
     c6c:	01d2      	lsls	r2, r2, #7
     c6e:	492e      	ldr	r1, [pc, #184]	; (d28 <spi_select_slave+0xec>)
     c70:	468c      	mov	ip, r1
     c72:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     c74:	211f      	movs	r1, #31
     c76:	400b      	ands	r3, r1
     c78:	391e      	subs	r1, #30
     c7a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     c7c:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     c7e:	2305      	movs	r3, #5
     c80:	e050      	b.n	d24 <spi_select_slave+0xe8>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     c82:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c84:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     c86:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c88:	2c00      	cmp	r4, #0
     c8a:	d104      	bne.n	c96 <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
     c8c:	095a      	lsrs	r2, r3, #5
     c8e:	01d2      	lsls	r2, r2, #7
     c90:	4c25      	ldr	r4, [pc, #148]	; (d28 <spi_select_slave+0xec>)
     c92:	46a4      	mov	ip, r4
     c94:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     c96:	241f      	movs	r4, #31
     c98:	4023      	ands	r3, r4
     c9a:	3c1e      	subs	r4, #30
     c9c:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     c9e:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ca0:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ca2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     ca4:	07d2      	lsls	r2, r2, #31
     ca6:	d501      	bpl.n	cac <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     ca8:	788a      	ldrb	r2, [r1, #2]
     caa:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cac:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cae:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cb0:	2a00      	cmp	r2, #0
     cb2:	d137      	bne.n	d24 <spi_select_slave+0xe8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cb4:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     cb6:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cb8:	7e13      	ldrb	r3, [r2, #24]
     cba:	420b      	tst	r3, r1
     cbc:	d0fc      	beq.n	cb8 <spi_select_slave+0x7c>
     cbe:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cc0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cc2:	0749      	lsls	r1, r1, #29
     cc4:	d52e      	bpl.n	d24 <spi_select_slave+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     cc6:	8b53      	ldrh	r3, [r2, #26]
     cc8:	075b      	lsls	r3, r3, #29
     cca:	d501      	bpl.n	cd0 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     ccc:	2304      	movs	r3, #4
     cce:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     cd0:	7983      	ldrb	r3, [r0, #6]
     cd2:	2b01      	cmp	r3, #1
     cd4:	d102      	bne.n	cdc <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     cd6:	6a93      	ldr	r3, [r2, #40]	; 0x28
     cd8:	2300      	movs	r3, #0
     cda:	e023      	b.n	d24 <spi_select_slave+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     cdc:	6a93      	ldr	r3, [r2, #40]	; 0x28
     cde:	2300      	movs	r3, #0
     ce0:	e020      	b.n	d24 <spi_select_slave+0xe8>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     ce2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ce4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     ce6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ce8:	2900      	cmp	r1, #0
     cea:	d104      	bne.n	cf6 <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
     cec:	095a      	lsrs	r2, r3, #5
     cee:	01d2      	lsls	r2, r2, #7
     cf0:	490d      	ldr	r1, [pc, #52]	; (d28 <spi_select_slave+0xec>)
     cf2:	468c      	mov	ip, r1
     cf4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cf6:	211f      	movs	r1, #31
     cf8:	400b      	ands	r3, r1
     cfa:	391e      	subs	r1, #30
     cfc:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cfe:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d00:	2300      	movs	r3, #0
     d02:	e00f      	b.n	d24 <spi_select_slave+0xe8>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d04:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d06:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d08:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d0a:	2900      	cmp	r1, #0
     d0c:	d104      	bne.n	d18 <spi_select_slave+0xdc>
		return &(ports[port_index]->Group[group_index]);
     d0e:	095a      	lsrs	r2, r3, #5
     d10:	01d2      	lsls	r2, r2, #7
     d12:	4905      	ldr	r1, [pc, #20]	; (d28 <spi_select_slave+0xec>)
     d14:	468c      	mov	ip, r1
     d16:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d18:	211f      	movs	r1, #31
     d1a:	400b      	ands	r3, r1
     d1c:	391e      	subs	r1, #30
     d1e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d20:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d22:	2300      	movs	r3, #0
}
     d24:	0018      	movs	r0, r3
     d26:	bd10      	pop	{r4, pc}
     d28:	41004400 	.word	0x41004400

00000d2c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d2e:	465f      	mov	r7, fp
     d30:	4656      	mov	r6, sl
     d32:	464d      	mov	r5, r9
     d34:	4644      	mov	r4, r8
     d36:	b4f0      	push	{r4, r5, r6, r7}
     d38:	b091      	sub	sp, #68	; 0x44
     d3a:	0005      	movs	r5, r0
     d3c:	000c      	movs	r4, r1
     d3e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d40:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d42:	0008      	movs	r0, r1
     d44:	4bb9      	ldr	r3, [pc, #740]	; (102c <usart_init+0x300>)
     d46:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d48:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d4a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d4c:	07d2      	lsls	r2, r2, #31
     d4e:	d500      	bpl.n	d52 <usart_init+0x26>
     d50:	e164      	b.n	101c <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d52:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     d54:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d56:	0792      	lsls	r2, r2, #30
     d58:	d500      	bpl.n	d5c <usart_init+0x30>
     d5a:	e15f      	b.n	101c <usart_init+0x2f0>
     d5c:	49b4      	ldr	r1, [pc, #720]	; (1030 <usart_init+0x304>)
     d5e:	6a0a      	ldr	r2, [r1, #32]
     d60:	1c87      	adds	r7, r0, #2
     d62:	3b1b      	subs	r3, #27
     d64:	40bb      	lsls	r3, r7
     d66:	4313      	orrs	r3, r2
     d68:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     d6a:	a90f      	add	r1, sp, #60	; 0x3c
     d6c:	272d      	movs	r7, #45	; 0x2d
     d6e:	5df3      	ldrb	r3, [r6, r7]
     d70:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d72:	3014      	adds	r0, #20
     d74:	b2c3      	uxtb	r3, r0
     d76:	9302      	str	r3, [sp, #8]
     d78:	0018      	movs	r0, r3
     d7a:	4bae      	ldr	r3, [pc, #696]	; (1034 <usart_init+0x308>)
     d7c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     d7e:	9802      	ldr	r0, [sp, #8]
     d80:	4bad      	ldr	r3, [pc, #692]	; (1038 <usart_init+0x30c>)
     d82:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     d84:	5df0      	ldrb	r0, [r6, r7]
     d86:	2100      	movs	r1, #0
     d88:	4bac      	ldr	r3, [pc, #688]	; (103c <usart_init+0x310>)
     d8a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     d8c:	7af3      	ldrb	r3, [r6, #11]
     d8e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     d90:	2324      	movs	r3, #36	; 0x24
     d92:	5cf3      	ldrb	r3, [r6, r3]
     d94:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     d96:	2325      	movs	r3, #37	; 0x25
     d98:	5cf3      	ldrb	r3, [r6, r3]
     d9a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     d9c:	7ef3      	ldrb	r3, [r6, #27]
     d9e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     da0:	7f33      	ldrb	r3, [r6, #28]
     da2:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     da4:	682b      	ldr	r3, [r5, #0]
     da6:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     da8:	0018      	movs	r0, r3
     daa:	4ba0      	ldr	r3, [pc, #640]	; (102c <usart_init+0x300>)
     dac:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     dae:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     db0:	2200      	movs	r2, #0
     db2:	230e      	movs	r3, #14
     db4:	a906      	add	r1, sp, #24
     db6:	468c      	mov	ip, r1
     db8:	4463      	add	r3, ip
     dba:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     dbc:	8a32      	ldrh	r2, [r6, #16]
     dbe:	9202      	str	r2, [sp, #8]
     dc0:	2380      	movs	r3, #128	; 0x80
     dc2:	01db      	lsls	r3, r3, #7
     dc4:	429a      	cmp	r2, r3
     dc6:	d01a      	beq.n	dfe <usart_init+0xd2>
     dc8:	d804      	bhi.n	dd4 <usart_init+0xa8>
     dca:	2380      	movs	r3, #128	; 0x80
     dcc:	019b      	lsls	r3, r3, #6
     dce:	429a      	cmp	r2, r3
     dd0:	d00b      	beq.n	dea <usart_init+0xbe>
     dd2:	e104      	b.n	fde <usart_init+0x2b2>
     dd4:	23c0      	movs	r3, #192	; 0xc0
     dd6:	01db      	lsls	r3, r3, #7
     dd8:	9a02      	ldr	r2, [sp, #8]
     dda:	429a      	cmp	r2, r3
     ddc:	d00a      	beq.n	df4 <usart_init+0xc8>
     dde:	2380      	movs	r3, #128	; 0x80
     de0:	021b      	lsls	r3, r3, #8
     de2:	429a      	cmp	r2, r3
     de4:	d100      	bne.n	de8 <usart_init+0xbc>
     de6:	e0ff      	b.n	fe8 <usart_init+0x2bc>
     de8:	e0f9      	b.n	fde <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     dea:	2310      	movs	r3, #16
     dec:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     dee:	3b0f      	subs	r3, #15
     df0:	9307      	str	r3, [sp, #28]
     df2:	e0fd      	b.n	ff0 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     df4:	2308      	movs	r3, #8
     df6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     df8:	3b07      	subs	r3, #7
     dfa:	9307      	str	r3, [sp, #28]
     dfc:	e0f8      	b.n	ff0 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     dfe:	6833      	ldr	r3, [r6, #0]
     e00:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
     e02:	68f3      	ldr	r3, [r6, #12]
     e04:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     e06:	6973      	ldr	r3, [r6, #20]
     e08:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e0a:	7e33      	ldrb	r3, [r6, #24]
     e0c:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e0e:	2326      	movs	r3, #38	; 0x26
     e10:	5cf3      	ldrb	r3, [r6, r3]
     e12:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     e14:	6873      	ldr	r3, [r6, #4]
     e16:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     e18:	2b00      	cmp	r3, #0
     e1a:	d015      	beq.n	e48 <usart_init+0x11c>
     e1c:	2380      	movs	r3, #128	; 0x80
     e1e:	055b      	lsls	r3, r3, #21
     e20:	459a      	cmp	sl, r3
     e22:	d136      	bne.n	e92 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     e24:	2327      	movs	r3, #39	; 0x27
     e26:	5cf3      	ldrb	r3, [r6, r3]
     e28:	2b00      	cmp	r3, #0
     e2a:	d136      	bne.n	e9a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     e2c:	6a33      	ldr	r3, [r6, #32]
     e2e:	001f      	movs	r7, r3
     e30:	b2c0      	uxtb	r0, r0
     e32:	4b83      	ldr	r3, [pc, #524]	; (1040 <usart_init+0x314>)
     e34:	4798      	blx	r3
     e36:	0001      	movs	r1, r0
     e38:	220e      	movs	r2, #14
     e3a:	ab06      	add	r3, sp, #24
     e3c:	469c      	mov	ip, r3
     e3e:	4462      	add	r2, ip
     e40:	0038      	movs	r0, r7
     e42:	4b80      	ldr	r3, [pc, #512]	; (1044 <usart_init+0x318>)
     e44:	4798      	blx	r3
     e46:	e025      	b.n	e94 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e48:	2308      	movs	r3, #8
     e4a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e4c:	2300      	movs	r3, #0
     e4e:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     e50:	2327      	movs	r3, #39	; 0x27
     e52:	5cf3      	ldrb	r3, [r6, r3]
     e54:	2b00      	cmp	r3, #0
     e56:	d00b      	beq.n	e70 <usart_init+0x144>
				status_code =
     e58:	9b06      	ldr	r3, [sp, #24]
     e5a:	9300      	str	r3, [sp, #0]
     e5c:	9b07      	ldr	r3, [sp, #28]
     e5e:	220e      	movs	r2, #14
     e60:	a906      	add	r1, sp, #24
     e62:	468c      	mov	ip, r1
     e64:	4462      	add	r2, ip
     e66:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     e68:	6a30      	ldr	r0, [r6, #32]
     e6a:	4f77      	ldr	r7, [pc, #476]	; (1048 <usart_init+0x31c>)
     e6c:	47b8      	blx	r7
     e6e:	e011      	b.n	e94 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     e70:	6a33      	ldr	r3, [r6, #32]
     e72:	001f      	movs	r7, r3
     e74:	b2c0      	uxtb	r0, r0
     e76:	4b72      	ldr	r3, [pc, #456]	; (1040 <usart_init+0x314>)
     e78:	4798      	blx	r3
     e7a:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     e7c:	9b06      	ldr	r3, [sp, #24]
     e7e:	9300      	str	r3, [sp, #0]
     e80:	9b07      	ldr	r3, [sp, #28]
     e82:	220e      	movs	r2, #14
     e84:	a806      	add	r0, sp, #24
     e86:	4684      	mov	ip, r0
     e88:	4462      	add	r2, ip
     e8a:	0038      	movs	r0, r7
     e8c:	4f6e      	ldr	r7, [pc, #440]	; (1048 <usart_init+0x31c>)
     e8e:	47b8      	blx	r7
     e90:	e000      	b.n	e94 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     e92:	2000      	movs	r0, #0
     e94:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     e96:	d000      	beq.n	e9a <usart_init+0x16e>
     e98:	e0c0      	b.n	101c <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     e9a:	7e73      	ldrb	r3, [r6, #25]
     e9c:	2b00      	cmp	r3, #0
     e9e:	d002      	beq.n	ea6 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     ea0:	7eb3      	ldrb	r3, [r6, #26]
     ea2:	464a      	mov	r2, r9
     ea4:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ea6:	682a      	ldr	r2, [r5, #0]
     ea8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     eaa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     eac:	2b00      	cmp	r3, #0
     eae:	d1fc      	bne.n	eaa <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     eb0:	330e      	adds	r3, #14
     eb2:	aa06      	add	r2, sp, #24
     eb4:	4694      	mov	ip, r2
     eb6:	4463      	add	r3, ip
     eb8:	881b      	ldrh	r3, [r3, #0]
     eba:	464a      	mov	r2, r9
     ebc:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
     ebe:	9b04      	ldr	r3, [sp, #16]
     ec0:	465a      	mov	r2, fp
     ec2:	4313      	orrs	r3, r2
     ec4:	9a03      	ldr	r2, [sp, #12]
     ec6:	4313      	orrs	r3, r2
     ec8:	4652      	mov	r2, sl
     eca:	4313      	orrs	r3, r2
     ecc:	433b      	orrs	r3, r7
     ece:	4642      	mov	r2, r8
     ed0:	0212      	lsls	r2, r2, #8
     ed2:	4313      	orrs	r3, r2
     ed4:	9a05      	ldr	r2, [sp, #20]
     ed6:	0757      	lsls	r7, r2, #29
     ed8:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     eda:	2327      	movs	r3, #39	; 0x27
     edc:	5cf3      	ldrb	r3, [r6, r3]
     ede:	2b00      	cmp	r3, #0
     ee0:	d101      	bne.n	ee6 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     ee2:	3304      	adds	r3, #4
     ee4:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     ee6:	7e71      	ldrb	r1, [r6, #25]
     ee8:	0289      	lsls	r1, r1, #10
     eea:	7f33      	ldrb	r3, [r6, #28]
     eec:	025b      	lsls	r3, r3, #9
     eee:	4319      	orrs	r1, r3
     ef0:	7f73      	ldrb	r3, [r6, #29]
     ef2:	021b      	lsls	r3, r3, #8
     ef4:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     ef6:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     ef8:	5cf3      	ldrb	r3, [r6, r3]
     efa:	045b      	lsls	r3, r3, #17
     efc:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     efe:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
     f00:	5cf2      	ldrb	r2, [r6, r3]
     f02:	0412      	lsls	r2, r2, #16
     f04:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
     f06:	7af3      	ldrb	r3, [r6, #11]
     f08:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     f0a:	8933      	ldrh	r3, [r6, #8]
     f0c:	2bff      	cmp	r3, #255	; 0xff
     f0e:	d004      	beq.n	f1a <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     f10:	2280      	movs	r2, #128	; 0x80
     f12:	0452      	lsls	r2, r2, #17
     f14:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     f16:	4319      	orrs	r1, r3
     f18:	e005      	b.n	f26 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f1a:	7ef3      	ldrb	r3, [r6, #27]
     f1c:	2b00      	cmp	r3, #0
     f1e:	d002      	beq.n	f26 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     f20:	2380      	movs	r3, #128	; 0x80
     f22:	04db      	lsls	r3, r3, #19
     f24:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f26:	232c      	movs	r3, #44	; 0x2c
     f28:	5cf3      	ldrb	r3, [r6, r3]
     f2a:	2b00      	cmp	r3, #0
     f2c:	d103      	bne.n	f36 <usart_init+0x20a>
     f2e:	4b47      	ldr	r3, [pc, #284]	; (104c <usart_init+0x320>)
     f30:	789b      	ldrb	r3, [r3, #2]
     f32:	079b      	lsls	r3, r3, #30
     f34:	d501      	bpl.n	f3a <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     f36:	2380      	movs	r3, #128	; 0x80
     f38:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f3a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f3c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     f3e:	2b00      	cmp	r3, #0
     f40:	d1fc      	bne.n	f3c <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     f42:	464b      	mov	r3, r9
     f44:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f46:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f48:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     f4a:	2b00      	cmp	r3, #0
     f4c:	d1fc      	bne.n	f48 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     f4e:	464b      	mov	r3, r9
     f50:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     f52:	ab0e      	add	r3, sp, #56	; 0x38
     f54:	2280      	movs	r2, #128	; 0x80
     f56:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f58:	2200      	movs	r2, #0
     f5a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f5c:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     f5e:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     f60:	6b33      	ldr	r3, [r6, #48]	; 0x30
     f62:	930a      	str	r3, [sp, #40]	; 0x28
     f64:	6b73      	ldr	r3, [r6, #52]	; 0x34
     f66:	930b      	str	r3, [sp, #44]	; 0x2c
     f68:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     f6a:	930c      	str	r3, [sp, #48]	; 0x30
     f6c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     f6e:	9302      	str	r3, [sp, #8]
     f70:	930d      	str	r3, [sp, #52]	; 0x34
     f72:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     f74:	ae0e      	add	r6, sp, #56	; 0x38
     f76:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     f78:	00bb      	lsls	r3, r7, #2
     f7a:	aa0a      	add	r2, sp, #40	; 0x28
     f7c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     f7e:	2800      	cmp	r0, #0
     f80:	d102      	bne.n	f88 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     f82:	0020      	movs	r0, r4
     f84:	4b32      	ldr	r3, [pc, #200]	; (1050 <usart_init+0x324>)
     f86:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     f88:	1c43      	adds	r3, r0, #1
     f8a:	d005      	beq.n	f98 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     f8c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     f8e:	0c00      	lsrs	r0, r0, #16
     f90:	b2c0      	uxtb	r0, r0
     f92:	0031      	movs	r1, r6
     f94:	4b2f      	ldr	r3, [pc, #188]	; (1054 <usart_init+0x328>)
     f96:	4798      	blx	r3
     f98:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     f9a:	2f04      	cmp	r7, #4
     f9c:	d1eb      	bne.n	f76 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     f9e:	2300      	movs	r3, #0
     fa0:	60eb      	str	r3, [r5, #12]
     fa2:	612b      	str	r3, [r5, #16]
     fa4:	616b      	str	r3, [r5, #20]
     fa6:	61ab      	str	r3, [r5, #24]
     fa8:	61eb      	str	r3, [r5, #28]
     faa:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     fac:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     fae:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     fb0:	2200      	movs	r2, #0
     fb2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     fb4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     fb6:	3330      	adds	r3, #48	; 0x30
     fb8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     fba:	3301      	adds	r3, #1
     fbc:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     fbe:	3301      	adds	r3, #1
     fc0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     fc2:	3301      	adds	r3, #1
     fc4:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     fc6:	6828      	ldr	r0, [r5, #0]
     fc8:	4b18      	ldr	r3, [pc, #96]	; (102c <usart_init+0x300>)
     fca:	4798      	blx	r3
     fcc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     fce:	4922      	ldr	r1, [pc, #136]	; (1058 <usart_init+0x32c>)
     fd0:	4b22      	ldr	r3, [pc, #136]	; (105c <usart_init+0x330>)
     fd2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     fd4:	00a4      	lsls	r4, r4, #2
     fd6:	4b22      	ldr	r3, [pc, #136]	; (1060 <usart_init+0x334>)
     fd8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     fda:	2300      	movs	r3, #0
     fdc:	e01e      	b.n	101c <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     fde:	2310      	movs	r3, #16
     fe0:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     fe2:	2300      	movs	r3, #0
     fe4:	9307      	str	r3, [sp, #28]
     fe6:	e003      	b.n	ff0 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     fe8:	2303      	movs	r3, #3
     fea:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     fec:	2300      	movs	r3, #0
     fee:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     ff0:	6833      	ldr	r3, [r6, #0]
     ff2:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
     ff4:	68f3      	ldr	r3, [r6, #12]
     ff6:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     ff8:	6973      	ldr	r3, [r6, #20]
     ffa:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     ffc:	7e33      	ldrb	r3, [r6, #24]
     ffe:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1000:	2326      	movs	r3, #38	; 0x26
    1002:	5cf3      	ldrb	r3, [r6, r3]
    1004:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1006:	6873      	ldr	r3, [r6, #4]
    1008:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    100a:	2b00      	cmp	r3, #0
    100c:	d100      	bne.n	1010 <usart_init+0x2e4>
    100e:	e71f      	b.n	e50 <usart_init+0x124>
    1010:	2380      	movs	r3, #128	; 0x80
    1012:	055b      	lsls	r3, r3, #21
    1014:	459a      	cmp	sl, r3
    1016:	d100      	bne.n	101a <usart_init+0x2ee>
    1018:	e704      	b.n	e24 <usart_init+0xf8>
    101a:	e73e      	b.n	e9a <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    101c:	0018      	movs	r0, r3
    101e:	b011      	add	sp, #68	; 0x44
    1020:	bc3c      	pop	{r2, r3, r4, r5}
    1022:	4690      	mov	r8, r2
    1024:	4699      	mov	r9, r3
    1026:	46a2      	mov	sl, r4
    1028:	46ab      	mov	fp, r5
    102a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    102c:	00000889 	.word	0x00000889
    1030:	40000400 	.word	0x40000400
    1034:	00001b41 	.word	0x00001b41
    1038:	00001ab5 	.word	0x00001ab5
    103c:	000006b5 	.word	0x000006b5
    1040:	00001b5d 	.word	0x00001b5d
    1044:	000004c5 	.word	0x000004c5
    1048:	000004ed 	.word	0x000004ed
    104c:	41002000 	.word	0x41002000
    1050:	00000701 	.word	0x00000701
    1054:	00001c39 	.word	0x00001c39
    1058:	0000124d 	.word	0x0000124d
    105c:	000008c9 	.word	0x000008c9
    1060:	200007b0 	.word	0x200007b0

00001064 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1064:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1066:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1068:	2a00      	cmp	r2, #0
    106a:	d00e      	beq.n	108a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    106c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    106e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1070:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1072:	2a00      	cmp	r2, #0
    1074:	d109      	bne.n	108a <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1076:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1078:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    107a:	2a00      	cmp	r2, #0
    107c:	d1fc      	bne.n	1078 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    107e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1080:	2102      	movs	r1, #2
    1082:	7e1a      	ldrb	r2, [r3, #24]
    1084:	420a      	tst	r2, r1
    1086:	d0fc      	beq.n	1082 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1088:	2300      	movs	r3, #0
}
    108a:	0018      	movs	r0, r3
    108c:	4770      	bx	lr
    108e:	46c0      	nop			; (mov r8, r8)

00001090 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1090:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1092:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1094:	2a00      	cmp	r2, #0
    1096:	d030      	beq.n	10fa <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1098:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    109a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    109c:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    109e:	2a00      	cmp	r2, #0
    10a0:	d12b      	bne.n	10fa <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10a2:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10a4:	7e10      	ldrb	r0, [r2, #24]
    10a6:	0740      	lsls	r0, r0, #29
    10a8:	d527      	bpl.n	10fa <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10aa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    10ac:	2b00      	cmp	r3, #0
    10ae:	d1fc      	bne.n	10aa <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10b0:	8b53      	ldrh	r3, [r2, #26]
    10b2:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    10b4:	0698      	lsls	r0, r3, #26
    10b6:	d01d      	beq.n	10f4 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10b8:	0798      	lsls	r0, r3, #30
    10ba:	d503      	bpl.n	10c4 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10bc:	2302      	movs	r3, #2
    10be:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    10c0:	3318      	adds	r3, #24
    10c2:	e01a      	b.n	10fa <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10c4:	0758      	lsls	r0, r3, #29
    10c6:	d503      	bpl.n	10d0 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10c8:	2304      	movs	r3, #4
    10ca:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    10cc:	331a      	adds	r3, #26
    10ce:	e014      	b.n	10fa <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10d0:	07d8      	lsls	r0, r3, #31
    10d2:	d503      	bpl.n	10dc <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    10d4:	2301      	movs	r3, #1
    10d6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    10d8:	3312      	adds	r3, #18
    10da:	e00e      	b.n	10fa <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    10dc:	06d8      	lsls	r0, r3, #27
    10de:	d503      	bpl.n	10e8 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    10e0:	2310      	movs	r3, #16
    10e2:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    10e4:	3332      	adds	r3, #50	; 0x32
    10e6:	e008      	b.n	10fa <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    10e8:	069b      	lsls	r3, r3, #26
    10ea:	d503      	bpl.n	10f4 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    10ec:	2320      	movs	r3, #32
    10ee:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    10f0:	3321      	adds	r3, #33	; 0x21
    10f2:	e002      	b.n	10fa <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    10f4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    10f6:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    10f8:	2300      	movs	r3, #0
}
    10fa:	0018      	movs	r0, r3
    10fc:	4770      	bx	lr
    10fe:	46c0      	nop			; (mov r8, r8)

00001100 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1100:	b5f0      	push	{r4, r5, r6, r7, lr}
    1102:	464f      	mov	r7, r9
    1104:	b480      	push	{r7}
    1106:	b082      	sub	sp, #8
    1108:	0004      	movs	r4, r0
    110a:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    110c:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    110e:	2a00      	cmp	r2, #0
    1110:	d049      	beq.n	11a6 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1112:	79e3      	ldrb	r3, [r4, #7]
		return STATUS_ERR_DENIED;
    1114:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1116:	2b00      	cmp	r3, #0
    1118:	d045      	beq.n	11a6 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    111a:	6827      	ldr	r7, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    111c:	69fb      	ldr	r3, [r7, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    111e:	2b00      	cmp	r3, #0
    1120:	d1fc      	bne.n	111c <usart_write_buffer_wait+0x1c>
    1122:	4691      	mov	r9, r2
    1124:	2500      	movs	r5, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1126:	2601      	movs	r6, #1
    1128:	e020      	b.n	116c <usart_write_buffer_wait+0x6c>
    112a:	7e3a      	ldrb	r2, [r7, #24]
    112c:	4232      	tst	r2, r6
    112e:	d104      	bne.n	113a <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    1130:	2b01      	cmp	r3, #1
    1132:	d02a      	beq.n	118a <usart_write_buffer_wait+0x8a>
    1134:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1136:	2b00      	cmp	r3, #0
    1138:	d1f7      	bne.n	112a <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    113a:	1c6a      	adds	r2, r5, #1
    113c:	b292      	uxth	r2, r2
    113e:	9b01      	ldr	r3, [sp, #4]
    1140:	5d5b      	ldrb	r3, [r3, r5]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1142:	7961      	ldrb	r1, [r4, #5]
    1144:	2901      	cmp	r1, #1
    1146:	d002      	beq.n	114e <usart_write_buffer_wait+0x4e>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1148:	b299      	uxth	r1, r3
    114a:	0015      	movs	r5, r2
    114c:	e005      	b.n	115a <usart_write_buffer_wait+0x5a>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    114e:	1ca9      	adds	r1, r5, #2
    1150:	b28d      	uxth	r5, r1
    1152:	9901      	ldr	r1, [sp, #4]
    1154:	5c89      	ldrb	r1, [r1, r2]
    1156:	0209      	lsls	r1, r1, #8
    1158:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    115a:	0020      	movs	r0, r4
    115c:	4b14      	ldr	r3, [pc, #80]	; (11b0 <usart_write_buffer_wait+0xb0>)
    115e:	4798      	blx	r3
    1160:	464a      	mov	r2, r9
    1162:	3a01      	subs	r2, #1
    1164:	b293      	uxth	r3, r2
    1166:	4699      	mov	r9, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    1168:	2b00      	cmp	r3, #0
    116a:	d016      	beq.n	119a <usart_write_buffer_wait+0x9a>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    116c:	7e3b      	ldrb	r3, [r7, #24]
    116e:	4233      	tst	r3, r6
    1170:	d1e3      	bne.n	113a <usart_write_buffer_wait+0x3a>
    1172:	4b10      	ldr	r3, [pc, #64]	; (11b4 <usart_write_buffer_wait+0xb4>)
    1174:	e7d9      	b.n	112a <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1176:	7e3a      	ldrb	r2, [r7, #24]
    1178:	420a      	tst	r2, r1
    117a:	d108      	bne.n	118e <usart_write_buffer_wait+0x8e>
			break;
		} else if (i == USART_TIMEOUT) {
    117c:	2b01      	cmp	r3, #1
    117e:	d008      	beq.n	1192 <usart_write_buffer_wait+0x92>
    1180:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1182:	2b00      	cmp	r3, #0
    1184:	d1f7      	bne.n	1176 <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    1186:	2000      	movs	r0, #0
    1188:	e00d      	b.n	11a6 <usart_write_buffer_wait+0xa6>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    118a:	2012      	movs	r0, #18
    118c:	e00b      	b.n	11a6 <usart_write_buffer_wait+0xa6>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    118e:	2000      	movs	r0, #0
    1190:	e009      	b.n	11a6 <usart_write_buffer_wait+0xa6>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    1192:	2012      	movs	r0, #18
    1194:	e007      	b.n	11a6 <usart_write_buffer_wait+0xa6>
		}
	}

	return STATUS_OK;
    1196:	2000      	movs	r0, #0
    1198:	e005      	b.n	11a6 <usart_write_buffer_wait+0xa6>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    119a:	7e3b      	ldrb	r3, [r7, #24]
    119c:	079b      	lsls	r3, r3, #30
    119e:	d4fa      	bmi.n	1196 <usart_write_buffer_wait+0x96>
    11a0:	4b04      	ldr	r3, [pc, #16]	; (11b4 <usart_write_buffer_wait+0xb4>)
    11a2:	2102      	movs	r1, #2
    11a4:	e7e7      	b.n	1176 <usart_write_buffer_wait+0x76>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    11a6:	b002      	add	sp, #8
    11a8:	bc04      	pop	{r2}
    11aa:	4691      	mov	r9, r2
    11ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11ae:	46c0      	nop			; (mov r8, r8)
    11b0:	00001065 	.word	0x00001065
    11b4:	0000ffff 	.word	0x0000ffff

000011b8 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    11b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11ba:	4657      	mov	r7, sl
    11bc:	b480      	push	{r7}
    11be:	b084      	sub	sp, #16
    11c0:	0004      	movs	r4, r0
    11c2:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    11c4:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    11c6:	2a00      	cmp	r2, #0
    11c8:	d038      	beq.n	123c <usart_read_buffer_wait+0x84>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11ca:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    11cc:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11ce:	2b00      	cmp	r3, #0
    11d0:	d034      	beq.n	123c <usart_read_buffer_wait+0x84>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    11d2:	6826      	ldr	r6, [r4, #0]
    11d4:	4692      	mov	sl, r2
    11d6:	2500      	movs	r5, #0
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    11d8:	2704      	movs	r7, #4
    11da:	e02a      	b.n	1232 <usart_read_buffer_wait+0x7a>
    11dc:	7e32      	ldrb	r2, [r6, #24]
    11de:	423a      	tst	r2, r7
    11e0:	d104      	bne.n	11ec <usart_read_buffer_wait+0x34>
				break;
			} else if (i == USART_TIMEOUT) {
    11e2:	2b01      	cmp	r3, #1
    11e4:	d023      	beq.n	122e <usart_read_buffer_wait+0x76>
    11e6:	3b01      	subs	r3, #1

	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    11e8:	2b00      	cmp	r3, #0
    11ea:	d1f7      	bne.n	11dc <usart_read_buffer_wait+0x24>
				return STATUS_ERR_TIMEOUT;
			}
		}

		enum status_code retval;
		uint16_t received_data = 0;
    11ec:	2300      	movs	r3, #0
    11ee:	aa02      	add	r2, sp, #8
    11f0:	80d3      	strh	r3, [r2, #6]

		retval = usart_read_wait(module, &received_data);
    11f2:	1d91      	adds	r1, r2, #6
    11f4:	0020      	movs	r0, r4
    11f6:	4b13      	ldr	r3, [pc, #76]	; (1244 <usart_read_buffer_wait+0x8c>)
    11f8:	4798      	blx	r3

		if (retval != STATUS_OK) {
    11fa:	2800      	cmp	r0, #0
    11fc:	d11e      	bne.n	123c <usart_read_buffer_wait+0x84>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    11fe:	1c6b      	adds	r3, r5, #1
    1200:	b29b      	uxth	r3, r3
    1202:	aa02      	add	r2, sp, #8
    1204:	88d2      	ldrh	r2, [r2, #6]
    1206:	9901      	ldr	r1, [sp, #4]
    1208:	554a      	strb	r2, [r1, r5]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    120a:	7961      	ldrb	r1, [r4, #5]
    120c:	2901      	cmp	r1, #1
    120e:	d105      	bne.n	121c <usart_read_buffer_wait+0x64>
			rx_data[rx_pos++] = (received_data >> 8);
    1210:	1ca9      	adds	r1, r5, #2
    1212:	b28d      	uxth	r5, r1
    1214:	0a12      	lsrs	r2, r2, #8
    1216:	9901      	ldr	r1, [sp, #4]
    1218:	54ca      	strb	r2, [r1, r3]
    121a:	e000      	b.n	121e <usart_read_buffer_wait+0x66>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    121c:	001d      	movs	r5, r3
    121e:	4652      	mov	r2, sl
    1220:	3a01      	subs	r2, #1
    1222:	b293      	uxth	r3, r2
    1224:	469a      	mov	sl, r3
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    1226:	2b00      	cmp	r3, #0
    1228:	d103      	bne.n	1232 <usart_read_buffer_wait+0x7a>
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    122a:	2000      	movs	r0, #0
    122c:	e006      	b.n	123c <usart_read_buffer_wait+0x84>
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    122e:	2012      	movs	r0, #18
    1230:	e004      	b.n	123c <usart_read_buffer_wait+0x84>
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1232:	7e33      	ldrb	r3, [r6, #24]
    1234:	423b      	tst	r3, r7
    1236:	d1d9      	bne.n	11ec <usart_read_buffer_wait+0x34>
    1238:	4b03      	ldr	r3, [pc, #12]	; (1248 <usart_read_buffer_wait+0x90>)
    123a:	e7cf      	b.n	11dc <usart_read_buffer_wait+0x24>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    123c:	b004      	add	sp, #16
    123e:	bc04      	pop	{r2}
    1240:	4692      	mov	sl, r2
    1242:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1244:	00001091 	.word	0x00001091
    1248:	0000ffff 	.word	0x0000ffff

0000124c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    124c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    124e:	0080      	lsls	r0, r0, #2
    1250:	4b60      	ldr	r3, [pc, #384]	; (13d4 <_usart_interrupt_handler+0x188>)
    1252:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1254:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1256:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1258:	2b00      	cmp	r3, #0
    125a:	d1fc      	bne.n	1256 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    125c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    125e:	7da6      	ldrb	r6, [r4, #22]
    1260:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1262:	2330      	movs	r3, #48	; 0x30
    1264:	5ceb      	ldrb	r3, [r5, r3]
    1266:	2231      	movs	r2, #49	; 0x31
    1268:	5caf      	ldrb	r7, [r5, r2]
    126a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    126c:	07f3      	lsls	r3, r6, #31
    126e:	d522      	bpl.n	12b6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1270:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1272:	b29b      	uxth	r3, r3
    1274:	2b00      	cmp	r3, #0
    1276:	d01c      	beq.n	12b2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1278:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    127a:	7813      	ldrb	r3, [r2, #0]
    127c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    127e:	1c51      	adds	r1, r2, #1
    1280:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1282:	7969      	ldrb	r1, [r5, #5]
    1284:	2901      	cmp	r1, #1
    1286:	d001      	beq.n	128c <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1288:	b29b      	uxth	r3, r3
    128a:	e004      	b.n	1296 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    128c:	7851      	ldrb	r1, [r2, #1]
    128e:	0209      	lsls	r1, r1, #8
    1290:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1292:	3202      	adds	r2, #2
    1294:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1296:	05db      	lsls	r3, r3, #23
    1298:	0ddb      	lsrs	r3, r3, #23
    129a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    129c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    129e:	3b01      	subs	r3, #1
    12a0:	b29b      	uxth	r3, r3
    12a2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    12a4:	2b00      	cmp	r3, #0
    12a6:	d106      	bne.n	12b6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    12a8:	3301      	adds	r3, #1
    12aa:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    12ac:	3301      	adds	r3, #1
    12ae:	75a3      	strb	r3, [r4, #22]
    12b0:	e001      	b.n	12b6 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    12b2:	2301      	movs	r3, #1
    12b4:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    12b6:	07b3      	lsls	r3, r6, #30
    12b8:	d509      	bpl.n	12ce <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    12ba:	2302      	movs	r3, #2
    12bc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    12be:	2200      	movs	r2, #0
    12c0:	3331      	adds	r3, #49	; 0x31
    12c2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    12c4:	07fb      	lsls	r3, r7, #31
    12c6:	d502      	bpl.n	12ce <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    12c8:	0028      	movs	r0, r5
    12ca:	68eb      	ldr	r3, [r5, #12]
    12cc:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    12ce:	0773      	lsls	r3, r6, #29
    12d0:	d560      	bpl.n	1394 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    12d2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    12d4:	b29b      	uxth	r3, r3
    12d6:	2b00      	cmp	r3, #0
    12d8:	d05a      	beq.n	1390 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    12da:	8b63      	ldrh	r3, [r4, #26]
    12dc:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    12de:	071a      	lsls	r2, r3, #28
    12e0:	d402      	bmi.n	12e8 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    12e2:	223f      	movs	r2, #63	; 0x3f
    12e4:	4013      	ands	r3, r2
    12e6:	e001      	b.n	12ec <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    12e8:	2237      	movs	r2, #55	; 0x37
    12ea:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    12ec:	2b00      	cmp	r3, #0
    12ee:	d02d      	beq.n	134c <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    12f0:	079a      	lsls	r2, r3, #30
    12f2:	d505      	bpl.n	1300 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    12f4:	221a      	movs	r2, #26
    12f6:	2332      	movs	r3, #50	; 0x32
    12f8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    12fa:	3b30      	subs	r3, #48	; 0x30
    12fc:	8363      	strh	r3, [r4, #26]
    12fe:	e01f      	b.n	1340 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1300:	075a      	lsls	r2, r3, #29
    1302:	d505      	bpl.n	1310 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1304:	221e      	movs	r2, #30
    1306:	2332      	movs	r3, #50	; 0x32
    1308:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    130a:	3b2e      	subs	r3, #46	; 0x2e
    130c:	8363      	strh	r3, [r4, #26]
    130e:	e017      	b.n	1340 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1310:	07da      	lsls	r2, r3, #31
    1312:	d505      	bpl.n	1320 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1314:	2213      	movs	r2, #19
    1316:	2332      	movs	r3, #50	; 0x32
    1318:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    131a:	3b31      	subs	r3, #49	; 0x31
    131c:	8363      	strh	r3, [r4, #26]
    131e:	e00f      	b.n	1340 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1320:	06da      	lsls	r2, r3, #27
    1322:	d505      	bpl.n	1330 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1324:	2242      	movs	r2, #66	; 0x42
    1326:	2332      	movs	r3, #50	; 0x32
    1328:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    132a:	3b22      	subs	r3, #34	; 0x22
    132c:	8363      	strh	r3, [r4, #26]
    132e:	e007      	b.n	1340 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1330:	2220      	movs	r2, #32
    1332:	421a      	tst	r2, r3
    1334:	d004      	beq.n	1340 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1336:	3221      	adds	r2, #33	; 0x21
    1338:	2332      	movs	r3, #50	; 0x32
    133a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    133c:	3b12      	subs	r3, #18
    133e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1340:	077b      	lsls	r3, r7, #29
    1342:	d527      	bpl.n	1394 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1344:	0028      	movs	r0, r5
    1346:	696b      	ldr	r3, [r5, #20]
    1348:	4798      	blx	r3
    134a:	e023      	b.n	1394 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    134c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    134e:	05db      	lsls	r3, r3, #23
    1350:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1352:	b2da      	uxtb	r2, r3
    1354:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1356:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1358:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    135a:	1c51      	adds	r1, r2, #1
    135c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    135e:	7969      	ldrb	r1, [r5, #5]
    1360:	2901      	cmp	r1, #1
    1362:	d104      	bne.n	136e <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1364:	0a1b      	lsrs	r3, r3, #8
    1366:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1368:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    136a:	3301      	adds	r3, #1
    136c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    136e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1370:	3b01      	subs	r3, #1
    1372:	b29b      	uxth	r3, r3
    1374:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1376:	2b00      	cmp	r3, #0
    1378:	d10c      	bne.n	1394 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    137a:	3304      	adds	r3, #4
    137c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    137e:	2200      	movs	r2, #0
    1380:	332e      	adds	r3, #46	; 0x2e
    1382:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1384:	07bb      	lsls	r3, r7, #30
    1386:	d505      	bpl.n	1394 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1388:	0028      	movs	r0, r5
    138a:	692b      	ldr	r3, [r5, #16]
    138c:	4798      	blx	r3
    138e:	e001      	b.n	1394 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1390:	2304      	movs	r3, #4
    1392:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1394:	06f3      	lsls	r3, r6, #27
    1396:	d507      	bpl.n	13a8 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1398:	2310      	movs	r3, #16
    139a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    139c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    139e:	06fb      	lsls	r3, r7, #27
    13a0:	d502      	bpl.n	13a8 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    13a2:	0028      	movs	r0, r5
    13a4:	69eb      	ldr	r3, [r5, #28]
    13a6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    13a8:	06b3      	lsls	r3, r6, #26
    13aa:	d507      	bpl.n	13bc <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    13ac:	2320      	movs	r3, #32
    13ae:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    13b0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    13b2:	073b      	lsls	r3, r7, #28
    13b4:	d502      	bpl.n	13bc <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    13b6:	0028      	movs	r0, r5
    13b8:	69ab      	ldr	r3, [r5, #24]
    13ba:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    13bc:	0733      	lsls	r3, r6, #28
    13be:	d507      	bpl.n	13d0 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    13c0:	2308      	movs	r3, #8
    13c2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    13c4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    13c6:	06bb      	lsls	r3, r7, #26
    13c8:	d502      	bpl.n	13d0 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    13ca:	6a2b      	ldr	r3, [r5, #32]
    13cc:	0028      	movs	r0, r5
    13ce:	4798      	blx	r3
		}
	}
#endif
}
    13d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13d2:	46c0      	nop			; (mov r8, r8)
    13d4:	200007b0 	.word	0x200007b0

000013d8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    13d8:	b510      	push	{r4, lr}
	switch (clock_source) {
    13da:	2808      	cmp	r0, #8
    13dc:	d803      	bhi.n	13e6 <system_clock_source_get_hz+0xe>
    13de:	0080      	lsls	r0, r0, #2
    13e0:	4b1b      	ldr	r3, [pc, #108]	; (1450 <system_clock_source_get_hz+0x78>)
    13e2:	581b      	ldr	r3, [r3, r0]
    13e4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    13e6:	2000      	movs	r0, #0
    13e8:	e030      	b.n	144c <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    13ea:	4b1a      	ldr	r3, [pc, #104]	; (1454 <system_clock_source_get_hz+0x7c>)
    13ec:	6918      	ldr	r0, [r3, #16]
    13ee:	e02d      	b.n	144c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    13f0:	4b19      	ldr	r3, [pc, #100]	; (1458 <system_clock_source_get_hz+0x80>)
    13f2:	6a1b      	ldr	r3, [r3, #32]
    13f4:	059b      	lsls	r3, r3, #22
    13f6:	0f9b      	lsrs	r3, r3, #30
    13f8:	4818      	ldr	r0, [pc, #96]	; (145c <system_clock_source_get_hz+0x84>)
    13fa:	40d8      	lsrs	r0, r3
    13fc:	e026      	b.n	144c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    13fe:	4b15      	ldr	r3, [pc, #84]	; (1454 <system_clock_source_get_hz+0x7c>)
    1400:	6958      	ldr	r0, [r3, #20]
    1402:	e023      	b.n	144c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1404:	4b13      	ldr	r3, [pc, #76]	; (1454 <system_clock_source_get_hz+0x7c>)
    1406:	681b      	ldr	r3, [r3, #0]
    1408:	2002      	movs	r0, #2
    140a:	4018      	ands	r0, r3
    140c:	d01e      	beq.n	144c <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    140e:	4912      	ldr	r1, [pc, #72]	; (1458 <system_clock_source_get_hz+0x80>)
    1410:	2210      	movs	r2, #16
    1412:	68cb      	ldr	r3, [r1, #12]
    1414:	421a      	tst	r2, r3
    1416:	d0fc      	beq.n	1412 <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1418:	4b0e      	ldr	r3, [pc, #56]	; (1454 <system_clock_source_get_hz+0x7c>)
    141a:	681b      	ldr	r3, [r3, #0]
    141c:	075b      	lsls	r3, r3, #29
    141e:	d514      	bpl.n	144a <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1420:	2000      	movs	r0, #0
    1422:	4b0f      	ldr	r3, [pc, #60]	; (1460 <system_clock_source_get_hz+0x88>)
    1424:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1426:	4b0b      	ldr	r3, [pc, #44]	; (1454 <system_clock_source_get_hz+0x7c>)
    1428:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    142a:	041b      	lsls	r3, r3, #16
    142c:	0c1b      	lsrs	r3, r3, #16
    142e:	4358      	muls	r0, r3
    1430:	e00c      	b.n	144c <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1432:	2350      	movs	r3, #80	; 0x50
    1434:	4a08      	ldr	r2, [pc, #32]	; (1458 <system_clock_source_get_hz+0x80>)
    1436:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1438:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    143a:	075b      	lsls	r3, r3, #29
    143c:	d506      	bpl.n	144c <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    143e:	4b05      	ldr	r3, [pc, #20]	; (1454 <system_clock_source_get_hz+0x7c>)
    1440:	68d8      	ldr	r0, [r3, #12]
    1442:	e003      	b.n	144c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1444:	2080      	movs	r0, #128	; 0x80
    1446:	0200      	lsls	r0, r0, #8
    1448:	e000      	b.n	144c <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    144a:	4806      	ldr	r0, [pc, #24]	; (1464 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    144c:	bd10      	pop	{r4, pc}
    144e:	46c0      	nop			; (mov r8, r8)
    1450:	00005f2c 	.word	0x00005f2c
    1454:	200000b8 	.word	0x200000b8
    1458:	40000800 	.word	0x40000800
    145c:	007a1200 	.word	0x007a1200
    1460:	00001b5d 	.word	0x00001b5d
    1464:	02dc6c00 	.word	0x02dc6c00

00001468 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1468:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    146a:	4c0c      	ldr	r4, [pc, #48]	; (149c <system_clock_source_osc8m_set_config+0x34>)
    146c:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    146e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1470:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1472:	7842      	ldrb	r2, [r0, #1]
    1474:	2001      	movs	r0, #1
    1476:	4002      	ands	r2, r0
    1478:	0192      	lsls	r2, r2, #6
    147a:	2640      	movs	r6, #64	; 0x40
    147c:	43b3      	bics	r3, r6
    147e:	4313      	orrs	r3, r2
    1480:	0002      	movs	r2, r0
    1482:	402a      	ands	r2, r5
    1484:	01d2      	lsls	r2, r2, #7
    1486:	307f      	adds	r0, #127	; 0x7f
    1488:	4383      	bics	r3, r0
    148a:	4313      	orrs	r3, r2
    148c:	2203      	movs	r2, #3
    148e:	400a      	ands	r2, r1
    1490:	0212      	lsls	r2, r2, #8
    1492:	4903      	ldr	r1, [pc, #12]	; (14a0 <system_clock_source_osc8m_set_config+0x38>)
    1494:	400b      	ands	r3, r1
    1496:	4313      	orrs	r3, r2
    1498:	6223      	str	r3, [r4, #32]
}
    149a:	bd70      	pop	{r4, r5, r6, pc}
    149c:	40000800 	.word	0x40000800
    14a0:	fffffcff 	.word	0xfffffcff

000014a4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    14a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    14a6:	4657      	mov	r7, sl
    14a8:	464e      	mov	r6, r9
    14aa:	4645      	mov	r5, r8
    14ac:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    14ae:	4e1c      	ldr	r6, [pc, #112]	; (1520 <system_clock_source_osc32k_set_config+0x7c>)
    14b0:	69b3      	ldr	r3, [r6, #24]
    14b2:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    14b4:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    14b6:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    14b8:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    14ba:	78c3      	ldrb	r3, [r0, #3]
    14bc:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    14be:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    14c0:	7883      	ldrb	r3, [r0, #2]
    14c2:	2001      	movs	r0, #1
    14c4:	4003      	ands	r3, r0
    14c6:	009b      	lsls	r3, r3, #2
    14c8:	469a      	mov	sl, r3
    14ca:	2204      	movs	r2, #4
    14cc:	4690      	mov	r8, r2
    14ce:	4662      	mov	r2, ip
    14d0:	4643      	mov	r3, r8
    14d2:	439a      	bics	r2, r3
    14d4:	0013      	movs	r3, r2
    14d6:	4652      	mov	r2, sl
    14d8:	431a      	orrs	r2, r3
    14da:	0013      	movs	r3, r2
    14dc:	4001      	ands	r1, r0
    14de:	00c9      	lsls	r1, r1, #3
    14e0:	2208      	movs	r2, #8
    14e2:	4393      	bics	r3, r2
    14e4:	430b      	orrs	r3, r1
    14e6:	464a      	mov	r2, r9
    14e8:	4002      	ands	r2, r0
    14ea:	0192      	lsls	r2, r2, #6
    14ec:	2140      	movs	r1, #64	; 0x40
    14ee:	438b      	bics	r3, r1
    14f0:	4313      	orrs	r3, r2
    14f2:	4007      	ands	r7, r0
    14f4:	01ff      	lsls	r7, r7, #7
    14f6:	2280      	movs	r2, #128	; 0x80
    14f8:	4393      	bics	r3, r2
    14fa:	433b      	orrs	r3, r7
    14fc:	3a79      	subs	r2, #121	; 0x79
    14fe:	4015      	ands	r5, r2
    1500:	022d      	lsls	r5, r5, #8
    1502:	4f08      	ldr	r7, [pc, #32]	; (1524 <system_clock_source_osc32k_set_config+0x80>)
    1504:	403b      	ands	r3, r7
    1506:	432b      	orrs	r3, r5
    1508:	4004      	ands	r4, r0
    150a:	0320      	lsls	r0, r4, #12
    150c:	4c06      	ldr	r4, [pc, #24]	; (1528 <system_clock_source_osc32k_set_config+0x84>)
    150e:	401c      	ands	r4, r3
    1510:	4304      	orrs	r4, r0
    1512:	61b4      	str	r4, [r6, #24]
}
    1514:	bc1c      	pop	{r2, r3, r4}
    1516:	4690      	mov	r8, r2
    1518:	4699      	mov	r9, r3
    151a:	46a2      	mov	sl, r4
    151c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    151e:	46c0      	nop			; (mov r8, r8)
    1520:	40000800 	.word	0x40000800
    1524:	fffff8ff 	.word	0xfffff8ff
    1528:	ffffefff 	.word	0xffffefff

0000152c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    152c:	b5f0      	push	{r4, r5, r6, r7, lr}
    152e:	465f      	mov	r7, fp
    1530:	4656      	mov	r6, sl
    1532:	464d      	mov	r5, r9
    1534:	4644      	mov	r4, r8
    1536:	b4f0      	push	{r4, r5, r6, r7}
    1538:	b083      	sub	sp, #12
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    153a:	4e2e      	ldr	r6, [pc, #184]	; (15f4 <system_clock_source_xosc32k_set_config+0xc8>)
    153c:	8ab3      	ldrh	r3, [r6, #20]
    153e:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    1540:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1542:	7803      	ldrb	r3, [r0, #0]
    1544:	425a      	negs	r2, r3
    1546:	415a      	adcs	r2, r3
    1548:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    154a:	7883      	ldrb	r3, [r0, #2]
    154c:	469b      	mov	fp, r3
	temp.bit.EN1K = config->enable_1khz_output;
    154e:	78c3      	ldrb	r3, [r0, #3]
	temp.bit.EN32K = config->enable_32khz_output;
    1550:	7902      	ldrb	r2, [r0, #4]
    1552:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1554:	7b47      	ldrb	r7, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1556:	7b02      	ldrb	r2, [r0, #12]
    1558:	9201      	str	r2, [sp, #4]
	temp.bit.WRTLOCK  = config->write_once;
    155a:	7b84      	ldrb	r4, [r0, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    155c:	6882      	ldr	r2, [r0, #8]
    155e:	4826      	ldr	r0, [pc, #152]	; (15f8 <system_clock_source_xosc32k_set_config+0xcc>)
    1560:	6142      	str	r2, [r0, #20]

	SYSCTRL->XOSC32K = temp;
    1562:	2001      	movs	r0, #1
    1564:	464a      	mov	r2, r9
    1566:	0092      	lsls	r2, r2, #2
    1568:	4691      	mov	r9, r2
    156a:	2204      	movs	r2, #4
    156c:	4692      	mov	sl, r2
    156e:	4662      	mov	r2, ip
    1570:	4651      	mov	r1, sl
    1572:	438a      	bics	r2, r1
    1574:	4694      	mov	ip, r2
    1576:	464a      	mov	r2, r9
    1578:	4661      	mov	r1, ip
    157a:	430a      	orrs	r2, r1
    157c:	4694      	mov	ip, r2
    157e:	4642      	mov	r2, r8
    1580:	4002      	ands	r2, r0
    1582:	00d2      	lsls	r2, r2, #3
    1584:	4690      	mov	r8, r2
    1586:	2208      	movs	r2, #8
    1588:	4691      	mov	r9, r2
    158a:	4662      	mov	r2, ip
    158c:	4649      	mov	r1, r9
    158e:	438a      	bics	r2, r1
    1590:	4694      	mov	ip, r2
    1592:	4642      	mov	r2, r8
    1594:	4661      	mov	r1, ip
    1596:	430a      	orrs	r2, r1
    1598:	4694      	mov	ip, r2
    159a:	4003      	ands	r3, r0
    159c:	011b      	lsls	r3, r3, #4
    159e:	2210      	movs	r2, #16
    15a0:	4690      	mov	r8, r2
    15a2:	4662      	mov	r2, ip
    15a4:	4641      	mov	r1, r8
    15a6:	438a      	bics	r2, r1
    15a8:	4313      	orrs	r3, r2
    15aa:	4659      	mov	r1, fp
    15ac:	4001      	ands	r1, r0
    15ae:	0149      	lsls	r1, r1, #5
    15b0:	2220      	movs	r2, #32
    15b2:	4393      	bics	r3, r2
    15b4:	430b      	orrs	r3, r1
    15b6:	9a01      	ldr	r2, [sp, #4]
    15b8:	4002      	ands	r2, r0
    15ba:	0192      	lsls	r2, r2, #6
    15bc:	2140      	movs	r1, #64	; 0x40
    15be:	438b      	bics	r3, r1
    15c0:	4313      	orrs	r3, r2
    15c2:	4007      	ands	r7, r0
    15c4:	01ff      	lsls	r7, r7, #7
    15c6:	2280      	movs	r2, #128	; 0x80
    15c8:	4393      	bics	r3, r2
    15ca:	433b      	orrs	r3, r7
    15cc:	3a79      	subs	r2, #121	; 0x79
    15ce:	4015      	ands	r5, r2
    15d0:	022d      	lsls	r5, r5, #8
    15d2:	4f0a      	ldr	r7, [pc, #40]	; (15fc <system_clock_source_xosc32k_set_config+0xd0>)
    15d4:	403b      	ands	r3, r7
    15d6:	432b      	orrs	r3, r5
    15d8:	4004      	ands	r4, r0
    15da:	0320      	lsls	r0, r4, #12
    15dc:	4c08      	ldr	r4, [pc, #32]	; (1600 <system_clock_source_xosc32k_set_config+0xd4>)
    15de:	401c      	ands	r4, r3
    15e0:	4304      	orrs	r4, r0
    15e2:	82b4      	strh	r4, [r6, #20]
}
    15e4:	b003      	add	sp, #12
    15e6:	bc3c      	pop	{r2, r3, r4, r5}
    15e8:	4690      	mov	r8, r2
    15ea:	4699      	mov	r9, r3
    15ec:	46a2      	mov	sl, r4
    15ee:	46ab      	mov	fp, r5
    15f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15f2:	46c0      	nop			; (mov r8, r8)
    15f4:	40000800 	.word	0x40000800
    15f8:	200000b8 	.word	0x200000b8
    15fc:	fffff8ff 	.word	0xfffff8ff
    1600:	ffffefff 	.word	0xffffefff

00001604 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1604:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1606:	7a03      	ldrb	r3, [r0, #8]
    1608:	069b      	lsls	r3, r3, #26
    160a:	0c1a      	lsrs	r2, r3, #16
    160c:	8943      	ldrh	r3, [r0, #10]
    160e:	059b      	lsls	r3, r3, #22
    1610:	0d9b      	lsrs	r3, r3, #22
    1612:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1614:	4c19      	ldr	r4, [pc, #100]	; (167c <system_clock_source_dfll_set_config+0x78>)
    1616:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    1618:	7981      	ldrb	r1, [r0, #6]
    161a:	79c3      	ldrb	r3, [r0, #7]
    161c:	4319      	orrs	r1, r3
    161e:	8843      	ldrh	r3, [r0, #2]
    1620:	8882      	ldrh	r2, [r0, #4]
    1622:	4313      	orrs	r3, r2
    1624:	430b      	orrs	r3, r1
    1626:	7842      	ldrb	r2, [r0, #1]
    1628:	01d2      	lsls	r2, r2, #7
    162a:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    162c:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    162e:	7803      	ldrb	r3, [r0, #0]
    1630:	2b04      	cmp	r3, #4
    1632:	d10f      	bne.n	1654 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1634:	7b03      	ldrb	r3, [r0, #12]
    1636:	069b      	lsls	r3, r3, #26
    1638:	8a02      	ldrh	r2, [r0, #16]
    163a:	4313      	orrs	r3, r2
    163c:	0019      	movs	r1, r3
    163e:	89c3      	ldrh	r3, [r0, #14]
    1640:	041b      	lsls	r3, r3, #16
    1642:	4a0f      	ldr	r2, [pc, #60]	; (1680 <system_clock_source_dfll_set_config+0x7c>)
    1644:	4013      	ands	r3, r2
    1646:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1648:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    164a:	6821      	ldr	r1, [r4, #0]
    164c:	2304      	movs	r3, #4
    164e:	430b      	orrs	r3, r1
    1650:	6023      	str	r3, [r4, #0]
    1652:	e011      	b.n	1678 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1654:	2b20      	cmp	r3, #32
    1656:	d10f      	bne.n	1678 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1658:	7b03      	ldrb	r3, [r0, #12]
    165a:	069b      	lsls	r3, r3, #26
    165c:	8a02      	ldrh	r2, [r0, #16]
    165e:	4313      	orrs	r3, r2
    1660:	0019      	movs	r1, r3
    1662:	89c3      	ldrh	r3, [r0, #14]
    1664:	041b      	lsls	r3, r3, #16
    1666:	4a06      	ldr	r2, [pc, #24]	; (1680 <system_clock_source_dfll_set_config+0x7c>)
    1668:	4013      	ands	r3, r2
    166a:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    166c:	4a03      	ldr	r2, [pc, #12]	; (167c <system_clock_source_dfll_set_config+0x78>)
    166e:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1670:	6813      	ldr	r3, [r2, #0]
    1672:	4904      	ldr	r1, [pc, #16]	; (1684 <system_clock_source_dfll_set_config+0x80>)
    1674:	430b      	orrs	r3, r1
    1676:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1678:	bd10      	pop	{r4, pc}
    167a:	46c0      	nop			; (mov r8, r8)
    167c:	200000b8 	.word	0x200000b8
    1680:	03ff0000 	.word	0x03ff0000
    1684:	00000424 	.word	0x00000424

00001688 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1688:	2808      	cmp	r0, #8
    168a:	d803      	bhi.n	1694 <system_clock_source_enable+0xc>
    168c:	0080      	lsls	r0, r0, #2
    168e:	4b25      	ldr	r3, [pc, #148]	; (1724 <system_clock_source_enable+0x9c>)
    1690:	581b      	ldr	r3, [r3, r0]
    1692:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1694:	2017      	movs	r0, #23
    1696:	e044      	b.n	1722 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1698:	4a23      	ldr	r2, [pc, #140]	; (1728 <system_clock_source_enable+0xa0>)
    169a:	6a11      	ldr	r1, [r2, #32]
    169c:	2302      	movs	r3, #2
    169e:	430b      	orrs	r3, r1
    16a0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    16a2:	2000      	movs	r0, #0
    16a4:	e03d      	b.n	1722 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    16a6:	4a20      	ldr	r2, [pc, #128]	; (1728 <system_clock_source_enable+0xa0>)
    16a8:	6991      	ldr	r1, [r2, #24]
    16aa:	2302      	movs	r3, #2
    16ac:	430b      	orrs	r3, r1
    16ae:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16b0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    16b2:	e036      	b.n	1722 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    16b4:	4a1c      	ldr	r2, [pc, #112]	; (1728 <system_clock_source_enable+0xa0>)
    16b6:	8a11      	ldrh	r1, [r2, #16]
    16b8:	2302      	movs	r3, #2
    16ba:	430b      	orrs	r3, r1
    16bc:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16be:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    16c0:	e02f      	b.n	1722 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    16c2:	4a19      	ldr	r2, [pc, #100]	; (1728 <system_clock_source_enable+0xa0>)
    16c4:	8a91      	ldrh	r1, [r2, #20]
    16c6:	2302      	movs	r3, #2
    16c8:	430b      	orrs	r3, r1
    16ca:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16cc:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    16ce:	e028      	b.n	1722 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16d0:	4916      	ldr	r1, [pc, #88]	; (172c <system_clock_source_enable+0xa4>)
    16d2:	680b      	ldr	r3, [r1, #0]
    16d4:	2202      	movs	r2, #2
    16d6:	4313      	orrs	r3, r2
    16d8:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    16da:	4b13      	ldr	r3, [pc, #76]	; (1728 <system_clock_source_enable+0xa0>)
    16dc:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    16de:	0019      	movs	r1, r3
    16e0:	320e      	adds	r2, #14
    16e2:	68cb      	ldr	r3, [r1, #12]
    16e4:	421a      	tst	r2, r3
    16e6:	d0fc      	beq.n	16e2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    16e8:	4a10      	ldr	r2, [pc, #64]	; (172c <system_clock_source_enable+0xa4>)
    16ea:	6891      	ldr	r1, [r2, #8]
    16ec:	4b0e      	ldr	r3, [pc, #56]	; (1728 <system_clock_source_enable+0xa0>)
    16ee:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    16f0:	6852      	ldr	r2, [r2, #4]
    16f2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    16f4:	2200      	movs	r2, #0
    16f6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    16f8:	0019      	movs	r1, r3
    16fa:	3210      	adds	r2, #16
    16fc:	68cb      	ldr	r3, [r1, #12]
    16fe:	421a      	tst	r2, r3
    1700:	d0fc      	beq.n	16fc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1702:	4b0a      	ldr	r3, [pc, #40]	; (172c <system_clock_source_enable+0xa4>)
    1704:	681b      	ldr	r3, [r3, #0]
    1706:	b29b      	uxth	r3, r3
    1708:	4a07      	ldr	r2, [pc, #28]	; (1728 <system_clock_source_enable+0xa0>)
    170a:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    170c:	2000      	movs	r0, #0
    170e:	e008      	b.n	1722 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1710:	4905      	ldr	r1, [pc, #20]	; (1728 <system_clock_source_enable+0xa0>)
    1712:	2244      	movs	r2, #68	; 0x44
    1714:	5c88      	ldrb	r0, [r1, r2]
    1716:	2302      	movs	r3, #2
    1718:	4303      	orrs	r3, r0
    171a:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    171c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    171e:	e000      	b.n	1722 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1720:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1722:	4770      	bx	lr
    1724:	00005f50 	.word	0x00005f50
    1728:	40000800 	.word	0x40000800
    172c:	200000b8 	.word	0x200000b8

00001730 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1730:	b5f0      	push	{r4, r5, r6, r7, lr}
    1732:	4657      	mov	r7, sl
    1734:	464e      	mov	r6, r9
    1736:	4645      	mov	r5, r8
    1738:	b4e0      	push	{r5, r6, r7}
    173a:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    173c:	22c2      	movs	r2, #194	; 0xc2
    173e:	00d2      	lsls	r2, r2, #3
    1740:	4b62      	ldr	r3, [pc, #392]	; (18cc <system_clock_init+0x19c>)
    1742:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1744:	4962      	ldr	r1, [pc, #392]	; (18d0 <system_clock_init+0x1a0>)
    1746:	684b      	ldr	r3, [r1, #4]
    1748:	221e      	movs	r2, #30
    174a:	4393      	bics	r3, r2
    174c:	3a1a      	subs	r2, #26
    174e:	4313      	orrs	r3, r2
    1750:	604b      	str	r3, [r1, #4]
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    1752:	3a01      	subs	r2, #1
    1754:	ab01      	add	r3, sp, #4
    1756:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1758:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    175a:	4d5e      	ldr	r5, [pc, #376]	; (18d4 <system_clock_init+0x1a4>)
    175c:	b2e0      	uxtb	r0, r4
    175e:	a901      	add	r1, sp, #4
    1760:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1762:	3401      	adds	r4, #1
    1764:	2c25      	cmp	r4, #37	; 0x25
    1766:	d1f9      	bne.n	175c <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1768:	a80c      	add	r0, sp, #48	; 0x30
    176a:	2300      	movs	r3, #0
    176c:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    176e:	2280      	movs	r2, #128	; 0x80
    1770:	0212      	lsls	r2, r2, #8
    1772:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    1774:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    1776:	2201      	movs	r2, #1
    1778:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    177a:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    177c:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    177e:	2106      	movs	r1, #6
    1780:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    1782:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1784:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    1786:	4b54      	ldr	r3, [pc, #336]	; (18d8 <system_clock_init+0x1a8>)
    1788:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    178a:	2005      	movs	r0, #5
    178c:	4b53      	ldr	r3, [pc, #332]	; (18dc <system_clock_init+0x1ac>)
    178e:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1790:	494e      	ldr	r1, [pc, #312]	; (18cc <system_clock_init+0x19c>)
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1792:	2202      	movs	r2, #2

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1794:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1796:	421a      	tst	r2, r3
    1798:	d0fc      	beq.n	1794 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    179a:	494c      	ldr	r1, [pc, #304]	; (18cc <system_clock_init+0x19c>)
    179c:	8a8a      	ldrh	r2, [r1, #20]
    179e:	2380      	movs	r3, #128	; 0x80
    17a0:	4313      	orrs	r3, r2
    17a2:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    17a4:	4c4e      	ldr	r4, [pc, #312]	; (18e0 <system_clock_init+0x1b0>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    17a6:	6823      	ldr	r3, [r4, #0]
    17a8:	04da      	lsls	r2, r3, #19
    17aa:	6988      	ldr	r0, [r1, #24]
    17ac:	0e52      	lsrs	r2, r2, #25
    17ae:	0412      	lsls	r2, r2, #16
    17b0:	4b4c      	ldr	r3, [pc, #304]	; (18e4 <system_clock_init+0x1b4>)
    17b2:	4003      	ands	r3, r0
    17b4:	4313      	orrs	r3, r2
    17b6:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    17b8:	a80a      	add	r0, sp, #40	; 0x28
    17ba:	2301      	movs	r3, #1
    17bc:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    17be:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    17c0:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    17c2:	2207      	movs	r2, #7
    17c4:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    17c6:	2500      	movs	r5, #0
    17c8:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    17ca:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    17cc:	4b46      	ldr	r3, [pc, #280]	; (18e8 <system_clock_init+0x1b8>)
    17ce:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    17d0:	2004      	movs	r0, #4
    17d2:	4b42      	ldr	r3, [pc, #264]	; (18dc <system_clock_init+0x1ac>)
    17d4:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    17d6:	ab05      	add	r3, sp, #20
    17d8:	2200      	movs	r2, #0
    17da:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    17dc:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    17de:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    17e0:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    17e2:	213f      	movs	r1, #63	; 0x3f
    17e4:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    17e6:	393b      	subs	r1, #59	; 0x3b
    17e8:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    17ea:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    17ec:	6823      	ldr	r3, [r4, #0]
    17ee:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    17f0:	2b3f      	cmp	r3, #63	; 0x3f
    17f2:	d100      	bne.n	17f6 <system_clock_init+0xc6>
		coarse = 0x1f;
    17f4:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    17f6:	a805      	add	r0, sp, #20
    17f8:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    17fa:	23b7      	movs	r3, #183	; 0xb7
    17fc:	00db      	lsls	r3, r3, #3
    17fe:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1800:	2307      	movs	r3, #7
    1802:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1804:	3338      	adds	r3, #56	; 0x38
    1806:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1808:	4b38      	ldr	r3, [pc, #224]	; (18ec <system_clock_init+0x1bc>)
    180a:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    180c:	a804      	add	r0, sp, #16
    180e:	2500      	movs	r5, #0
    1810:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1812:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1814:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1816:	4b36      	ldr	r3, [pc, #216]	; (18f0 <system_clock_init+0x1c0>)
    1818:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    181a:	2006      	movs	r0, #6
    181c:	4b2f      	ldr	r3, [pc, #188]	; (18dc <system_clock_init+0x1ac>)
    181e:	4699      	mov	r9, r3
    1820:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1822:	4b34      	ldr	r3, [pc, #208]	; (18f4 <system_clock_init+0x1c4>)
    1824:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1826:	ac01      	add	r4, sp, #4
    1828:	2601      	movs	r6, #1
    182a:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    182c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    182e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1830:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1832:	2305      	movs	r3, #5
    1834:	7023      	strb	r3, [r4, #0]
    1836:	0021      	movs	r1, r4
    1838:	2001      	movs	r0, #1
    183a:	4b2f      	ldr	r3, [pc, #188]	; (18f8 <system_clock_init+0x1c8>)
    183c:	4698      	mov	r8, r3
    183e:	4798      	blx	r3
    1840:	2001      	movs	r0, #1
    1842:	4f2e      	ldr	r7, [pc, #184]	; (18fc <system_clock_init+0x1cc>)
    1844:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1846:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    1848:	7265      	strb	r5, [r4, #9]
    184a:	2304      	movs	r3, #4
    184c:	7023      	strb	r3, [r4, #0]
    184e:	331c      	adds	r3, #28
    1850:	469a      	mov	sl, r3
    1852:	6063      	str	r3, [r4, #4]
    1854:	7226      	strb	r6, [r4, #8]
    1856:	0021      	movs	r1, r4
    1858:	2002      	movs	r0, #2
    185a:	47c0      	blx	r8
    185c:	2002      	movs	r0, #2
    185e:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1860:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1862:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1864:	7265      	strb	r5, [r4, #9]
    1866:	2303      	movs	r3, #3
    1868:	7023      	strb	r3, [r4, #0]
    186a:	4653      	mov	r3, sl
    186c:	6063      	str	r3, [r4, #4]
    186e:	0021      	movs	r1, r4
    1870:	2004      	movs	r0, #4
    1872:	47c0      	blx	r8
    1874:	2004      	movs	r0, #4
    1876:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1878:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    187a:	0021      	movs	r1, r4
    187c:	2000      	movs	r0, #0
    187e:	4b15      	ldr	r3, [pc, #84]	; (18d4 <system_clock_init+0x1a4>)
    1880:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1882:	2000      	movs	r0, #0
    1884:	4b1e      	ldr	r3, [pc, #120]	; (1900 <system_clock_init+0x1d0>)
    1886:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1888:	2007      	movs	r0, #7
    188a:	47c8      	blx	r9

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    188c:	490f      	ldr	r1, [pc, #60]	; (18cc <system_clock_init+0x19c>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    188e:	22d0      	movs	r2, #208	; 0xd0

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1890:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1892:	4013      	ands	r3, r2
    1894:	2bd0      	cmp	r3, #208	; 0xd0
    1896:	d1fb      	bne.n	1890 <system_clock_init+0x160>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1898:	4a1a      	ldr	r2, [pc, #104]	; (1904 <system_clock_init+0x1d4>)
    189a:	2300      	movs	r3, #0
    189c:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    189e:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    18a0:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    18a2:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    18a4:	a901      	add	r1, sp, #4
    18a6:	2201      	movs	r2, #1
    18a8:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    18aa:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    18ac:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    18ae:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    18b0:	3307      	adds	r3, #7
    18b2:	700b      	strb	r3, [r1, #0]
    18b4:	2000      	movs	r0, #0
    18b6:	4b10      	ldr	r3, [pc, #64]	; (18f8 <system_clock_init+0x1c8>)
    18b8:	4798      	blx	r3
    18ba:	2000      	movs	r0, #0
    18bc:	4b0f      	ldr	r3, [pc, #60]	; (18fc <system_clock_init+0x1cc>)
    18be:	4798      	blx	r3
#endif
}
    18c0:	b010      	add	sp, #64	; 0x40
    18c2:	bc1c      	pop	{r2, r3, r4}
    18c4:	4690      	mov	r8, r2
    18c6:	4699      	mov	r9, r3
    18c8:	46a2      	mov	sl, r4
    18ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18cc:	40000800 	.word	0x40000800
    18d0:	41004000 	.word	0x41004000
    18d4:	00001b41 	.word	0x00001b41
    18d8:	0000152d 	.word	0x0000152d
    18dc:	00001689 	.word	0x00001689
    18e0:	00806024 	.word	0x00806024
    18e4:	ff80ffff 	.word	0xff80ffff
    18e8:	000014a5 	.word	0x000014a5
    18ec:	00001605 	.word	0x00001605
    18f0:	00001469 	.word	0x00001469
    18f4:	00001909 	.word	0x00001909
    18f8:	0000192d 	.word	0x0000192d
    18fc:	000019e5 	.word	0x000019e5
    1900:	00001ab5 	.word	0x00001ab5
    1904:	40000400 	.word	0x40000400

00001908 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1908:	4a06      	ldr	r2, [pc, #24]	; (1924 <system_gclk_init+0x1c>)
    190a:	6991      	ldr	r1, [r2, #24]
    190c:	2308      	movs	r3, #8
    190e:	430b      	orrs	r3, r1
    1910:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1912:	2201      	movs	r2, #1
    1914:	4b04      	ldr	r3, [pc, #16]	; (1928 <system_gclk_init+0x20>)
    1916:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1918:	0019      	movs	r1, r3
    191a:	780b      	ldrb	r3, [r1, #0]
    191c:	4213      	tst	r3, r2
    191e:	d1fc      	bne.n	191a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1920:	4770      	bx	lr
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	40000400 	.word	0x40000400
    1928:	40000c00 	.word	0x40000c00

0000192c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    192c:	b570      	push	{r4, r5, r6, lr}
    192e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1930:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1932:	780c      	ldrb	r4, [r1, #0]
    1934:	0224      	lsls	r4, r4, #8
    1936:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1938:	784b      	ldrb	r3, [r1, #1]
    193a:	2b00      	cmp	r3, #0
    193c:	d002      	beq.n	1944 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    193e:	2380      	movs	r3, #128	; 0x80
    1940:	02db      	lsls	r3, r3, #11
    1942:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1944:	7a4b      	ldrb	r3, [r1, #9]
    1946:	2b00      	cmp	r3, #0
    1948:	d002      	beq.n	1950 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    194a:	2380      	movs	r3, #128	; 0x80
    194c:	031b      	lsls	r3, r3, #12
    194e:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1950:	6848      	ldr	r0, [r1, #4]
    1952:	2801      	cmp	r0, #1
    1954:	d918      	bls.n	1988 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1956:	1e43      	subs	r3, r0, #1
    1958:	4218      	tst	r0, r3
    195a:	d110      	bne.n	197e <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    195c:	2802      	cmp	r0, #2
    195e:	d906      	bls.n	196e <system_gclk_gen_set_config+0x42>
    1960:	2302      	movs	r3, #2
    1962:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1964:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1966:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1968:	4298      	cmp	r0, r3
    196a:	d8fb      	bhi.n	1964 <system_gclk_gen_set_config+0x38>
    196c:	e000      	b.n	1970 <system_gclk_gen_set_config+0x44>
    196e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1970:	0212      	lsls	r2, r2, #8
    1972:	4332      	orrs	r2, r6
    1974:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1976:	2380      	movs	r3, #128	; 0x80
    1978:	035b      	lsls	r3, r3, #13
    197a:	431c      	orrs	r4, r3
    197c:	e004      	b.n	1988 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    197e:	0205      	lsls	r5, r0, #8
    1980:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1982:	2380      	movs	r3, #128	; 0x80
    1984:	029b      	lsls	r3, r3, #10
    1986:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1988:	7a0b      	ldrb	r3, [r1, #8]
    198a:	2b00      	cmp	r3, #0
    198c:	d002      	beq.n	1994 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    198e:	2380      	movs	r3, #128	; 0x80
    1990:	039b      	lsls	r3, r3, #14
    1992:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1994:	4a0f      	ldr	r2, [pc, #60]	; (19d4 <system_gclk_gen_set_config+0xa8>)
    1996:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1998:	b25b      	sxtb	r3, r3
    199a:	2b00      	cmp	r3, #0
    199c:	dbfb      	blt.n	1996 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    199e:	4b0e      	ldr	r3, [pc, #56]	; (19d8 <system_gclk_gen_set_config+0xac>)
    19a0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    19a2:	4b0e      	ldr	r3, [pc, #56]	; (19dc <system_gclk_gen_set_config+0xb0>)
    19a4:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19a6:	4a0b      	ldr	r2, [pc, #44]	; (19d4 <system_gclk_gen_set_config+0xa8>)
    19a8:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19aa:	b25b      	sxtb	r3, r3
    19ac:	2b00      	cmp	r3, #0
    19ae:	dbfb      	blt.n	19a8 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19b0:	4b08      	ldr	r3, [pc, #32]	; (19d4 <system_gclk_gen_set_config+0xa8>)
    19b2:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19b4:	001a      	movs	r2, r3
    19b6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    19b8:	b25b      	sxtb	r3, r3
    19ba:	2b00      	cmp	r3, #0
    19bc:	dbfb      	blt.n	19b6 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    19be:	4a05      	ldr	r2, [pc, #20]	; (19d4 <system_gclk_gen_set_config+0xa8>)
    19c0:	6851      	ldr	r1, [r2, #4]
    19c2:	2380      	movs	r3, #128	; 0x80
    19c4:	025b      	lsls	r3, r3, #9
    19c6:	400b      	ands	r3, r1
    19c8:	431c      	orrs	r4, r3
    19ca:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19cc:	4b04      	ldr	r3, [pc, #16]	; (19e0 <system_gclk_gen_set_config+0xb4>)
    19ce:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19d0:	bd70      	pop	{r4, r5, r6, pc}
    19d2:	46c0      	nop			; (mov r8, r8)
    19d4:	40000c00 	.word	0x40000c00
    19d8:	00000181 	.word	0x00000181
    19dc:	40000c08 	.word	0x40000c08
    19e0:	000001c1 	.word	0x000001c1

000019e4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    19e4:	b510      	push	{r4, lr}
    19e6:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19e8:	4a0b      	ldr	r2, [pc, #44]	; (1a18 <system_gclk_gen_enable+0x34>)
    19ea:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    19ec:	b25b      	sxtb	r3, r3
    19ee:	2b00      	cmp	r3, #0
    19f0:	dbfb      	blt.n	19ea <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19f2:	4b0a      	ldr	r3, [pc, #40]	; (1a1c <system_gclk_gen_enable+0x38>)
    19f4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    19f6:	4b0a      	ldr	r3, [pc, #40]	; (1a20 <system_gclk_gen_enable+0x3c>)
    19f8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19fa:	4a07      	ldr	r2, [pc, #28]	; (1a18 <system_gclk_gen_enable+0x34>)
    19fc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    19fe:	b25b      	sxtb	r3, r3
    1a00:	2b00      	cmp	r3, #0
    1a02:	dbfb      	blt.n	19fc <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a04:	4a04      	ldr	r2, [pc, #16]	; (1a18 <system_gclk_gen_enable+0x34>)
    1a06:	6853      	ldr	r3, [r2, #4]
    1a08:	2180      	movs	r1, #128	; 0x80
    1a0a:	0249      	lsls	r1, r1, #9
    1a0c:	430b      	orrs	r3, r1
    1a0e:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a10:	4b04      	ldr	r3, [pc, #16]	; (1a24 <system_gclk_gen_enable+0x40>)
    1a12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a14:	bd10      	pop	{r4, pc}
    1a16:	46c0      	nop			; (mov r8, r8)
    1a18:	40000c00 	.word	0x40000c00
    1a1c:	00000181 	.word	0x00000181
    1a20:	40000c04 	.word	0x40000c04
    1a24:	000001c1 	.word	0x000001c1

00001a28 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a28:	b570      	push	{r4, r5, r6, lr}
    1a2a:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a2c:	4a1a      	ldr	r2, [pc, #104]	; (1a98 <system_gclk_gen_get_hz+0x70>)
    1a2e:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a30:	b25b      	sxtb	r3, r3
    1a32:	2b00      	cmp	r3, #0
    1a34:	dbfb      	blt.n	1a2e <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a36:	4b19      	ldr	r3, [pc, #100]	; (1a9c <system_gclk_gen_get_hz+0x74>)
    1a38:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a3a:	4b19      	ldr	r3, [pc, #100]	; (1aa0 <system_gclk_gen_get_hz+0x78>)
    1a3c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a3e:	4a16      	ldr	r2, [pc, #88]	; (1a98 <system_gclk_gen_get_hz+0x70>)
    1a40:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a42:	b25b      	sxtb	r3, r3
    1a44:	2b00      	cmp	r3, #0
    1a46:	dbfb      	blt.n	1a40 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a48:	4e13      	ldr	r6, [pc, #76]	; (1a98 <system_gclk_gen_get_hz+0x70>)
    1a4a:	6870      	ldr	r0, [r6, #4]
    1a4c:	04c0      	lsls	r0, r0, #19
    1a4e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a50:	4b14      	ldr	r3, [pc, #80]	; (1aa4 <system_gclk_gen_get_hz+0x7c>)
    1a52:	4798      	blx	r3
    1a54:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a56:	4b12      	ldr	r3, [pc, #72]	; (1aa0 <system_gclk_gen_get_hz+0x78>)
    1a58:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a5a:	6876      	ldr	r6, [r6, #4]
    1a5c:	02f6      	lsls	r6, r6, #11
    1a5e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1a60:	4b11      	ldr	r3, [pc, #68]	; (1aa8 <system_gclk_gen_get_hz+0x80>)
    1a62:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a64:	4a0c      	ldr	r2, [pc, #48]	; (1a98 <system_gclk_gen_get_hz+0x70>)
    1a66:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a68:	b25b      	sxtb	r3, r3
    1a6a:	2b00      	cmp	r3, #0
    1a6c:	dbfb      	blt.n	1a66 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1a6e:	4b0a      	ldr	r3, [pc, #40]	; (1a98 <system_gclk_gen_get_hz+0x70>)
    1a70:	689c      	ldr	r4, [r3, #8]
    1a72:	0224      	lsls	r4, r4, #8
    1a74:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a76:	4b0d      	ldr	r3, [pc, #52]	; (1aac <system_gclk_gen_get_hz+0x84>)
    1a78:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1a7a:	2e00      	cmp	r6, #0
    1a7c:	d107      	bne.n	1a8e <system_gclk_gen_get_hz+0x66>
    1a7e:	2c01      	cmp	r4, #1
    1a80:	d907      	bls.n	1a92 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1a82:	0021      	movs	r1, r4
    1a84:	0028      	movs	r0, r5
    1a86:	4b0a      	ldr	r3, [pc, #40]	; (1ab0 <system_gclk_gen_get_hz+0x88>)
    1a88:	4798      	blx	r3
    1a8a:	0005      	movs	r5, r0
    1a8c:	e001      	b.n	1a92 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1a8e:	3401      	adds	r4, #1
    1a90:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1a92:	0028      	movs	r0, r5
    1a94:	bd70      	pop	{r4, r5, r6, pc}
    1a96:	46c0      	nop			; (mov r8, r8)
    1a98:	40000c00 	.word	0x40000c00
    1a9c:	00000181 	.word	0x00000181
    1aa0:	40000c04 	.word	0x40000c04
    1aa4:	000013d9 	.word	0x000013d9
    1aa8:	40000c08 	.word	0x40000c08
    1aac:	000001c1 	.word	0x000001c1
    1ab0:	00004cd9 	.word	0x00004cd9

00001ab4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1ab4:	b510      	push	{r4, lr}
    1ab6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ab8:	4b06      	ldr	r3, [pc, #24]	; (1ad4 <system_gclk_chan_enable+0x20>)
    1aba:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1abc:	4b06      	ldr	r3, [pc, #24]	; (1ad8 <system_gclk_chan_enable+0x24>)
    1abe:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1ac0:	4a06      	ldr	r2, [pc, #24]	; (1adc <system_gclk_chan_enable+0x28>)
    1ac2:	8851      	ldrh	r1, [r2, #2]
    1ac4:	2380      	movs	r3, #128	; 0x80
    1ac6:	01db      	lsls	r3, r3, #7
    1ac8:	430b      	orrs	r3, r1
    1aca:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1acc:	4b04      	ldr	r3, [pc, #16]	; (1ae0 <system_gclk_chan_enable+0x2c>)
    1ace:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1ad0:	bd10      	pop	{r4, pc}
    1ad2:	46c0      	nop			; (mov r8, r8)
    1ad4:	00000181 	.word	0x00000181
    1ad8:	40000c02 	.word	0x40000c02
    1adc:	40000c00 	.word	0x40000c00
    1ae0:	000001c1 	.word	0x000001c1

00001ae4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1ae4:	b510      	push	{r4, lr}
    1ae6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ae8:	4b0f      	ldr	r3, [pc, #60]	; (1b28 <system_gclk_chan_disable+0x44>)
    1aea:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1aec:	4b0f      	ldr	r3, [pc, #60]	; (1b2c <system_gclk_chan_disable+0x48>)
    1aee:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1af0:	4b0f      	ldr	r3, [pc, #60]	; (1b30 <system_gclk_chan_disable+0x4c>)
    1af2:	885a      	ldrh	r2, [r3, #2]
    1af4:	0512      	lsls	r2, r2, #20
    1af6:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1af8:	8859      	ldrh	r1, [r3, #2]
    1afa:	4a0e      	ldr	r2, [pc, #56]	; (1b34 <system_gclk_chan_disable+0x50>)
    1afc:	400a      	ands	r2, r1
    1afe:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1b00:	8859      	ldrh	r1, [r3, #2]
    1b02:	4a0d      	ldr	r2, [pc, #52]	; (1b38 <system_gclk_chan_disable+0x54>)
    1b04:	400a      	ands	r2, r1
    1b06:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1b08:	0019      	movs	r1, r3
    1b0a:	2280      	movs	r2, #128	; 0x80
    1b0c:	01d2      	lsls	r2, r2, #7
    1b0e:	884b      	ldrh	r3, [r1, #2]
    1b10:	4213      	tst	r3, r2
    1b12:	d1fc      	bne.n	1b0e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1b14:	4906      	ldr	r1, [pc, #24]	; (1b30 <system_gclk_chan_disable+0x4c>)
    1b16:	884c      	ldrh	r4, [r1, #2]
    1b18:	0202      	lsls	r2, r0, #8
    1b1a:	4b06      	ldr	r3, [pc, #24]	; (1b34 <system_gclk_chan_disable+0x50>)
    1b1c:	4023      	ands	r3, r4
    1b1e:	4313      	orrs	r3, r2
    1b20:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b22:	4b06      	ldr	r3, [pc, #24]	; (1b3c <system_gclk_chan_disable+0x58>)
    1b24:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b26:	bd10      	pop	{r4, pc}
    1b28:	00000181 	.word	0x00000181
    1b2c:	40000c02 	.word	0x40000c02
    1b30:	40000c00 	.word	0x40000c00
    1b34:	fffff0ff 	.word	0xfffff0ff
    1b38:	ffffbfff 	.word	0xffffbfff
    1b3c:	000001c1 	.word	0x000001c1

00001b40 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b40:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b42:	780c      	ldrb	r4, [r1, #0]
    1b44:	0224      	lsls	r4, r4, #8
    1b46:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b48:	4b02      	ldr	r3, [pc, #8]	; (1b54 <system_gclk_chan_set_config+0x14>)
    1b4a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b4c:	b2a4      	uxth	r4, r4
    1b4e:	4b02      	ldr	r3, [pc, #8]	; (1b58 <system_gclk_chan_set_config+0x18>)
    1b50:	805c      	strh	r4, [r3, #2]
}
    1b52:	bd10      	pop	{r4, pc}
    1b54:	00001ae5 	.word	0x00001ae5
    1b58:	40000c00 	.word	0x40000c00

00001b5c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1b5c:	b510      	push	{r4, lr}
    1b5e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b60:	4b06      	ldr	r3, [pc, #24]	; (1b7c <system_gclk_chan_get_hz+0x20>)
    1b62:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b64:	4b06      	ldr	r3, [pc, #24]	; (1b80 <system_gclk_chan_get_hz+0x24>)
    1b66:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1b68:	4b06      	ldr	r3, [pc, #24]	; (1b84 <system_gclk_chan_get_hz+0x28>)
    1b6a:	885c      	ldrh	r4, [r3, #2]
    1b6c:	0524      	lsls	r4, r4, #20
    1b6e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b70:	4b05      	ldr	r3, [pc, #20]	; (1b88 <system_gclk_chan_get_hz+0x2c>)
    1b72:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1b74:	0020      	movs	r0, r4
    1b76:	4b05      	ldr	r3, [pc, #20]	; (1b8c <system_gclk_chan_get_hz+0x30>)
    1b78:	4798      	blx	r3
}
    1b7a:	bd10      	pop	{r4, pc}
    1b7c:	00000181 	.word	0x00000181
    1b80:	40000c02 	.word	0x40000c02
    1b84:	40000c00 	.word	0x40000c00
    1b88:	000001c1 	.word	0x000001c1
    1b8c:	00001a29 	.word	0x00001a29

00001b90 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1b90:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1b92:	78d3      	ldrb	r3, [r2, #3]
    1b94:	2b00      	cmp	r3, #0
    1b96:	d11e      	bne.n	1bd6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1b98:	7813      	ldrb	r3, [r2, #0]
    1b9a:	2b80      	cmp	r3, #128	; 0x80
    1b9c:	d004      	beq.n	1ba8 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1b9e:	061b      	lsls	r3, r3, #24
    1ba0:	2480      	movs	r4, #128	; 0x80
    1ba2:	0264      	lsls	r4, r4, #9
    1ba4:	4323      	orrs	r3, r4
    1ba6:	e000      	b.n	1baa <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1ba8:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1baa:	7854      	ldrb	r4, [r2, #1]
    1bac:	2502      	movs	r5, #2
    1bae:	43ac      	bics	r4, r5
    1bb0:	d10a      	bne.n	1bc8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1bb2:	7894      	ldrb	r4, [r2, #2]
    1bb4:	2c00      	cmp	r4, #0
    1bb6:	d103      	bne.n	1bc0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1bb8:	2480      	movs	r4, #128	; 0x80
    1bba:	02a4      	lsls	r4, r4, #10
    1bbc:	4323      	orrs	r3, r4
    1bbe:	e002      	b.n	1bc6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1bc0:	24c0      	movs	r4, #192	; 0xc0
    1bc2:	02e4      	lsls	r4, r4, #11
    1bc4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1bc6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1bc8:	7854      	ldrb	r4, [r2, #1]
    1bca:	3c01      	subs	r4, #1
    1bcc:	2c01      	cmp	r4, #1
    1bce:	d812      	bhi.n	1bf6 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1bd0:	4c18      	ldr	r4, [pc, #96]	; (1c34 <_system_pinmux_config+0xa4>)
    1bd2:	4023      	ands	r3, r4
    1bd4:	e00f      	b.n	1bf6 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1bd6:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1bd8:	040b      	lsls	r3, r1, #16
    1bda:	0c1b      	lsrs	r3, r3, #16
    1bdc:	24a0      	movs	r4, #160	; 0xa0
    1bde:	05e4      	lsls	r4, r4, #23
    1be0:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1be2:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1be4:	0c0b      	lsrs	r3, r1, #16
    1be6:	24d0      	movs	r4, #208	; 0xd0
    1be8:	0624      	lsls	r4, r4, #24
    1bea:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bec:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1bee:	78d3      	ldrb	r3, [r2, #3]
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d018      	beq.n	1c26 <_system_pinmux_config+0x96>
    1bf4:	e01c      	b.n	1c30 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1bf6:	040c      	lsls	r4, r1, #16
    1bf8:	0c24      	lsrs	r4, r4, #16
    1bfa:	25a0      	movs	r5, #160	; 0xa0
    1bfc:	05ed      	lsls	r5, r5, #23
    1bfe:	432c      	orrs	r4, r5
    1c00:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c02:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c04:	0c0c      	lsrs	r4, r1, #16
    1c06:	25d0      	movs	r5, #208	; 0xd0
    1c08:	062d      	lsls	r5, r5, #24
    1c0a:	432c      	orrs	r4, r5
    1c0c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c0e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c10:	78d4      	ldrb	r4, [r2, #3]
    1c12:	2c00      	cmp	r4, #0
    1c14:	d10c      	bne.n	1c30 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1c16:	035b      	lsls	r3, r3, #13
    1c18:	d505      	bpl.n	1c26 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1c1a:	7893      	ldrb	r3, [r2, #2]
    1c1c:	2b01      	cmp	r3, #1
    1c1e:	d101      	bne.n	1c24 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1c20:	6181      	str	r1, [r0, #24]
    1c22:	e000      	b.n	1c26 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    1c24:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c26:	7853      	ldrb	r3, [r2, #1]
    1c28:	3b01      	subs	r3, #1
    1c2a:	2b01      	cmp	r3, #1
    1c2c:	d800      	bhi.n	1c30 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1c2e:	6081      	str	r1, [r0, #8]
		}
	}
}
    1c30:	bd30      	pop	{r4, r5, pc}
    1c32:	46c0      	nop			; (mov r8, r8)
    1c34:	fffbffff 	.word	0xfffbffff

00001c38 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c38:	b510      	push	{r4, lr}
    1c3a:	0003      	movs	r3, r0
    1c3c:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c3e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c40:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c42:	2900      	cmp	r1, #0
    1c44:	d104      	bne.n	1c50 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    1c46:	0958      	lsrs	r0, r3, #5
    1c48:	01c0      	lsls	r0, r0, #7
    1c4a:	4905      	ldr	r1, [pc, #20]	; (1c60 <system_pinmux_pin_set_config+0x28>)
    1c4c:	468c      	mov	ip, r1
    1c4e:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    1c50:	211f      	movs	r1, #31
    1c52:	400b      	ands	r3, r1
    1c54:	391e      	subs	r1, #30
    1c56:	4099      	lsls	r1, r3
    1c58:	4b02      	ldr	r3, [pc, #8]	; (1c64 <system_pinmux_pin_set_config+0x2c>)
    1c5a:	4798      	blx	r3
}
    1c5c:	bd10      	pop	{r4, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	41004400 	.word	0x41004400
    1c64:	00001b91 	.word	0x00001b91

00001c68 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1c68:	4770      	bx	lr
    1c6a:	46c0      	nop			; (mov r8, r8)

00001c6c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1c6c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1c6e:	4b05      	ldr	r3, [pc, #20]	; (1c84 <system_init+0x18>)
    1c70:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1c72:	4b05      	ldr	r3, [pc, #20]	; (1c88 <system_init+0x1c>)
    1c74:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1c76:	4b05      	ldr	r3, [pc, #20]	; (1c8c <system_init+0x20>)
    1c78:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1c7a:	4b05      	ldr	r3, [pc, #20]	; (1c90 <system_init+0x24>)
    1c7c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1c7e:	4b05      	ldr	r3, [pc, #20]	; (1c94 <system_init+0x28>)
    1c80:	4798      	blx	r3
}
    1c82:	bd10      	pop	{r4, pc}
    1c84:	00001731 	.word	0x00001731
    1c88:	000001f1 	.word	0x000001f1
    1c8c:	00001c69 	.word	0x00001c69
    1c90:	000003ad 	.word	0x000003ad
    1c94:	00001c69 	.word	0x00001c69

00001c98 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1c98:	1c93      	adds	r3, r2, #2
    1c9a:	009b      	lsls	r3, r3, #2
    1c9c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1c9e:	2a02      	cmp	r2, #2
    1ca0:	d104      	bne.n	1cac <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1ca2:	7e02      	ldrb	r2, [r0, #24]
    1ca4:	2310      	movs	r3, #16
    1ca6:	4313      	orrs	r3, r2
    1ca8:	7603      	strb	r3, [r0, #24]
    1caa:	e00b      	b.n	1cc4 <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1cac:	2a03      	cmp	r2, #3
    1cae:	d104      	bne.n	1cba <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1cb0:	7e02      	ldrb	r2, [r0, #24]
    1cb2:	2320      	movs	r3, #32
    1cb4:	4313      	orrs	r3, r2
    1cb6:	7603      	strb	r3, [r0, #24]
    1cb8:	e004      	b.n	1cc4 <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1cba:	2301      	movs	r3, #1
    1cbc:	4093      	lsls	r3, r2
    1cbe:	7e02      	ldrb	r2, [r0, #24]
    1cc0:	4313      	orrs	r3, r2
    1cc2:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1cc4:	2000      	movs	r0, #0
    1cc6:	4770      	bx	lr

00001cc8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1cc8:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1cca:	0080      	lsls	r0, r0, #2
    1ccc:	4b14      	ldr	r3, [pc, #80]	; (1d20 <_tc_interrupt_handler+0x58>)
    1cce:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1cd0:	682b      	ldr	r3, [r5, #0]
    1cd2:	7b9c      	ldrb	r4, [r3, #14]
    1cd4:	7e2b      	ldrb	r3, [r5, #24]
    1cd6:	401c      	ands	r4, r3
    1cd8:	7e6b      	ldrb	r3, [r5, #25]
    1cda:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1cdc:	07e3      	lsls	r3, r4, #31
    1cde:	d505      	bpl.n	1cec <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1ce0:	0028      	movs	r0, r5
    1ce2:	68ab      	ldr	r3, [r5, #8]
    1ce4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1ce6:	2301      	movs	r3, #1
    1ce8:	682a      	ldr	r2, [r5, #0]
    1cea:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1cec:	07a3      	lsls	r3, r4, #30
    1cee:	d505      	bpl.n	1cfc <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1cf0:	0028      	movs	r0, r5
    1cf2:	68eb      	ldr	r3, [r5, #12]
    1cf4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1cf6:	2302      	movs	r3, #2
    1cf8:	682a      	ldr	r2, [r5, #0]
    1cfa:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1cfc:	06e3      	lsls	r3, r4, #27
    1cfe:	d505      	bpl.n	1d0c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1d00:	0028      	movs	r0, r5
    1d02:	692b      	ldr	r3, [r5, #16]
    1d04:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1d06:	2310      	movs	r3, #16
    1d08:	682a      	ldr	r2, [r5, #0]
    1d0a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1d0c:	06a3      	lsls	r3, r4, #26
    1d0e:	d505      	bpl.n	1d1c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1d10:	0028      	movs	r0, r5
    1d12:	696b      	ldr	r3, [r5, #20]
    1d14:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1d16:	682b      	ldr	r3, [r5, #0]
    1d18:	2220      	movs	r2, #32
    1d1a:	739a      	strb	r2, [r3, #14]
	}
}
    1d1c:	bd70      	pop	{r4, r5, r6, pc}
    1d1e:	46c0      	nop			; (mov r8, r8)
    1d20:	200007c8 	.word	0x200007c8

00001d24 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1d24:	b510      	push	{r4, lr}
    1d26:	2000      	movs	r0, #0
    1d28:	4b01      	ldr	r3, [pc, #4]	; (1d30 <TC3_Handler+0xc>)
    1d2a:	4798      	blx	r3
    1d2c:	bd10      	pop	{r4, pc}
    1d2e:	46c0      	nop			; (mov r8, r8)
    1d30:	00001cc9 	.word	0x00001cc9

00001d34 <TC4_Handler>:
    1d34:	b510      	push	{r4, lr}
    1d36:	2001      	movs	r0, #1
    1d38:	4b01      	ldr	r3, [pc, #4]	; (1d40 <TC4_Handler+0xc>)
    1d3a:	4798      	blx	r3
    1d3c:	bd10      	pop	{r4, pc}
    1d3e:	46c0      	nop			; (mov r8, r8)
    1d40:	00001cc9 	.word	0x00001cc9

00001d44 <TC5_Handler>:
    1d44:	b510      	push	{r4, lr}
    1d46:	2002      	movs	r0, #2
    1d48:	4b01      	ldr	r3, [pc, #4]	; (1d50 <TC5_Handler+0xc>)
    1d4a:	4798      	blx	r3
    1d4c:	bd10      	pop	{r4, pc}
    1d4e:	46c0      	nop			; (mov r8, r8)
    1d50:	00001cc9 	.word	0x00001cc9

00001d54 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1d54:	b530      	push	{r4, r5, lr}
    1d56:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1d58:	aa01      	add	r2, sp, #4
    1d5a:	4b0b      	ldr	r3, [pc, #44]	; (1d88 <_tc_get_inst_index+0x34>)
    1d5c:	cb32      	ldmia	r3!, {r1, r4, r5}
    1d5e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1d60:	9b01      	ldr	r3, [sp, #4]
    1d62:	4298      	cmp	r0, r3
    1d64:	d00a      	beq.n	1d7c <_tc_get_inst_index+0x28>
    1d66:	9b02      	ldr	r3, [sp, #8]
    1d68:	4298      	cmp	r0, r3
    1d6a:	d005      	beq.n	1d78 <_tc_get_inst_index+0x24>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1d6c:	2300      	movs	r3, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1d6e:	9a03      	ldr	r2, [sp, #12]
    1d70:	4282      	cmp	r2, r0
    1d72:	d105      	bne.n	1d80 <_tc_get_inst_index+0x2c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1d74:	3302      	adds	r3, #2
    1d76:	e002      	b.n	1d7e <_tc_get_inst_index+0x2a>
    1d78:	2301      	movs	r3, #1
    1d7a:	e000      	b.n	1d7e <_tc_get_inst_index+0x2a>
    1d7c:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    1d7e:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1d80:	0018      	movs	r0, r3
    1d82:	b005      	add	sp, #20
    1d84:	bd30      	pop	{r4, r5, pc}
    1d86:	46c0      	nop			; (mov r8, r8)
    1d88:	00005f74 	.word	0x00005f74

00001d8c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d8e:	464f      	mov	r7, r9
    1d90:	4646      	mov	r6, r8
    1d92:	b4c0      	push	{r6, r7}
    1d94:	b087      	sub	sp, #28
    1d96:	0004      	movs	r4, r0
    1d98:	000e      	movs	r6, r1
    1d9a:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1d9c:	0008      	movs	r0, r1
    1d9e:	4b92      	ldr	r3, [pc, #584]	; (1fe8 <tc_init+0x25c>)
    1da0:	4798      	blx	r3
    1da2:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1da4:	4d91      	ldr	r5, [pc, #580]	; (1fec <tc_init+0x260>)
    1da6:	0029      	movs	r1, r5
    1da8:	310c      	adds	r1, #12
    1daa:	2203      	movs	r2, #3
    1dac:	a805      	add	r0, sp, #20
    1dae:	4f90      	ldr	r7, [pc, #576]	; (1ff0 <tc_init+0x264>)
    1db0:	47b8      	blx	r7
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1db2:	0029      	movs	r1, r5
    1db4:	3110      	adds	r1, #16
    1db6:	2206      	movs	r2, #6
    1db8:	a803      	add	r0, sp, #12
    1dba:	47b8      	blx	r7
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1dbc:	2300      	movs	r3, #0
    1dbe:	60a3      	str	r3, [r4, #8]
    1dc0:	60e3      	str	r3, [r4, #12]
    1dc2:	6123      	str	r3, [r4, #16]
    1dc4:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1dc6:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1dc8:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1dca:	464b      	mov	r3, r9
    1dcc:	009a      	lsls	r2, r3, #2
    1dce:	4b89      	ldr	r3, [pc, #548]	; (1ff4 <tc_init+0x268>)
    1dd0:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1dd2:	6026      	str	r6, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1dd4:	4643      	mov	r3, r8
    1dd6:	789b      	ldrb	r3, [r3, #2]
    1dd8:	2b08      	cmp	r3, #8
    1dda:	d104      	bne.n	1de6 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1ddc:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1dde:	464a      	mov	r2, r9
    1de0:	07d2      	lsls	r2, r2, #31
    1de2:	d400      	bmi.n	1de6 <tc_init+0x5a>
    1de4:	e0fb      	b.n	1fde <tc_init+0x252>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1de6:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1de8:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1dea:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1dec:	07db      	lsls	r3, r3, #31
    1dee:	d500      	bpl.n	1df2 <tc_init+0x66>
    1df0:	e0f5      	b.n	1fde <tc_init+0x252>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1df2:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1df4:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1df6:	06db      	lsls	r3, r3, #27
    1df8:	d500      	bpl.n	1dfc <tc_init+0x70>
    1dfa:	e0f0      	b.n	1fde <tc_init+0x252>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1dfc:	8833      	ldrh	r3, [r6, #0]
    1dfe:	079b      	lsls	r3, r3, #30
    1e00:	d500      	bpl.n	1e04 <tc_init+0x78>
    1e02:	e0ec      	b.n	1fde <tc_init+0x252>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1e04:	4643      	mov	r3, r8
    1e06:	7c1b      	ldrb	r3, [r3, #16]
    1e08:	2b00      	cmp	r3, #0
    1e0a:	d00c      	beq.n	1e26 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1e0c:	a902      	add	r1, sp, #8
    1e0e:	2301      	movs	r3, #1
    1e10:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1e12:	2200      	movs	r2, #0
    1e14:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1e16:	4642      	mov	r2, r8
    1e18:	7e12      	ldrb	r2, [r2, #24]
    1e1a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1e1c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1e1e:	4643      	mov	r3, r8
    1e20:	7d18      	ldrb	r0, [r3, #20]
    1e22:	4b75      	ldr	r3, [pc, #468]	; (1ff8 <tc_init+0x26c>)
    1e24:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1e26:	4643      	mov	r3, r8
    1e28:	7f1b      	ldrb	r3, [r3, #28]
    1e2a:	2b00      	cmp	r3, #0
    1e2c:	d00d      	beq.n	1e4a <tc_init+0xbe>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1e2e:	a902      	add	r1, sp, #8
    1e30:	2301      	movs	r3, #1
    1e32:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1e34:	2200      	movs	r2, #0
    1e36:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1e38:	4642      	mov	r2, r8
    1e3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1e3c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1e3e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1e40:	4643      	mov	r3, r8
    1e42:	6a1b      	ldr	r3, [r3, #32]
    1e44:	b2d8      	uxtb	r0, r3
    1e46:	4b6c      	ldr	r3, [pc, #432]	; (1ff8 <tc_init+0x26c>)
    1e48:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1e4a:	496c      	ldr	r1, [pc, #432]	; (1ffc <tc_init+0x270>)
    1e4c:	6a0b      	ldr	r3, [r1, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1e4e:	464a      	mov	r2, r9
    1e50:	0052      	lsls	r2, r2, #1
    1e52:	a803      	add	r0, sp, #12
    1e54:	5a12      	ldrh	r2, [r2, r0]
    1e56:	4313      	orrs	r3, r2
    1e58:	620b      	str	r3, [r1, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1e5a:	4643      	mov	r3, r8
    1e5c:	789b      	ldrb	r3, [r3, #2]
    1e5e:	2b08      	cmp	r3, #8
    1e60:	d106      	bne.n	1e70 <tc_init+0xe4>
    1e62:	6a0b      	ldr	r3, [r1, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1e64:	464a      	mov	r2, r9
    1e66:	3201      	adds	r2, #1
    1e68:	0052      	lsls	r2, r2, #1
    1e6a:	5a12      	ldrh	r2, [r2, r0]
    1e6c:	4313      	orrs	r3, r2
    1e6e:	620b      	str	r3, [r1, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1e70:	a901      	add	r1, sp, #4
    1e72:	4643      	mov	r3, r8
    1e74:	781b      	ldrb	r3, [r3, #0]
    1e76:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1e78:	ab05      	add	r3, sp, #20
    1e7a:	464a      	mov	r2, r9
    1e7c:	5c9d      	ldrb	r5, [r3, r2]
    1e7e:	0028      	movs	r0, r5
    1e80:	4b5f      	ldr	r3, [pc, #380]	; (2000 <STACK_SIZE>)
    1e82:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1e84:	0028      	movs	r0, r5
    1e86:	4b5f      	ldr	r3, [pc, #380]	; (2004 <STACK_SIZE+0x4>)
    1e88:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1e8a:	4643      	mov	r3, r8
    1e8c:	7898      	ldrb	r0, [r3, #2]
    1e8e:	799b      	ldrb	r3, [r3, #6]
    1e90:	0002      	movs	r2, r0
    1e92:	431a      	orrs	r2, r3
    1e94:	4643      	mov	r3, r8
    1e96:	8918      	ldrh	r0, [r3, #8]
    1e98:	889b      	ldrh	r3, [r3, #4]
    1e9a:	4303      	orrs	r3, r0
    1e9c:	431a      	orrs	r2, r3
    1e9e:	0010      	movs	r0, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1ea0:	4643      	mov	r3, r8
    1ea2:	785b      	ldrb	r3, [r3, #1]
    1ea4:	2b00      	cmp	r3, #0
    1ea6:	d002      	beq.n	1eae <tc_init+0x122>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1ea8:	2380      	movs	r3, #128	; 0x80
    1eaa:	011b      	lsls	r3, r3, #4
    1eac:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1eae:	6821      	ldr	r1, [r4, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1eb0:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1eb2:	7bcb      	ldrb	r3, [r1, #15]
    1eb4:	4393      	bics	r3, r2
    1eb6:	d1fc      	bne.n	1eb2 <tc_init+0x126>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1eb8:	8030      	strh	r0, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1eba:	4643      	mov	r3, r8
    1ebc:	7b58      	ldrb	r0, [r3, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1ebe:	1e43      	subs	r3, r0, #1
    1ec0:	4198      	sbcs	r0, r3
    1ec2:	0080      	lsls	r0, r0, #2
	}

	if (config->count_direction) {
    1ec4:	4643      	mov	r3, r8
    1ec6:	7b9b      	ldrb	r3, [r3, #14]
    1ec8:	2b00      	cmp	r3, #0
    1eca:	d001      	beq.n	1ed0 <tc_init+0x144>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1ecc:	2301      	movs	r3, #1
    1ece:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ed0:	6821      	ldr	r1, [r4, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1ed2:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ed4:	7bcb      	ldrb	r3, [r1, #15]
    1ed6:	4393      	bics	r3, r2
    1ed8:	d1fc      	bne.n	1ed4 <tc_init+0x148>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1eda:	33ff      	adds	r3, #255	; 0xff
    1edc:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1ede:	2800      	cmp	r0, #0
    1ee0:	d005      	beq.n	1eee <tc_init+0x162>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ee2:	6821      	ldr	r1, [r4, #0]
		while (tc_is_syncing(module_inst)) {
    1ee4:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ee6:	7bcb      	ldrb	r3, [r1, #15]
    1ee8:	4393      	bics	r3, r2
    1eea:	d1fc      	bne.n	1ee6 <tc_init+0x15a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1eec:	7170      	strb	r0, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1eee:	4643      	mov	r3, r8
    1ef0:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1ef2:	7adb      	ldrb	r3, [r3, #11]
    1ef4:	2b00      	cmp	r3, #0
    1ef6:	d001      	beq.n	1efc <tc_init+0x170>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1ef8:	2310      	movs	r3, #16
    1efa:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1efc:	4643      	mov	r3, r8
    1efe:	7b1b      	ldrb	r3, [r3, #12]
    1f00:	2b00      	cmp	r3, #0
    1f02:	d001      	beq.n	1f08 <tc_init+0x17c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1f04:	2320      	movs	r3, #32
    1f06:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f08:	6821      	ldr	r1, [r4, #0]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1f0a:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f0c:	7bcb      	ldrb	r3, [r1, #15]
    1f0e:	4393      	bics	r3, r2
    1f10:	d1fc      	bne.n	1f0c <tc_init+0x180>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1f12:	71b0      	strb	r0, [r6, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f14:	6822      	ldr	r2, [r4, #0]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1f16:	217f      	movs	r1, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f18:	7bd3      	ldrb	r3, [r2, #15]
    1f1a:	438b      	bics	r3, r1
    1f1c:	d1fc      	bne.n	1f18 <tc_init+0x18c>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1f1e:	7923      	ldrb	r3, [r4, #4]
    1f20:	2b04      	cmp	r3, #4
    1f22:	d005      	beq.n	1f30 <tc_init+0x1a4>
    1f24:	2b08      	cmp	r3, #8
    1f26:	d041      	beq.n	1fac <tc_init+0x220>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1f28:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1f2a:	2b00      	cmp	r3, #0
    1f2c:	d157      	bne.n	1fde <tc_init+0x252>
    1f2e:	e024      	b.n	1f7a <tc_init+0x1ee>
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1f30:	217f      	movs	r1, #127	; 0x7f
    1f32:	7bd3      	ldrb	r3, [r2, #15]
    1f34:	438b      	bics	r3, r1
    1f36:	d1fc      	bne.n	1f32 <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1f38:	3328      	adds	r3, #40	; 0x28
    1f3a:	4642      	mov	r2, r8
    1f3c:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1f3e:	7433      	strb	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f40:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1f42:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f44:	7bcb      	ldrb	r3, [r1, #15]
    1f46:	4393      	bics	r3, r2
    1f48:	d1fc      	bne.n	1f44 <tc_init+0x1b8>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1f4a:	3329      	adds	r3, #41	; 0x29
    1f4c:	4642      	mov	r2, r8
    1f4e:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1f50:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f52:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1f54:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f56:	7bcb      	ldrb	r3, [r1, #15]
    1f58:	4393      	bics	r3, r2
    1f5a:	d1fc      	bne.n	1f56 <tc_init+0x1ca>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1f5c:	332a      	adds	r3, #42	; 0x2a
    1f5e:	4642      	mov	r2, r8
    1f60:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1f62:	7633      	strb	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f64:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1f66:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f68:	7bcb      	ldrb	r3, [r1, #15]
    1f6a:	4393      	bics	r3, r2
    1f6c:	d1fc      	bne.n	1f68 <tc_init+0x1dc>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1f6e:	332b      	adds	r3, #43	; 0x2b
    1f70:	4642      	mov	r2, r8
    1f72:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1f74:	7673      	strb	r3, [r6, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1f76:	2000      	movs	r0, #0
    1f78:	e031      	b.n	1fde <tc_init+0x252>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1f7a:	217f      	movs	r1, #127	; 0x7f
    1f7c:	7bd3      	ldrb	r3, [r2, #15]
    1f7e:	438b      	bics	r3, r1
    1f80:	d1fc      	bne.n	1f7c <tc_init+0x1f0>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1f82:	4643      	mov	r3, r8
    1f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1f86:	8233      	strh	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f88:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    1f8a:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f8c:	7bcb      	ldrb	r3, [r1, #15]
    1f8e:	4393      	bics	r3, r2
    1f90:	d1fc      	bne.n	1f8c <tc_init+0x200>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1f92:	4643      	mov	r3, r8
    1f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1f96:	8333      	strh	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f98:	6821      	ldr	r1, [r4, #0]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1f9a:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f9c:	7bcb      	ldrb	r3, [r1, #15]
    1f9e:	4393      	bics	r3, r2
    1fa0:	d1fc      	bne.n	1f9c <tc_init+0x210>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1fa2:	4643      	mov	r3, r8
    1fa4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1fa6:	8373      	strh	r3, [r6, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1fa8:	2000      	movs	r0, #0
    1faa:	e018      	b.n	1fde <tc_init+0x252>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1fac:	217f      	movs	r1, #127	; 0x7f
    1fae:	7bd3      	ldrb	r3, [r2, #15]
    1fb0:	438b      	bics	r3, r1
    1fb2:	d1fc      	bne.n	1fae <tc_init+0x222>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1fb4:	4643      	mov	r3, r8
    1fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1fb8:	6133      	str	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1fba:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    1fbc:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1fbe:	7bcb      	ldrb	r3, [r1, #15]
    1fc0:	4393      	bics	r3, r2
    1fc2:	d1fc      	bne.n	1fbe <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1fc4:	4643      	mov	r3, r8
    1fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1fc8:	61b3      	str	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1fca:	6821      	ldr	r1, [r4, #0]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1fcc:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1fce:	7bcb      	ldrb	r3, [r1, #15]
    1fd0:	4393      	bics	r3, r2
    1fd2:	d1fc      	bne.n	1fce <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1fd4:	4643      	mov	r3, r8
    1fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1fd8:	61f3      	str	r3, [r6, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1fda:	2000      	movs	r0, #0
    1fdc:	e7ff      	b.n	1fde <tc_init+0x252>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1fde:	b007      	add	sp, #28
    1fe0:	bc0c      	pop	{r2, r3}
    1fe2:	4690      	mov	r8, r2
    1fe4:	4699      	mov	r9, r3
    1fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fe8:	00001d55 	.word	0x00001d55
    1fec:	00005f74 	.word	0x00005f74
    1ff0:	00004e95 	.word	0x00004e95
    1ff4:	200007c8 	.word	0x200007c8
    1ff8:	00001c39 	.word	0x00001c39
    1ffc:	40000400 	.word	0x40000400
    2000:	00001b41 	.word	0x00001b41
    2004:	00001ab5 	.word	0x00001ab5

00002008 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2008:	6802      	ldr	r2, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    200a:	217f      	movs	r1, #127	; 0x7f
    200c:	7bd3      	ldrb	r3, [r2, #15]
    200e:	438b      	bics	r3, r1
    2010:	d1fc      	bne.n	200c <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2012:	7903      	ldrb	r3, [r0, #4]
    2014:	2b04      	cmp	r3, #4
    2016:	d005      	beq.n	2024 <tc_get_count_value+0x1c>
    2018:	2b08      	cmp	r3, #8
    201a:	d009      	beq.n	2030 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    201c:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    201e:	2b00      	cmp	r3, #0
    2020:	d108      	bne.n	2034 <tc_get_count_value+0x2c>
    2022:	e002      	b.n	202a <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2024:	7c10      	ldrb	r0, [r2, #16]
    2026:	b2c0      	uxtb	r0, r0
    2028:	e004      	b.n	2034 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    202a:	8a10      	ldrh	r0, [r2, #16]
    202c:	b280      	uxth	r0, r0
    202e:	e001      	b.n	2034 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    2030:	6910      	ldr	r0, [r2, #16]
    2032:	e7ff      	b.n	2034 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    2034:	4770      	bx	lr
    2036:	46c0      	nop			; (mov r8, r8)

00002038 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2038:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    203a:	6804      	ldr	r4, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    203c:	257f      	movs	r5, #127	; 0x7f
    203e:	7be3      	ldrb	r3, [r4, #15]
    2040:	43ab      	bics	r3, r5
    2042:	d1fc      	bne.n	203e <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2044:	7903      	ldrb	r3, [r0, #4]
    2046:	2b04      	cmp	r3, #4
    2048:	d005      	beq.n	2056 <tc_set_compare_value+0x1e>
    204a:	2b08      	cmp	r3, #8
    204c:	d014      	beq.n	2078 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    204e:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2050:	2b00      	cmp	r3, #0
    2052:	d119      	bne.n	2088 <tc_set_compare_value+0x50>
    2054:	e007      	b.n	2066 <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2056:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    2058:	2901      	cmp	r1, #1
    205a:	d815      	bhi.n	2088 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    205c:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    205e:	1861      	adds	r1, r4, r1
    2060:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    2062:	2000      	movs	r0, #0
    2064:	e010      	b.n	2088 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2066:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    2068:	2901      	cmp	r1, #1
    206a:	d80d      	bhi.n	2088 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    206c:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    206e:	310c      	adds	r1, #12
    2070:	0049      	lsls	r1, r1, #1
    2072:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    2074:	2000      	movs	r0, #0
    2076:	e007      	b.n	2088 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2078:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    207a:	2901      	cmp	r1, #1
    207c:	d804      	bhi.n	2088 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    207e:	3106      	adds	r1, #6
    2080:	0089      	lsls	r1, r1, #2
    2082:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    2084:	2000      	movs	r0, #0
    2086:	e7ff      	b.n	2088 <tc_set_compare_value+0x50>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    2088:	bd30      	pop	{r4, r5, pc}
    208a:	46c0      	nop			; (mov r8, r8)

0000208c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    208c:	e7fe      	b.n	208c <Dummy_Handler>
    208e:	46c0      	nop			; (mov r8, r8)

00002090 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2090:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2092:	4b2e      	ldr	r3, [pc, #184]	; (214c <Reset_Handler+0xbc>)
    2094:	4a2e      	ldr	r2, [pc, #184]	; (2150 <Reset_Handler+0xc0>)
    2096:	429a      	cmp	r2, r3
    2098:	d003      	beq.n	20a2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    209a:	4b2e      	ldr	r3, [pc, #184]	; (2154 <Reset_Handler+0xc4>)
    209c:	4a2b      	ldr	r2, [pc, #172]	; (214c <Reset_Handler+0xbc>)
    209e:	429a      	cmp	r2, r3
    20a0:	d304      	bcc.n	20ac <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    20a2:	4b2d      	ldr	r3, [pc, #180]	; (2158 <Reset_Handler+0xc8>)
    20a4:	4a2d      	ldr	r2, [pc, #180]	; (215c <Reset_Handler+0xcc>)
    20a6:	429a      	cmp	r2, r3
    20a8:	d310      	bcc.n	20cc <Reset_Handler+0x3c>
    20aa:	e01e      	b.n	20ea <Reset_Handler+0x5a>
    20ac:	4a2c      	ldr	r2, [pc, #176]	; (2160 <Reset_Handler+0xd0>)
    20ae:	4b29      	ldr	r3, [pc, #164]	; (2154 <Reset_Handler+0xc4>)
    20b0:	3303      	adds	r3, #3
    20b2:	1a9b      	subs	r3, r3, r2
    20b4:	089b      	lsrs	r3, r3, #2
    20b6:	3301      	adds	r3, #1
    20b8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    20ba:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    20bc:	4823      	ldr	r0, [pc, #140]	; (214c <Reset_Handler+0xbc>)
    20be:	4924      	ldr	r1, [pc, #144]	; (2150 <Reset_Handler+0xc0>)
    20c0:	588c      	ldr	r4, [r1, r2]
    20c2:	5084      	str	r4, [r0, r2]
    20c4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    20c6:	429a      	cmp	r2, r3
    20c8:	d1fa      	bne.n	20c0 <Reset_Handler+0x30>
    20ca:	e7ea      	b.n	20a2 <Reset_Handler+0x12>
    20cc:	4a25      	ldr	r2, [pc, #148]	; (2164 <Reset_Handler+0xd4>)
    20ce:	4b22      	ldr	r3, [pc, #136]	; (2158 <Reset_Handler+0xc8>)
    20d0:	3303      	adds	r3, #3
    20d2:	1a9b      	subs	r3, r3, r2
    20d4:	089b      	lsrs	r3, r3, #2
    20d6:	3301      	adds	r3, #1
    20d8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    20da:	2200      	movs	r2, #0
                *pDest++ = 0;
    20dc:	481f      	ldr	r0, [pc, #124]	; (215c <Reset_Handler+0xcc>)
    20de:	2100      	movs	r1, #0
    20e0:	1814      	adds	r4, r2, r0
    20e2:	6021      	str	r1, [r4, #0]
    20e4:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    20e6:	429a      	cmp	r2, r3
    20e8:	d1fa      	bne.n	20e0 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    20ea:	4a1f      	ldr	r2, [pc, #124]	; (2168 <Reset_Handler+0xd8>)
    20ec:	21ff      	movs	r1, #255	; 0xff
    20ee:	4b1f      	ldr	r3, [pc, #124]	; (216c <Reset_Handler+0xdc>)
    20f0:	438b      	bics	r3, r1
    20f2:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    20f4:	39fd      	subs	r1, #253	; 0xfd
    20f6:	2390      	movs	r3, #144	; 0x90
    20f8:	005b      	lsls	r3, r3, #1
    20fa:	4a1d      	ldr	r2, [pc, #116]	; (2170 <Reset_Handler+0xe0>)
    20fc:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    20fe:	481d      	ldr	r0, [pc, #116]	; (2174 <Reset_Handler+0xe4>)
    2100:	78c3      	ldrb	r3, [r0, #3]
    2102:	2403      	movs	r4, #3
    2104:	43a3      	bics	r3, r4
    2106:	2202      	movs	r2, #2
    2108:	4313      	orrs	r3, r2
    210a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    210c:	78c3      	ldrb	r3, [r0, #3]
    210e:	260c      	movs	r6, #12
    2110:	43b3      	bics	r3, r6
    2112:	2108      	movs	r1, #8
    2114:	430b      	orrs	r3, r1
    2116:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2118:	4b17      	ldr	r3, [pc, #92]	; (2178 <Reset_Handler+0xe8>)
    211a:	7b98      	ldrb	r0, [r3, #14]
    211c:	2530      	movs	r5, #48	; 0x30
    211e:	43a8      	bics	r0, r5
    2120:	0005      	movs	r5, r0
    2122:	2020      	movs	r0, #32
    2124:	4328      	orrs	r0, r5
    2126:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2128:	7b98      	ldrb	r0, [r3, #14]
    212a:	43b0      	bics	r0, r6
    212c:	4301      	orrs	r1, r0
    212e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2130:	7b99      	ldrb	r1, [r3, #14]
    2132:	43a1      	bics	r1, r4
    2134:	430a      	orrs	r2, r1
    2136:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2138:	4a10      	ldr	r2, [pc, #64]	; (217c <Reset_Handler+0xec>)
    213a:	6851      	ldr	r1, [r2, #4]
    213c:	2380      	movs	r3, #128	; 0x80
    213e:	430b      	orrs	r3, r1
    2140:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2142:	4b0f      	ldr	r3, [pc, #60]	; (2180 <Reset_Handler+0xf0>)
    2144:	4798      	blx	r3

        /* Branch to main function */
        main();
    2146:	4b0f      	ldr	r3, [pc, #60]	; (2184 <Reset_Handler+0xf4>)
    2148:	4798      	blx	r3
    214a:	e7fe      	b.n	214a <Reset_Handler+0xba>
    214c:	20000000 	.word	0x20000000
    2150:	000060ac 	.word	0x000060ac
    2154:	20000078 	.word	0x20000078
    2158:	20000ce8 	.word	0x20000ce8
    215c:	20000078 	.word	0x20000078
    2160:	20000004 	.word	0x20000004
    2164:	2000007c 	.word	0x2000007c
    2168:	e000ed00 	.word	0xe000ed00
    216c:	00000000 	.word	0x00000000
    2170:	41007000 	.word	0x41007000
    2174:	41005000 	.word	0x41005000
    2178:	41004800 	.word	0x41004800
    217c:	41004000 	.word	0x41004000
    2180:	00004e49 	.word	0x00004e49
    2184:	00004af9 	.word	0x00004af9

00002188 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2188:	b5f0      	push	{r4, r5, r6, r7, lr}
    218a:	4647      	mov	r7, r8
    218c:	b480      	push	{r7}
    218e:	000c      	movs	r4, r1
    2190:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2192:	2800      	cmp	r0, #0
    2194:	d10d      	bne.n	21b2 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    2196:	2a00      	cmp	r2, #0
    2198:	dd0e      	ble.n	21b8 <_read+0x30>
    219a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    219c:	4e08      	ldr	r6, [pc, #32]	; (21c0 <_read+0x38>)
    219e:	4d09      	ldr	r5, [pc, #36]	; (21c4 <_read+0x3c>)
    21a0:	6830      	ldr	r0, [r6, #0]
    21a2:	0021      	movs	r1, r4
    21a4:	682b      	ldr	r3, [r5, #0]
    21a6:	4798      	blx	r3
		ptr++;
    21a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    21aa:	42a7      	cmp	r7, r4
    21ac:	d1f8      	bne.n	21a0 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    21ae:	4640      	mov	r0, r8
    21b0:	e003      	b.n	21ba <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    21b2:	2001      	movs	r0, #1
    21b4:	4240      	negs	r0, r0
    21b6:	e000      	b.n	21ba <_read+0x32>
	}

	for (; len > 0; --len) {
    21b8:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    21ba:	bc04      	pop	{r2}
    21bc:	4690      	mov	r8, r2
    21be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21c0:	200007dc 	.word	0x200007dc
    21c4:	200007d4 	.word	0x200007d4

000021c8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    21c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    21ca:	4647      	mov	r7, r8
    21cc:	b480      	push	{r7}
    21ce:	000e      	movs	r6, r1
    21d0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    21d2:	3801      	subs	r0, #1
    21d4:	2802      	cmp	r0, #2
    21d6:	d811      	bhi.n	21fc <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    21d8:	2a00      	cmp	r2, #0
    21da:	d012      	beq.n	2202 <_write+0x3a>
    21dc:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    21de:	4b0c      	ldr	r3, [pc, #48]	; (2210 <_write+0x48>)
    21e0:	4698      	mov	r8, r3
    21e2:	4f0c      	ldr	r7, [pc, #48]	; (2214 <_write+0x4c>)
    21e4:	4643      	mov	r3, r8
    21e6:	6818      	ldr	r0, [r3, #0]
    21e8:	5d31      	ldrb	r1, [r6, r4]
    21ea:	683b      	ldr	r3, [r7, #0]
    21ec:	4798      	blx	r3
    21ee:	2800      	cmp	r0, #0
    21f0:	db09      	blt.n	2206 <_write+0x3e>
			return -1;
		}
		++nChars;
    21f2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    21f4:	42a5      	cmp	r5, r4
    21f6:	d1f5      	bne.n	21e4 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    21f8:	0020      	movs	r0, r4
    21fa:	e006      	b.n	220a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    21fc:	2001      	movs	r0, #1
    21fe:	4240      	negs	r0, r0
    2200:	e003      	b.n	220a <_write+0x42>
	}

	for (; len != 0; --len) {
    2202:	2000      	movs	r0, #0
    2204:	e001      	b.n	220a <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    2206:	2001      	movs	r0, #1
    2208:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    220a:	bc04      	pop	{r2}
    220c:	4690      	mov	r8, r2
    220e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2210:	200007dc 	.word	0x200007dc
    2214:	200007d8 	.word	0x200007d8

00002218 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2218:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    221a:	4a06      	ldr	r2, [pc, #24]	; (2234 <_sbrk+0x1c>)
    221c:	6812      	ldr	r2, [r2, #0]
    221e:	2a00      	cmp	r2, #0
    2220:	d102      	bne.n	2228 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2222:	4905      	ldr	r1, [pc, #20]	; (2238 <_sbrk+0x20>)
    2224:	4a03      	ldr	r2, [pc, #12]	; (2234 <_sbrk+0x1c>)
    2226:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2228:	4a02      	ldr	r2, [pc, #8]	; (2234 <_sbrk+0x1c>)
    222a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    222c:	18c3      	adds	r3, r0, r3
    222e:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2230:	4770      	bx	lr
    2232:	46c0      	nop			; (mov r8, r8)
    2234:	200000d0 	.word	0x200000d0
    2238:	20002ce8 	.word	0x20002ce8

0000223c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    223c:	2001      	movs	r0, #1
    223e:	4240      	negs	r0, r0
    2240:	4770      	bx	lr
    2242:	46c0      	nop			; (mov r8, r8)

00002244 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2244:	2380      	movs	r3, #128	; 0x80
    2246:	019b      	lsls	r3, r3, #6
    2248:	604b      	str	r3, [r1, #4]

	return 0;
}
    224a:	2000      	movs	r0, #0
    224c:	4770      	bx	lr
    224e:	46c0      	nop			; (mov r8, r8)

00002250 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2250:	2001      	movs	r0, #1
    2252:	4770      	bx	lr

00002254 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2254:	2000      	movs	r0, #0
    2256:	4770      	bx	lr

00002258 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2258:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    225a:	4a0d      	ldr	r2, [pc, #52]	; (2290 <NWK_Init+0x38>)
    225c:	2300      	movs	r3, #0
    225e:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2260:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2262:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2264:	2158      	movs	r1, #88	; 0x58
    2266:	5253      	strh	r3, [r2, r1]
    2268:	0013      	movs	r3, r2
    226a:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    226c:	2100      	movs	r1, #0
    226e:	6099      	str	r1, [r3, #8]
    2270:	3304      	adds	r3, #4
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2272:	4293      	cmp	r3, r2
    2274:	d1fb      	bne.n	226e <NWK_Init+0x16>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    2276:	4b07      	ldr	r3, [pc, #28]	; (2294 <NWK_Init+0x3c>)
    2278:	4798      	blx	r3
	nwkRxInit();
    227a:	4b07      	ldr	r3, [pc, #28]	; (2298 <NWK_Init+0x40>)
    227c:	4798      	blx	r3
	nwkFrameInit();
    227e:	4b07      	ldr	r3, [pc, #28]	; (229c <NWK_Init+0x44>)
    2280:	4798      	blx	r3
	nwkDataReqInit();
    2282:	4b07      	ldr	r3, [pc, #28]	; (22a0 <NWK_Init+0x48>)
    2284:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2286:	4b07      	ldr	r3, [pc, #28]	; (22a4 <NWK_Init+0x4c>)
    2288:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    228a:	4b07      	ldr	r3, [pc, #28]	; (22a8 <NWK_Init+0x50>)
    228c:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    228e:	bd10      	pop	{r4, pc}
    2290:	200007e0 	.word	0x200007e0
    2294:	00003161 	.word	0x00003161
    2298:	000029a9 	.word	0x000029a9
    229c:	000024cd 	.word	0x000024cd
    22a0:	00002349 	.word	0x00002349
    22a4:	000025c1 	.word	0x000025c1
    22a8:	00002e3d 	.word	0x00002e3d

000022ac <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    22ac:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    22ae:	4b02      	ldr	r3, [pc, #8]	; (22b8 <NWK_SetAddr+0xc>)
    22b0:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    22b2:	4b02      	ldr	r3, [pc, #8]	; (22bc <NWK_SetAddr+0x10>)
    22b4:	4798      	blx	r3
}
    22b6:	bd10      	pop	{r4, pc}
    22b8:	200007e0 	.word	0x200007e0
    22bc:	0000358d 	.word	0x0000358d

000022c0 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    22c0:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    22c2:	4b02      	ldr	r3, [pc, #8]	; (22cc <NWK_SetPanId+0xc>)
    22c4:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    22c6:	4b02      	ldr	r3, [pc, #8]	; (22d0 <NWK_SetPanId+0x10>)
    22c8:	4798      	blx	r3
}
    22ca:	bd10      	pop	{r4, pc}
    22cc:	200007e0 	.word	0x200007e0
    22d0:	0000356d 	.word	0x0000356d

000022d4 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    22d4:	3002      	adds	r0, #2
    22d6:	0080      	lsls	r0, r0, #2
    22d8:	4b01      	ldr	r3, [pc, #4]	; (22e0 <NWK_OpenEndpoint+0xc>)
    22da:	50c1      	str	r1, [r0, r3]
}
    22dc:	4770      	bx	lr
    22de:	46c0      	nop			; (mov r8, r8)
    22e0:	200007e0 	.word	0x200007e0

000022e4 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    22e4:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    22e6:	4b04      	ldr	r3, [pc, #16]	; (22f8 <NWK_TaskHandler+0x14>)
    22e8:	4798      	blx	r3
	nwkTxTaskHandler();
    22ea:	4b04      	ldr	r3, [pc, #16]	; (22fc <NWK_TaskHandler+0x18>)
    22ec:	4798      	blx	r3
	nwkDataReqTaskHandler();
    22ee:	4b04      	ldr	r3, [pc, #16]	; (2300 <NWK_TaskHandler+0x1c>)
    22f0:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    22f2:	4b04      	ldr	r3, [pc, #16]	; (2304 <NWK_TaskHandler+0x20>)
    22f4:	4798      	blx	r3
#endif
}
    22f6:	bd10      	pop	{r4, pc}
    22f8:	00002a49 	.word	0x00002a49
    22fc:	00003361 	.word	0x00003361
    2300:	00002389 	.word	0x00002389
    2304:	00002f1d 	.word	0x00002f1d

00002308 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2308:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    230a:	4b0d      	ldr	r3, [pc, #52]	; (2340 <nwkDataReqTxConf+0x38>)
    230c:	681b      	ldr	r3, [r3, #0]
    230e:	2b00      	cmp	r3, #0
    2310:	d012      	beq.n	2338 <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    2312:	685a      	ldr	r2, [r3, #4]
    2314:	4290      	cmp	r0, r2
    2316:	d10c      	bne.n	2332 <nwkDataReqTxConf+0x2a>
    2318:	e002      	b.n	2320 <nwkDataReqTxConf+0x18>
    231a:	685a      	ldr	r2, [r3, #4]
    231c:	4282      	cmp	r2, r0
    231e:	d108      	bne.n	2332 <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    2320:	2285      	movs	r2, #133	; 0x85
    2322:	5c82      	ldrb	r2, [r0, r2]
    2324:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2326:	2288      	movs	r2, #136	; 0x88
    2328:	5c82      	ldrb	r2, [r0, r2]
    232a:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    232c:	2202      	movs	r2, #2
    232e:	721a      	strb	r2, [r3, #8]
			break;
    2330:	e002      	b.n	2338 <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2332:	681b      	ldr	r3, [r3, #0]
    2334:	2b00      	cmp	r3, #0
    2336:	d1f0      	bne.n	231a <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    2338:	4b02      	ldr	r3, [pc, #8]	; (2344 <nwkDataReqTxConf+0x3c>)
    233a:	4798      	blx	r3
}
    233c:	bd10      	pop	{r4, pc}
    233e:	46c0      	nop			; (mov r8, r8)
    2340:	200000d4 	.word	0x200000d4
    2344:	00002551 	.word	0x00002551

00002348 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    2348:	2200      	movs	r2, #0
    234a:	4b01      	ldr	r3, [pc, #4]	; (2350 <nwkDataReqInit+0x8>)
    234c:	601a      	str	r2, [r3, #0]
}
    234e:	4770      	bx	lr
    2350:	200000d4 	.word	0x200000d4

00002354 <NWK_DataReq>:
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2354:	2300      	movs	r3, #0
    2356:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2358:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    235a:	6043      	str	r3, [r0, #4]

	nwkIb.lock++;
    235c:	4908      	ldr	r1, [pc, #32]	; (2380 <NWK_DataReq+0x2c>)
    235e:	2258      	movs	r2, #88	; 0x58
    2360:	5a8b      	ldrh	r3, [r1, r2]
    2362:	3301      	adds	r3, #1
    2364:	528b      	strh	r3, [r1, r2]

	if (NULL == nwkDataReqQueue) {
    2366:	4b07      	ldr	r3, [pc, #28]	; (2384 <NWK_DataReq+0x30>)
    2368:	681b      	ldr	r3, [r3, #0]
    236a:	2b00      	cmp	r3, #0
    236c:	d103      	bne.n	2376 <NWK_DataReq+0x22>
		req->next = NULL;
    236e:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2370:	4b04      	ldr	r3, [pc, #16]	; (2384 <NWK_DataReq+0x30>)
    2372:	6018      	str	r0, [r3, #0]
    2374:	e002      	b.n	237c <NWK_DataReq+0x28>
	} else {
		req->next = nwkDataReqQueue;
    2376:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2378:	4b02      	ldr	r3, [pc, #8]	; (2384 <NWK_DataReq+0x30>)
    237a:	6018      	str	r0, [r3, #0]
	}
}
    237c:	4770      	bx	lr
    237e:	46c0      	nop			; (mov r8, r8)
    2380:	200007e0 	.word	0x200007e0
    2384:	200000d4 	.word	0x200000d4

00002388 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2388:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    238a:	4b4a      	ldr	r3, [pc, #296]	; (24b4 <nwkDataReqTaskHandler+0x12c>)
    238c:	681a      	ldr	r2, [r3, #0]
    238e:	2a00      	cmp	r2, #0
    2390:	d100      	bne.n	2394 <nwkDataReqTaskHandler+0xc>
    2392:	e08e      	b.n	24b2 <nwkDataReqTaskHandler+0x12a>
    2394:	0014      	movs	r4, r2
		switch (req->state) {
    2396:	7a23      	ldrb	r3, [r4, #8]
    2398:	2b00      	cmp	r3, #0
    239a:	d002      	beq.n	23a2 <nwkDataReqTaskHandler+0x1a>
    239c:	2b02      	cmp	r3, #2
    239e:	d06f      	beq.n	2480 <nwkDataReqTaskHandler+0xf8>
    23a0:	e083      	b.n	24aa <nwkDataReqTaskHandler+0x122>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    23a2:	4b45      	ldr	r3, [pc, #276]	; (24b8 <nwkDataReqTaskHandler+0x130>)
    23a4:	4798      	blx	r3
    23a6:	1e05      	subs	r5, r0, #0
    23a8:	d103      	bne.n	23b2 <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    23aa:	2302      	movs	r3, #2
    23ac:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    23ae:	7723      	strb	r3, [r4, #28]
    23b0:	e07f      	b.n	24b2 <nwkDataReqTaskHandler+0x12a>
		return;
	}

	req->frame = frame;
    23b2:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    23b4:	2601      	movs	r6, #1
    23b6:	7226      	strb	r6, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    23b8:	4b40      	ldr	r3, [pc, #256]	; (24bc <nwkDataReqTaskHandler+0x134>)
    23ba:	2289      	movs	r2, #137	; 0x89
    23bc:	5483      	strb	r3, [r0, r2]
    23be:	0a19      	lsrs	r1, r3, #8
    23c0:	0002      	movs	r2, r0
    23c2:	3289      	adds	r2, #137	; 0x89
    23c4:	7051      	strb	r1, [r2, #1]
    23c6:	0c19      	lsrs	r1, r3, #16
    23c8:	7091      	strb	r1, [r2, #2]
    23ca:	0e1b      	lsrs	r3, r3, #24
    23cc:	70d3      	strb	r3, [r2, #3]
	frame->tx.control = req->options &
    23ce:	7ba3      	ldrb	r3, [r4, #14]
    23d0:	089b      	lsrs	r3, r3, #2
    23d2:	2201      	movs	r2, #1
    23d4:	4013      	ands	r3, r2
    23d6:	2188      	movs	r1, #136	; 0x88
    23d8:	5443      	strb	r3, [r0, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    23da:	7ba1      	ldrb	r1, [r4, #14]
    23dc:	4011      	ands	r1, r2
    23de:	0008      	movs	r0, r1
    23e0:	7ae9      	ldrb	r1, [r5, #11]
    23e2:	43b1      	bics	r1, r6
    23e4:	4301      	orrs	r1, r0
    23e6:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    23e8:	7ba1      	ldrb	r1, [r4, #14]
    23ea:	08c9      	lsrs	r1, r1, #3
    23ec:	4011      	ands	r1, r2
    23ee:	0088      	lsls	r0, r1, #2
    23f0:	7ae9      	ldrb	r1, [r5, #11]
    23f2:	2304      	movs	r3, #4
    23f4:	4399      	bics	r1, r3
    23f6:	4301      	orrs	r1, r0
    23f8:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    23fa:	7ba3      	ldrb	r3, [r4, #14]
    23fc:	085b      	lsrs	r3, r3, #1
    23fe:	4013      	ands	r3, r2
    2400:	005a      	lsls	r2, r3, #1
    2402:	b2cb      	uxtb	r3, r1
    2404:	2102      	movs	r1, #2
    2406:	438b      	bics	r3, r1
    2408:	4313      	orrs	r3, r2
    240a:	72eb      	strb	r3, [r5, #11]
		frame->payload += sizeof(NwkFrameMulticastHeader_t);
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}
#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    240c:	4a2c      	ldr	r2, [pc, #176]	; (24c0 <nwkDataReqTaskHandler+0x138>)
    240e:	7913      	ldrb	r3, [r2, #4]
    2410:	3301      	adds	r3, #1
    2412:	b2db      	uxtb	r3, r3
    2414:	7113      	strb	r3, [r2, #4]
    2416:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2418:	7813      	ldrb	r3, [r2, #0]
    241a:	736b      	strb	r3, [r5, #13]
    241c:	7853      	ldrb	r3, [r2, #1]
    241e:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2420:	8963      	ldrh	r3, [r4, #10]
    2422:	7aa2      	ldrb	r2, [r4, #10]
    2424:	73ea      	strb	r2, [r5, #15]
    2426:	0a1b      	lsrs	r3, r3, #8
    2428:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    242a:	7b62      	ldrb	r2, [r4, #13]
    242c:	200f      	movs	r0, #15
    242e:	4002      	ands	r2, r0
    2430:	0011      	movs	r1, r2
    2432:	7c6a      	ldrb	r2, [r5, #17]
    2434:	230f      	movs	r3, #15
    2436:	439a      	bics	r2, r3
    2438:	430a      	orrs	r2, r1
    243a:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    243c:	7b22      	ldrb	r2, [r4, #12]
    243e:	0112      	lsls	r2, r2, #4
    2440:	7c6b      	ldrb	r3, [r5, #17]
    2442:	4003      	ands	r3, r0
    2444:	4313      	orrs	r3, r2
    2446:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    2448:	2381      	movs	r3, #129	; 0x81
    244a:	5ce9      	ldrb	r1, [r5, r3]
    244c:	3301      	adds	r3, #1
    244e:	5ceb      	ldrb	r3, [r5, r3]
    2450:	021b      	lsls	r3, r3, #8
    2452:	430b      	orrs	r3, r1
    2454:	001a      	movs	r2, r3
    2456:	2383      	movs	r3, #131	; 0x83
    2458:	5ce8      	ldrb	r0, [r5, r3]
    245a:	0400      	lsls	r0, r0, #16
    245c:	0003      	movs	r3, r0
    245e:	4313      	orrs	r3, r2
    2460:	2284      	movs	r2, #132	; 0x84
    2462:	5ca8      	ldrb	r0, [r5, r2]
    2464:	0600      	lsls	r0, r0, #24
    2466:	4318      	orrs	r0, r3
    2468:	7d22      	ldrb	r2, [r4, #20]
    246a:	6921      	ldr	r1, [r4, #16]
    246c:	4b15      	ldr	r3, [pc, #84]	; (24c4 <nwkDataReqTaskHandler+0x13c>)
    246e:	4798      	blx	r3
	frame->size += req->size;
    2470:	786a      	ldrb	r2, [r5, #1]
    2472:	7d23      	ldrb	r3, [r4, #20]
    2474:	18d3      	adds	r3, r2, r3
    2476:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    2478:	0028      	movs	r0, r5
    247a:	4b13      	ldr	r3, [pc, #76]	; (24c8 <nwkDataReqTaskHandler+0x140>)
    247c:	4798      	blx	r3
    247e:	e018      	b.n	24b2 <nwkDataReqTaskHandler+0x12a>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    2480:	42a2      	cmp	r2, r4
    2482:	d104      	bne.n	248e <nwkDataReqTaskHandler+0x106>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2484:	6812      	ldr	r2, [r2, #0]
    2486:	4b0b      	ldr	r3, [pc, #44]	; (24b4 <nwkDataReqTaskHandler+0x12c>)
    2488:	601a      	str	r2, [r3, #0]
    248a:	e005      	b.n	2498 <nwkDataReqTaskHandler+0x110>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
			prev = prev->next;
    248c:	001a      	movs	r2, r3
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    248e:	6813      	ldr	r3, [r2, #0]
    2490:	42a3      	cmp	r3, r4
    2492:	d1fb      	bne.n	248c <nwkDataReqTaskHandler+0x104>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2494:	6823      	ldr	r3, [r4, #0]
    2496:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    2498:	4909      	ldr	r1, [pc, #36]	; (24c0 <nwkDataReqTaskHandler+0x138>)
    249a:	2258      	movs	r2, #88	; 0x58
    249c:	5a8b      	ldrh	r3, [r1, r2]
    249e:	3b01      	subs	r3, #1
    24a0:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    24a2:	69a3      	ldr	r3, [r4, #24]
    24a4:	0020      	movs	r0, r4
    24a6:	4798      	blx	r3
    24a8:	e003      	b.n	24b2 <nwkDataReqTaskHandler+0x12a>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    24aa:	6824      	ldr	r4, [r4, #0]
    24ac:	2c00      	cmp	r4, #0
    24ae:	d000      	beq.n	24b2 <nwkDataReqTaskHandler+0x12a>
    24b0:	e771      	b.n	2396 <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    24b2:	bd70      	pop	{r4, r5, r6, pc}
    24b4:	200000d4 	.word	0x200000d4
    24b8:	000024e1 	.word	0x000024e1
    24bc:	00002309 	.word	0x00002309
    24c0:	200007e0 	.word	0x200007e0
    24c4:	00004e95 	.word	0x00004e95
    24c8:	00003195 	.word	0x00003195

000024cc <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    24cc:	4b03      	ldr	r3, [pc, #12]	; (24dc <nwkFrameInit+0x10>)
    24ce:	2200      	movs	r2, #0
    24d0:	701a      	strb	r2, [r3, #0]
    24d2:	218d      	movs	r1, #141	; 0x8d
    24d4:	545a      	strb	r2, [r3, r1]
    24d6:	318d      	adds	r1, #141	; 0x8d
    24d8:	545a      	strb	r2, [r3, r1]
	}
}
    24da:	4770      	bx	lr
    24dc:	200000d8 	.word	0x200000d8

000024e0 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    24e0:	b510      	push	{r4, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    24e2:	4b18      	ldr	r3, [pc, #96]	; (2544 <nwkFrameAlloc+0x64>)
    24e4:	781b      	ldrb	r3, [r3, #0]
    24e6:	2b00      	cmp	r3, #0
    24e8:	d00e      	beq.n	2508 <nwkFrameAlloc+0x28>
    24ea:	238d      	movs	r3, #141	; 0x8d
    24ec:	4a15      	ldr	r2, [pc, #84]	; (2544 <nwkFrameAlloc+0x64>)
    24ee:	5cd3      	ldrb	r3, [r2, r3]
    24f0:	2b00      	cmp	r3, #0
    24f2:	d007      	beq.n	2504 <nwkFrameAlloc+0x24>
    24f4:	238d      	movs	r3, #141	; 0x8d
    24f6:	005b      	lsls	r3, r3, #1
    24f8:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    24fa:	2400      	movs	r4, #0
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    24fc:	2b00      	cmp	r3, #0
    24fe:	d11f      	bne.n	2540 <nwkFrameAlloc+0x60>
    2500:	3402      	adds	r4, #2
    2502:	e002      	b.n	250a <nwkFrameAlloc+0x2a>
    2504:	2401      	movs	r4, #1
    2506:	e000      	b.n	250a <nwkFrameAlloc+0x2a>
    2508:	2400      	movs	r4, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    250a:	238d      	movs	r3, #141	; 0x8d
    250c:	435c      	muls	r4, r3
    250e:	4b0d      	ldr	r3, [pc, #52]	; (2544 <nwkFrameAlloc+0x64>)
    2510:	191c      	adds	r4, r3, r4
    2512:	228d      	movs	r2, #141	; 0x8d
    2514:	2100      	movs	r1, #0
    2516:	0020      	movs	r0, r4
    2518:	4b0b      	ldr	r3, [pc, #44]	; (2548 <nwkFrameAlloc+0x68>)
    251a:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    251c:	2310      	movs	r3, #16
    251e:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    2520:	0023      	movs	r3, r4
    2522:	3312      	adds	r3, #18
    2524:	0022      	movs	r2, r4
    2526:	3281      	adds	r2, #129	; 0x81
    2528:	7013      	strb	r3, [r2, #0]
    252a:	0a19      	lsrs	r1, r3, #8
    252c:	7051      	strb	r1, [r2, #1]
    252e:	0c19      	lsrs	r1, r3, #16
    2530:	7091      	strb	r1, [r2, #2]
    2532:	0e1b      	lsrs	r3, r3, #24
    2534:	70d3      	strb	r3, [r2, #3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    2536:	4905      	ldr	r1, [pc, #20]	; (254c <nwkFrameAlloc+0x6c>)
    2538:	2258      	movs	r2, #88	; 0x58
    253a:	5a8b      	ldrh	r3, [r1, r2]
    253c:	3301      	adds	r3, #1
    253e:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
}
    2540:	0020      	movs	r0, r4
    2542:	bd10      	pop	{r4, pc}
    2544:	200000d8 	.word	0x200000d8
    2548:	00004ea7 	.word	0x00004ea7
    254c:	200007e0 	.word	0x200007e0

00002550 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    2550:	2300      	movs	r3, #0
    2552:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    2554:	4902      	ldr	r1, [pc, #8]	; (2560 <nwkFrameFree+0x10>)
    2556:	2258      	movs	r2, #88	; 0x58
    2558:	5a8b      	ldrh	r3, [r1, r2]
    255a:	3b01      	subs	r3, #1
    255c:	528b      	strh	r3, [r1, r2]
}
    255e:	4770      	bx	lr
    2560:	200007e0 	.word	0x200007e0

00002564 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    2564:	2800      	cmp	r0, #0
    2566:	d006      	beq.n	2576 <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    2568:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    256a:	4b0c      	ldr	r3, [pc, #48]	; (259c <nwkFrameNext+0x38>)
    256c:	33a8      	adds	r3, #168	; 0xa8
    256e:	33ff      	adds	r3, #255	; 0xff
    2570:	4298      	cmp	r0, r3
    2572:	d301      	bcc.n	2578 <nwkFrameNext+0x14>
    2574:	e00f      	b.n	2596 <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    2576:	4809      	ldr	r0, [pc, #36]	; (259c <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2578:	7803      	ldrb	r3, [r0, #0]
    257a:	2b00      	cmp	r3, #0
    257c:	d10c      	bne.n	2598 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    257e:	4a07      	ldr	r2, [pc, #28]	; (259c <nwkFrameNext+0x38>)
    2580:	32a8      	adds	r2, #168	; 0xa8
    2582:	32ff      	adds	r2, #255	; 0xff
    2584:	e002      	b.n	258c <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2586:	7803      	ldrb	r3, [r0, #0]
    2588:	2b00      	cmp	r3, #0
    258a:	d105      	bne.n	2598 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    258c:	308d      	adds	r0, #141	; 0x8d
    258e:	4290      	cmp	r0, r2
    2590:	d3f9      	bcc.n	2586 <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2592:	2000      	movs	r0, #0
    2594:	e000      	b.n	2598 <nwkFrameNext+0x34>
    2596:	2000      	movs	r0, #0
}
    2598:	4770      	bx	lr
    259a:	46c0      	nop			; (mov r8, r8)
    259c:	200000d8 	.word	0x200000d8

000025a0 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    25a0:	2200      	movs	r2, #0
    25a2:	2385      	movs	r3, #133	; 0x85
    25a4:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    25a6:	4a05      	ldr	r2, [pc, #20]	; (25bc <nwkFrameCommandInit+0x1c>)
    25a8:	7913      	ldrb	r3, [r2, #4]
    25aa:	3301      	adds	r3, #1
    25ac:	b2db      	uxtb	r3, r3
    25ae:	7113      	strb	r3, [r2, #4]
    25b0:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    25b2:	7813      	ldrb	r3, [r2, #0]
    25b4:	7343      	strb	r3, [r0, #13]
    25b6:	7853      	ldrb	r3, [r2, #1]
    25b8:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    25ba:	4770      	bx	lr
    25bc:	200007e0 	.word	0x200007e0

000025c0 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    25c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    25c2:	4b09      	ldr	r3, [pc, #36]	; (25e8 <nwkRouteInit+0x28>)
    25c4:	3302      	adds	r3, #2
    25c6:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    25c8:	2701      	movs	r7, #1
    25ca:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    25cc:	4c06      	ldr	r4, [pc, #24]	; (25e8 <nwkRouteInit+0x28>)
    25ce:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    25d0:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    25d2:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    25d4:	00d0      	lsls	r0, r2, #3
    25d6:	5d01      	ldrb	r1, [r0, r4]
    25d8:	43b1      	bics	r1, r6
    25da:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    25dc:	711d      	strb	r5, [r3, #4]
    25de:	3201      	adds	r2, #1
    25e0:	3308      	adds	r3, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    25e2:	2a64      	cmp	r2, #100	; 0x64
    25e4:	d1f5      	bne.n	25d2 <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    25e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25e8:	20000280 	.word	0x20000280

000025ec <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    25ec:	b570      	push	{r4, r5, r6, lr}
    25ee:	4a0b      	ldr	r2, [pc, #44]	; (261c <NWK_RouteFindEntry+0x30>)
    25f0:	3202      	adds	r2, #2
    25f2:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    25f4:	4e09      	ldr	r6, [pc, #36]	; (261c <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    25f6:	8814      	ldrh	r4, [r2, #0]
    25f8:	4284      	cmp	r4, r0
    25fa:	d109      	bne.n	2610 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    25fc:	00dc      	lsls	r4, r3, #3
    25fe:	5da4      	ldrb	r4, [r4, r6]
    2600:	07a4      	lsls	r4, r4, #30
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2602:	0fe4      	lsrs	r4, r4, #31
    2604:	428c      	cmp	r4, r1
    2606:	d103      	bne.n	2610 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    2608:	00dd      	lsls	r5, r3, #3
    260a:	4804      	ldr	r0, [pc, #16]	; (261c <NWK_RouteFindEntry+0x30>)
    260c:	1940      	adds	r0, r0, r5
    260e:	e004      	b.n	261a <NWK_RouteFindEntry+0x2e>
    2610:	3301      	adds	r3, #1
    2612:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2614:	2b64      	cmp	r3, #100	; 0x64
    2616:	d1ee      	bne.n	25f6 <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    2618:	2000      	movs	r0, #0
}
    261a:	bd70      	pop	{r4, r5, r6, pc}
    261c:	20000280 	.word	0x20000280

00002620 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    2620:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    2622:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    2624:	4812      	ldr	r0, [pc, #72]	; (2670 <NWK_RouteNewEntry+0x50>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    2626:	2401      	movs	r4, #1
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2628:	0003      	movs	r3, r0
    262a:	25c8      	movs	r5, #200	; 0xc8
    262c:	00ad      	lsls	r5, r5, #2
    262e:	46ac      	mov	ip, r5
    2630:	4463      	add	r3, ip
    2632:	0019      	movs	r1, r3
		if (iter->fixed) {
    2634:	7803      	ldrb	r3, [r0, #0]
    2636:	421c      	tst	r4, r3
    2638:	d10a      	bne.n	2650 <NWK_RouteNewEntry+0x30>
			continue;
		}

		if (0 == iter->rank) {
    263a:	7983      	ldrb	r3, [r0, #6]
    263c:	2b00      	cmp	r3, #0
    263e:	d00b      	beq.n	2658 <NWK_RouteNewEntry+0x38>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    2640:	2a00      	cmp	r2, #0
    2642:	d004      	beq.n	264e <NWK_RouteNewEntry+0x2e>
    2644:	7995      	ldrb	r5, [r2, #6]
    2646:	429d      	cmp	r5, r3
    2648:	d902      	bls.n	2650 <NWK_RouteNewEntry+0x30>
    264a:	0002      	movs	r2, r0
    264c:	e000      	b.n	2650 <NWK_RouteNewEntry+0x30>
    264e:	0002      	movs	r2, r0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2650:	3008      	adds	r0, #8
    2652:	4288      	cmp	r0, r1
    2654:	d1ee      	bne.n	2634 <NWK_RouteNewEntry+0x14>
    2656:	0010      	movs	r0, r2
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    2658:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    265a:	2202      	movs	r2, #2
    265c:	4393      	bics	r3, r2
    265e:	320d      	adds	r2, #13
    2660:	4013      	ands	r3, r2
    2662:	2230      	movs	r2, #48	; 0x30
    2664:	4313      	orrs	r3, r2
    2666:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2668:	2380      	movs	r3, #128	; 0x80
    266a:	7183      	strb	r3, [r0, #6]

	return entry;
}
    266c:	bd30      	pop	{r4, r5, pc}
    266e:	46c0      	nop			; (mov r8, r8)
    2670:	20000280 	.word	0x20000280

00002674 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    2674:	7803      	ldrb	r3, [r0, #0]
    2676:	07db      	lsls	r3, r3, #31
    2678:	d404      	bmi.n	2684 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    267a:	2301      	movs	r3, #1
    267c:	425b      	negs	r3, r3
    267e:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    2680:	2300      	movs	r3, #0
    2682:	7183      	strb	r3, [r0, #6]
}
    2684:	4770      	bx	lr
    2686:	46c0      	nop			; (mov r8, r8)

00002688 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    2688:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    268a:	4b04      	ldr	r3, [pc, #16]	; (269c <NWK_RouteNextHop+0x14>)
    268c:	4798      	blx	r3
	if (entry) {
    268e:	2800      	cmp	r0, #0
    2690:	d001      	beq.n	2696 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    2692:	8880      	ldrh	r0, [r0, #4]
    2694:	e000      	b.n	2698 <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    2696:	4802      	ldr	r0, [pc, #8]	; (26a0 <NWK_RouteNextHop+0x18>)
}
    2698:	bd10      	pop	{r4, pc}
    269a:	46c0      	nop			; (mov r8, r8)
    269c:	000025ed 	.word	0x000025ed
    26a0:	0000ffff 	.word	0x0000ffff

000026a4 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    26a4:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    26a6:	4b03      	ldr	r3, [pc, #12]	; (26b4 <nwkRouteRemove+0x10>)
    26a8:	4798      	blx	r3
	if (entry) {
    26aa:	2800      	cmp	r0, #0
    26ac:	d001      	beq.n	26b2 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    26ae:	4b02      	ldr	r3, [pc, #8]	; (26b8 <nwkRouteRemove+0x14>)
    26b0:	4798      	blx	r3
	}
}
    26b2:	bd10      	pop	{r4, pc}
    26b4:	000025ed 	.word	0x000025ed
    26b8:	00002675 	.word	0x00002675

000026bc <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    26bc:	b570      	push	{r4, r5, r6, lr}
    26be:	0004      	movs	r4, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    26c0:	7a42      	ldrb	r2, [r0, #9]
    26c2:	7a85      	ldrb	r5, [r0, #10]
    26c4:	022d      	lsls	r5, r5, #8
    26c6:	4315      	orrs	r5, r2
    26c8:	b22b      	sxth	r3, r5
    26ca:	2b00      	cmp	r3, #0
    26cc:	da05      	bge.n	26da <nwkRouteFrameReceived+0x1e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
    26ce:	7b42      	ldrb	r2, [r0, #13]
    26d0:	7b83      	ldrb	r3, [r0, #14]
    26d2:	021b      	lsls	r3, r3, #8
{
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    26d4:	4313      	orrs	r3, r2
    26d6:	429d      	cmp	r5, r3
    26d8:	d13f      	bne.n	275a <nwkRouteFrameReceived+0x9e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    26da:	7962      	ldrb	r2, [r4, #5]
    26dc:	79a3      	ldrb	r3, [r4, #6]
    26de:	021b      	lsls	r3, r3, #8
    26e0:	4313      	orrs	r3, r2
    26e2:	4a1e      	ldr	r2, [pc, #120]	; (275c <nwkRouteFrameReceived+0xa0>)
    26e4:	4293      	cmp	r3, r2
    26e6:	d038      	beq.n	275a <nwkRouteFrameReceived+0x9e>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    26e8:	7b63      	ldrb	r3, [r4, #13]
    26ea:	7ba0      	ldrb	r0, [r4, #14]
    26ec:	0200      	lsls	r0, r0, #8
    26ee:	4318      	orrs	r0, r3
    26f0:	2100      	movs	r1, #0
    26f2:	4b1b      	ldr	r3, [pc, #108]	; (2760 <nwkRouteFrameReceived+0xa4>)
    26f4:	4798      	blx	r3

	if (entry) {
    26f6:	2800      	cmp	r0, #0
    26f8:	d016      	beq.n	2728 <nwkRouteFrameReceived+0x6c>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    26fa:	79e2      	ldrb	r2, [r4, #7]
    26fc:	7a23      	ldrb	r3, [r4, #8]
    26fe:	021b      	lsls	r3, r3, #8
    2700:	4313      	orrs	r3, r2
    2702:	4a16      	ldr	r2, [pc, #88]	; (275c <nwkRouteFrameReceived+0xa0>)
    2704:	4293      	cmp	r3, r2
    2706:	d11f      	bne.n	2748 <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);
    2708:	7be2      	ldrb	r2, [r4, #15]
    270a:	7c23      	ldrb	r3, [r4, #16]
    270c:	021b      	lsls	r3, r3, #8
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    270e:	4915      	ldr	r1, [pc, #84]	; (2764 <nwkRouteFrameReceived+0xa8>)
    2710:	8809      	ldrh	r1, [r1, #0]
    2712:	4313      	orrs	r3, r2
    2714:	4299      	cmp	r1, r3
    2716:	d117      	bne.n	2748 <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    2718:	8085      	strh	r5, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    271a:	7803      	ldrb	r3, [r0, #0]
    271c:	220f      	movs	r2, #15
    271e:	4013      	ands	r3, r2
    2720:	2230      	movs	r2, #48	; 0x30
    2722:	4313      	orrs	r3, r2
    2724:	7003      	strb	r3, [r0, #0]
    2726:	e00b      	b.n	2740 <nwkRouteFrameReceived+0x84>
		}
	} else {
		entry = NWK_RouteNewEntry();
    2728:	4b0f      	ldr	r3, [pc, #60]	; (2768 <nwkRouteFrameReceived+0xac>)
    272a:	4798      	blx	r3

		entry->dstAddr = header->nwkSrcAddr;
    272c:	7b61      	ldrb	r1, [r4, #13]
    272e:	7ba2      	ldrb	r2, [r4, #14]
    2730:	0212      	lsls	r2, r2, #8
    2732:	430a      	orrs	r2, r1
    2734:	8042      	strh	r2, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    2736:	7a62      	ldrb	r2, [r4, #9]
    2738:	7aa3      	ldrb	r3, [r4, #10]
    273a:	021b      	lsls	r3, r3, #8
    273c:	4313      	orrs	r3, r2
    273e:	8083      	strh	r3, [r0, #4]
	}

	entry->lqi = frame->rx.lqi;
    2740:	2385      	movs	r3, #133	; 0x85
    2742:	5ce3      	ldrb	r3, [r4, r3]
    2744:	71c3      	strb	r3, [r0, #7]
    2746:	e008      	b.n	275a <nwkRouteFrameReceived+0x9e>

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    2748:	8883      	ldrh	r3, [r0, #4]
    274a:	42ab      	cmp	r3, r5
    274c:	d0f8      	beq.n	2740 <nwkRouteFrameReceived+0x84>
    274e:	79c2      	ldrb	r2, [r0, #7]
    2750:	2385      	movs	r3, #133	; 0x85
    2752:	5ce3      	ldrb	r3, [r4, r3]
    2754:	429a      	cmp	r2, r3
    2756:	d3df      	bcc.n	2718 <nwkRouteFrameReceived+0x5c>
    2758:	e7f2      	b.n	2740 <nwkRouteFrameReceived+0x84>

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    275a:	bd70      	pop	{r4, r5, r6, pc}
    275c:	0000ffff 	.word	0x0000ffff
    2760:	000025ed 	.word	0x000025ed
    2764:	200007e0 	.word	0x200007e0
    2768:	00002621 	.word	0x00002621

0000276c <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    276c:	b510      	push	{r4, lr}
    276e:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    2770:	7bc3      	ldrb	r3, [r0, #15]
    2772:	7c00      	ldrb	r0, [r0, #16]
    2774:	0200      	lsls	r0, r0, #8
    2776:	4318      	orrs	r0, r3
    2778:	4b1b      	ldr	r3, [pc, #108]	; (27e8 <nwkRouteFrameSent+0x7c>)
    277a:	4298      	cmp	r0, r3
    277c:	d033      	beq.n	27e6 <nwkRouteFrameSent+0x7a>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    277e:	7ae1      	ldrb	r1, [r4, #11]
    2780:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    2782:	0fc9      	lsrs	r1, r1, #31
    2784:	4b19      	ldr	r3, [pc, #100]	; (27ec <nwkRouteFrameSent+0x80>)
    2786:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    2788:	2800      	cmp	r0, #0
    278a:	d02c      	beq.n	27e6 <nwkRouteFrameSent+0x7a>
    278c:	7803      	ldrb	r3, [r0, #0]
    278e:	07db      	lsls	r3, r3, #31
    2790:	d429      	bmi.n	27e6 <nwkRouteFrameSent+0x7a>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    2792:	2385      	movs	r3, #133	; 0x85
    2794:	5ce3      	ldrb	r3, [r4, r3]
    2796:	2b00      	cmp	r3, #0
    2798:	d118      	bne.n	27cc <nwkRouteFrameSent+0x60>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    279a:	7803      	ldrb	r3, [r0, #0]
    279c:	220f      	movs	r2, #15
    279e:	4013      	ands	r3, r2
    27a0:	2230      	movs	r2, #48	; 0x30
    27a2:	4313      	orrs	r3, r2
    27a4:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    27a6:	7983      	ldrb	r3, [r0, #6]
    27a8:	3301      	adds	r3, #1
    27aa:	b2db      	uxtb	r3, r3
    27ac:	7183      	strb	r3, [r0, #6]
    27ae:	2bff      	cmp	r3, #255	; 0xff
    27b0:	d119      	bne.n	27e6 <nwkRouteFrameSent+0x7a>
    27b2:	490f      	ldr	r1, [pc, #60]	; (27f0 <nwkRouteFrameSent+0x84>)
    27b4:	1d8a      	adds	r2, r1, #6
    27b6:	4b0f      	ldr	r3, [pc, #60]	; (27f4 <nwkRouteFrameSent+0x88>)
    27b8:	469c      	mov	ip, r3
    27ba:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    27bc:	7813      	ldrb	r3, [r2, #0]
    27be:	085b      	lsrs	r3, r3, #1
    27c0:	3301      	adds	r3, #1
    27c2:	7013      	strb	r3, [r2, #0]
    27c4:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    27c6:	428a      	cmp	r2, r1
    27c8:	d1f8      	bne.n	27bc <nwkRouteFrameSent+0x50>
    27ca:	e00c      	b.n	27e6 <nwkRouteFrameSent+0x7a>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    27cc:	7802      	ldrb	r2, [r0, #0]
    27ce:	0913      	lsrs	r3, r2, #4
    27d0:	330f      	adds	r3, #15
    27d2:	240f      	movs	r4, #15
    27d4:	4023      	ands	r3, r4
    27d6:	0119      	lsls	r1, r3, #4
    27d8:	4022      	ands	r2, r4
    27da:	430a      	orrs	r2, r1
    27dc:	7002      	strb	r2, [r0, #0]
    27de:	2b00      	cmp	r3, #0
    27e0:	d101      	bne.n	27e6 <nwkRouteFrameSent+0x7a>
			NWK_RouteFreeEntry(entry);
    27e2:	4b05      	ldr	r3, [pc, #20]	; (27f8 <nwkRouteFrameSent+0x8c>)
    27e4:	4798      	blx	r3
		}
	}
}
    27e6:	bd10      	pop	{r4, pc}
    27e8:	0000ffff 	.word	0x0000ffff
    27ec:	000025ed 	.word	0x000025ed
    27f0:	20000280 	.word	0x20000280
    27f4:	00000326 	.word	0x00000326
    27f8:	00002675 	.word	0x00002675

000027fc <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    27fc:	b510      	push	{r4, lr}
    27fe:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    2800:	7bc3      	ldrb	r3, [r0, #15]
    2802:	7c00      	ldrb	r0, [r0, #16]
    2804:	0200      	lsls	r0, r0, #8
    2806:	4318      	orrs	r0, r3
    2808:	4b0b      	ldr	r3, [pc, #44]	; (2838 <nwkRoutePrepareTx+0x3c>)
    280a:	4298      	cmp	r0, r3
    280c:	d104      	bne.n	2818 <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    280e:	2301      	movs	r3, #1
    2810:	425b      	negs	r3, r3
    2812:	71e3      	strb	r3, [r4, #7]
    2814:	7223      	strb	r3, [r4, #8]
    2816:	e00e      	b.n	2836 <nwkRoutePrepareTx+0x3a>
	} else if (header->nwkFcf.linkLocal) {
    2818:	7ae3      	ldrb	r3, [r4, #11]
    281a:	075b      	lsls	r3, r3, #29
    281c:	d503      	bpl.n	2826 <nwkRoutePrepareTx+0x2a>
		header->macDstAddr = header->nwkDstAddr;
    281e:	71e0      	strb	r0, [r4, #7]
    2820:	0a00      	lsrs	r0, r0, #8
    2822:	7220      	strb	r0, [r4, #8]
    2824:	e007      	b.n	2836 <nwkRoutePrepareTx+0x3a>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    2826:	7ae1      	ldrb	r1, [r4, #11]
    2828:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    282a:	0fc9      	lsrs	r1, r1, #31
    282c:	4b03      	ldr	r3, [pc, #12]	; (283c <nwkRoutePrepareTx+0x40>)
    282e:	4798      	blx	r3
    2830:	71e0      	strb	r0, [r4, #7]
    2832:	0a00      	lsrs	r0, r0, #8
    2834:	7220      	strb	r0, [r4, #8]
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    2836:	bd10      	pop	{r4, pc}
    2838:	0000ffff 	.word	0x0000ffff
    283c:	00002689 	.word	0x00002689

00002840 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    2840:	b5f0      	push	{r4, r5, r6, r7, lr}
    2842:	4647      	mov	r7, r8
    2844:	b480      	push	{r7}
    2846:	0006      	movs	r6, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    2848:	7bc2      	ldrb	r2, [r0, #15]
    284a:	7c07      	ldrb	r7, [r0, #16]
    284c:	023f      	lsls	r7, r7, #8
    284e:	4317      	orrs	r7, r2
			header->nwkFcf.multicast)) {
    2850:	7ac4      	ldrb	r4, [r0, #11]
    2852:	0724      	lsls	r4, r4, #28
    2854:	0fe4      	lsrs	r4, r4, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    2856:	b2e1      	uxtb	r1, r4
    2858:	0038      	movs	r0, r7
    285a:	4b2a      	ldr	r3, [pc, #168]	; (2904 <nwkRouteFrame+0xc4>)
    285c:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    285e:	4b2a      	ldr	r3, [pc, #168]	; (2908 <nwkRouteFrame+0xc8>)
    2860:	4298      	cmp	r0, r3
    2862:	d00e      	beq.n	2882 <nwkRouteFrame+0x42>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    2864:	2200      	movs	r2, #0
    2866:	2389      	movs	r3, #137	; 0x89
    2868:	54f2      	strb	r2, [r6, r3]
    286a:	0033      	movs	r3, r6
    286c:	3389      	adds	r3, #137	; 0x89
    286e:	705a      	strb	r2, [r3, #1]
    2870:	709a      	strb	r2, [r3, #2]
    2872:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    2874:	3202      	adds	r2, #2
    2876:	2388      	movs	r3, #136	; 0x88
    2878:	54f2      	strb	r2, [r6, r3]
		nwkTxFrame(frame);
    287a:	0030      	movs	r0, r6
    287c:	4b23      	ldr	r3, [pc, #140]	; (290c <nwkRouteFrame+0xcc>)
    287e:	4798      	blx	r3
    2880:	e03d      	b.n	28fe <nwkRouteFrame+0xbe>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    2882:	7b72      	ldrb	r2, [r6, #13]
    2884:	7bb3      	ldrb	r3, [r6, #14]
    2886:	021b      	lsls	r3, r3, #8
    2888:	4313      	orrs	r3, r2
    288a:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    288c:	4b20      	ldr	r3, [pc, #128]	; (2910 <nwkRouteFrame+0xd0>)
    288e:	4798      	blx	r3
    2890:	1e05      	subs	r5, r0, #0
    2892:	d031      	beq.n	28f8 <nwkRouteFrame+0xb8>
		return;
	}

	nwkFrameCommandInit(frame);
    2894:	4b1f      	ldr	r3, [pc, #124]	; (2914 <nwkRouteFrame+0xd4>)
    2896:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    2898:	786b      	ldrb	r3, [r5, #1]
    289a:	3306      	adds	r3, #6
    289c:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    289e:	2200      	movs	r2, #0
    28a0:	2389      	movs	r3, #137	; 0x89
    28a2:	54ea      	strb	r2, [r5, r3]
    28a4:	002b      	movs	r3, r5
    28a6:	3389      	adds	r3, #137	; 0x89
    28a8:	705a      	strb	r2, [r3, #1]
    28aa:	709a      	strb	r2, [r3, #2]
    28ac:	70da      	strb	r2, [r3, #3]

	frame->header.nwkDstAddr = src;
    28ae:	23ff      	movs	r3, #255	; 0xff
    28b0:	4642      	mov	r2, r8
    28b2:	401a      	ands	r2, r3
    28b4:	4694      	mov	ip, r2
    28b6:	73ea      	strb	r2, [r5, #15]
    28b8:	4643      	mov	r3, r8
    28ba:	0a1b      	lsrs	r3, r3, #8
    28bc:	4698      	mov	r8, r3
    28be:	742b      	strb	r3, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    28c0:	2381      	movs	r3, #129	; 0x81
    28c2:	5ce8      	ldrb	r0, [r5, r3]
    28c4:	3301      	adds	r3, #1
    28c6:	5cea      	ldrb	r2, [r5, r3]
    28c8:	0212      	lsls	r2, r2, #8
    28ca:	4302      	orrs	r2, r0
    28cc:	3301      	adds	r3, #1
    28ce:	5ceb      	ldrb	r3, [r5, r3]
    28d0:	041b      	lsls	r3, r3, #16
    28d2:	4313      	orrs	r3, r2
    28d4:	001a      	movs	r2, r3
    28d6:	2384      	movs	r3, #132	; 0x84
    28d8:	5ceb      	ldrb	r3, [r5, r3]
    28da:	061b      	lsls	r3, r3, #24
    28dc:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_ERROR;
    28de:	2201      	movs	r2, #1
    28e0:	701a      	strb	r2, [r3, #0]
	command->srcAddr = src;
    28e2:	4662      	mov	r2, ip
    28e4:	705a      	strb	r2, [r3, #1]
    28e6:	4642      	mov	r2, r8
    28e8:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    28ea:	70df      	strb	r7, [r3, #3]
    28ec:	0a3f      	lsrs	r7, r7, #8
    28ee:	711f      	strb	r7, [r3, #4]
	command->multicast = multicast;
    28f0:	715c      	strb	r4, [r3, #5]

	nwkTxFrame(frame);
    28f2:	0028      	movs	r0, r5
    28f4:	4b05      	ldr	r3, [pc, #20]	; (290c <nwkRouteFrame+0xcc>)
    28f6:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    28f8:	0030      	movs	r0, r6
    28fa:	4b07      	ldr	r3, [pc, #28]	; (2918 <nwkRouteFrame+0xd8>)
    28fc:	4798      	blx	r3
	}
}
    28fe:	bc04      	pop	{r2}
    2900:	4690      	mov	r8, r2
    2902:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2904:	00002689 	.word	0x00002689
    2908:	0000ffff 	.word	0x0000ffff
    290c:	00003195 	.word	0x00003195
    2910:	000024e1 	.word	0x000024e1
    2914:	000025a1 	.word	0x000025a1
    2918:	00002551 	.word	0x00002551

0000291c <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    291c:	b510      	push	{r4, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    291e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    2920:	2300      	movs	r3, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    2922:	2a06      	cmp	r2, #6
    2924:	d108      	bne.n	2938 <nwkRouteErrorReceived+0x1c>

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    2926:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    2928:	7951      	ldrb	r1, [r2, #5]
    292a:	78d3      	ldrb	r3, [r2, #3]
    292c:	7910      	ldrb	r0, [r2, #4]
    292e:	0200      	lsls	r0, r0, #8
    2930:	4318      	orrs	r0, r3
    2932:	4b02      	ldr	r3, [pc, #8]	; (293c <nwkRouteErrorReceived+0x20>)
    2934:	4798      	blx	r3

	return true;
    2936:	2301      	movs	r3, #1
}
    2938:	0018      	movs	r0, r3
    293a:	bd10      	pop	{r4, pc}
    293c:	000026a5 	.word	0x000026a5

00002940 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    2940:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    2942:	7b02      	ldrb	r2, [r0, #12]
		return false;
    2944:	2300      	movs	r3, #0
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    2946:	2a00      	cmp	r2, #0
    2948:	d00f      	beq.n	296a <nwkRxSeriveDataInd+0x2a>
		return false;
	}

	switch (ind->data[0]) {
    294a:	6883      	ldr	r3, [r0, #8]
    294c:	781b      	ldrb	r3, [r3, #0]
    294e:	2b00      	cmp	r3, #0
    2950:	d002      	beq.n	2958 <nwkRxSeriveDataInd+0x18>
    2952:	2b01      	cmp	r3, #1
    2954:	d004      	beq.n	2960 <nwkRxSeriveDataInd+0x20>
    2956:	e007      	b.n	2968 <nwkRxSeriveDataInd+0x28>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    2958:	4b05      	ldr	r3, [pc, #20]	; (2970 <nwkRxSeriveDataInd+0x30>)
    295a:	4798      	blx	r3
    295c:	0003      	movs	r3, r0
    295e:	e004      	b.n	296a <nwkRxSeriveDataInd+0x2a>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    2960:	4b04      	ldr	r3, [pc, #16]	; (2974 <nwkRxSeriveDataInd+0x34>)
    2962:	4798      	blx	r3
    2964:	0003      	movs	r3, r0
    2966:	e000      	b.n	296a <nwkRxSeriveDataInd+0x2a>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    2968:	2300      	movs	r3, #0
	}
}
    296a:	0018      	movs	r0, r3
    296c:	bd10      	pop	{r4, pc}
    296e:	46c0      	nop			; (mov r8, r8)
    2970:	000032d9 	.word	0x000032d9
    2974:	0000291d 	.word	0x0000291d

00002978 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    2978:	b570      	push	{r4, r5, r6, lr}
    297a:	4909      	ldr	r1, [pc, #36]	; (29a0 <nwkRxDuplicateRejectionTimerHandler+0x28>)
    297c:	1d0b      	adds	r3, r1, #4
    297e:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    2980:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    2982:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    2984:	781a      	ldrb	r2, [r3, #0]
    2986:	2a00      	cmp	r2, #0
    2988:	d002      	beq.n	2990 <nwkRxDuplicateRejectionTimerHandler+0x18>
			nwkRxDuplicateRejectionTable[i].ttl--;
    298a:	3a01      	subs	r2, #1
    298c:	701a      	strb	r2, [r3, #0]
			restart = true;
    298e:	002c      	movs	r4, r5
    2990:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2992:	428b      	cmp	r3, r1
    2994:	d1f6      	bne.n	2984 <nwkRxDuplicateRejectionTimerHandler+0xc>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    2996:	2c00      	cmp	r4, #0
    2998:	d001      	beq.n	299e <nwkRxDuplicateRejectionTimerHandler+0x26>
		SYS_TimerStart(timer);
    299a:	4b02      	ldr	r3, [pc, #8]	; (29a4 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    299c:	4798      	blx	r3
	}
}
    299e:	bd70      	pop	{r4, r5, r6, pc}
    29a0:	200005a0 	.word	0x200005a0
    29a4:	00003869 	.word	0x00003869

000029a8 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    29a8:	b510      	push	{r4, lr}
    29aa:	4a0a      	ldr	r2, [pc, #40]	; (29d4 <nwkRxInit+0x2c>)
    29ac:	1d13      	adds	r3, r2, #4
    29ae:	3240      	adds	r2, #64	; 0x40
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    29b0:	2100      	movs	r1, #0
    29b2:	7019      	strb	r1, [r3, #0]
    29b4:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    29b6:	4293      	cmp	r3, r2
    29b8:	d1fb      	bne.n	29b2 <nwkRxInit+0xa>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    29ba:	4b07      	ldr	r3, [pc, #28]	; (29d8 <nwkRxInit+0x30>)
    29bc:	2264      	movs	r2, #100	; 0x64
    29be:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    29c0:	2200      	movs	r2, #0
    29c2:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    29c4:	4a05      	ldr	r2, [pc, #20]	; (29dc <nwkRxInit+0x34>)
    29c6:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    29c8:	4905      	ldr	r1, [pc, #20]	; (29e0 <nwkRxInit+0x38>)
    29ca:	2000      	movs	r0, #0
    29cc:	4b05      	ldr	r3, [pc, #20]	; (29e4 <nwkRxInit+0x3c>)
    29ce:	4798      	blx	r3
}
    29d0:	bd10      	pop	{r4, pc}
    29d2:	46c0      	nop			; (mov r8, r8)
    29d4:	200005a0 	.word	0x200005a0
    29d8:	200005e0 	.word	0x200005e0
    29dc:	00002979 	.word	0x00002979
    29e0:	00002941 	.word	0x00002941
    29e4:	000022d5 	.word	0x000022d5

000029e8 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    29e8:	b510      	push	{r4, lr}
    29ea:	0004      	movs	r4, r0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    29ec:	6803      	ldr	r3, [r0, #0]
    29ee:	785a      	ldrb	r2, [r3, #1]
    29f0:	2a88      	cmp	r2, #136	; 0x88
    29f2:	d11b      	bne.n	2a2c <PHY_DataInd+0x44>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    29f4:	781b      	ldrb	r3, [r3, #0]
    29f6:	3a68      	subs	r2, #104	; 0x68
    29f8:	4393      	bics	r3, r2
    29fa:	2b41      	cmp	r3, #65	; 0x41
    29fc:	d116      	bne.n	2a2c <PHY_DataInd+0x44>
    29fe:	7903      	ldrb	r3, [r0, #4]
    2a00:	2b0f      	cmp	r3, #15
    2a02:	d913      	bls.n	2a2c <PHY_DataInd+0x44>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    2a04:	4b0a      	ldr	r3, [pc, #40]	; (2a30 <PHY_DataInd+0x48>)
    2a06:	4798      	blx	r3
    2a08:	2800      	cmp	r0, #0
    2a0a:	d00f      	beq.n	2a2c <PHY_DataInd+0x44>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    2a0c:	2320      	movs	r3, #32
    2a0e:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    2a10:	7923      	ldrb	r3, [r4, #4]
    2a12:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    2a14:	7962      	ldrb	r2, [r4, #5]
    2a16:	2385      	movs	r3, #133	; 0x85
    2a18:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    2a1a:	2206      	movs	r2, #6
    2a1c:	56a2      	ldrsb	r2, [r4, r2]
    2a1e:	3301      	adds	r3, #1
    2a20:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    2a22:	3002      	adds	r0, #2
    2a24:	7922      	ldrb	r2, [r4, #4]
    2a26:	6821      	ldr	r1, [r4, #0]
    2a28:	4b02      	ldr	r3, [pc, #8]	; (2a34 <PHY_DataInd+0x4c>)
    2a2a:	4798      	blx	r3
}
    2a2c:	bd10      	pop	{r4, pc}
    2a2e:	46c0      	nop			; (mov r8, r8)
    2a30:	000024e1 	.word	0x000024e1
    2a34:	00004e95 	.word	0x00004e95

00002a38 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    2a38:	2900      	cmp	r1, #0
    2a3a:	d002      	beq.n	2a42 <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    2a3c:	2322      	movs	r3, #34	; 0x22
    2a3e:	7003      	strb	r3, [r0, #0]
    2a40:	e001      	b.n	2a46 <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    2a42:	2324      	movs	r3, #36	; 0x24
    2a44:	7003      	strb	r3, [r0, #0]
	}
}
    2a46:	4770      	bx	lr

00002a48 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2a48:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a4a:	464f      	mov	r7, r9
    2a4c:	4646      	mov	r6, r8
    2a4e:	b4c0      	push	{r6, r7}
    2a50:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    2a52:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    2a54:	4dd8      	ldr	r5, [pc, #864]	; (2db8 <nwkRxTaskHandler+0x370>)
		switch (frame->state) {
    2a56:	4ed9      	ldr	r6, [pc, #868]	; (2dbc <nwkRxTaskHandler+0x374>)
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    2a58:	e1d5      	b.n	2e06 <nwkRxTaskHandler+0x3be>
		switch (frame->state) {
    2a5a:	7823      	ldrb	r3, [r4, #0]
    2a5c:	3b20      	subs	r3, #32
    2a5e:	b2da      	uxtb	r2, r3
    2a60:	2a04      	cmp	r2, #4
    2a62:	d900      	bls.n	2a66 <nwkRxTaskHandler+0x1e>
    2a64:	e1cf      	b.n	2e06 <nwkRxTaskHandler+0x3be>
    2a66:	0093      	lsls	r3, r2, #2
    2a68:	58f3      	ldr	r3, [r6, r3]
    2a6a:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    2a6c:	2324      	movs	r3, #36	; 0x24
    2a6e:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    2a70:	7ae1      	ldrb	r1, [r4, #11]
    2a72:	070b      	lsls	r3, r1, #28
    2a74:	d500      	bpl.n	2a78 <nwkRxTaskHandler+0x30>
    2a76:	e1c6      	b.n	2e06 <nwkRxTaskHandler+0x3be>
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    2a78:	7962      	ldrb	r2, [r4, #5]
    2a7a:	79a3      	ldrb	r3, [r4, #6]
    2a7c:	021b      	lsls	r3, r3, #8
    2a7e:	4313      	orrs	r3, r2
    2a80:	4acf      	ldr	r2, [pc, #828]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2a82:	4293      	cmp	r3, r2
    2a84:	d113      	bne.n	2aae <nwkRxTaskHandler+0x66>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2a86:	7be2      	ldrb	r2, [r4, #15]
    2a88:	7c23      	ldrb	r3, [r4, #16]
    2a8a:	021b      	lsls	r3, r3, #8
    2a8c:	4313      	orrs	r3, r2
    2a8e:	4acd      	ldr	r2, [pc, #820]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2a90:	8812      	ldrh	r2, [r2, #0]
    2a92:	429a      	cmp	r2, r3
    2a94:	d003      	beq.n	2a9e <nwkRxTaskHandler+0x56>
    2a96:	4aca      	ldr	r2, [pc, #808]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2a98:	4293      	cmp	r3, r2
    2a9a:	d000      	beq.n	2a9e <nwkRxTaskHandler+0x56>
    2a9c:	e1b3      	b.n	2e06 <nwkRxTaskHandler+0x3be>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2a9e:	078b      	lsls	r3, r1, #30
    2aa0:	d502      	bpl.n	2aa8 <nwkRxTaskHandler+0x60>
				frame->state = NWK_RX_STATE_DECRYPT;
    2aa2:	2321      	movs	r3, #33	; 0x21
    2aa4:	7023      	strb	r3, [r4, #0]
    2aa6:	e1ae      	b.n	2e06 <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2aa8:	2322      	movs	r3, #34	; 0x22
    2aaa:	7023      	strb	r3, [r4, #0]
    2aac:	e1ab      	b.n	2e06 <nwkRxTaskHandler+0x3be>
	if (!NWK_FilterAddress(header->macSrcAddr, &frame->rx.lqi)) {
		return;
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2aae:	7be2      	ldrb	r2, [r4, #15]
    2ab0:	7c23      	ldrb	r3, [r4, #16]
    2ab2:	021b      	lsls	r3, r3, #8
    2ab4:	4313      	orrs	r3, r2
    2ab6:	4ac2      	ldr	r2, [pc, #776]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2ab8:	4293      	cmp	r3, r2
    2aba:	d102      	bne.n	2ac2 <nwkRxTaskHandler+0x7a>
    2abc:	07cb      	lsls	r3, r1, #31
    2abe:	d500      	bpl.n	2ac2 <nwkRxTaskHandler+0x7a>
    2ac0:	e1a1      	b.n	2e06 <nwkRxTaskHandler+0x3be>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    2ac2:	7b62      	ldrb	r2, [r4, #13]
    2ac4:	7ba3      	ldrb	r3, [r4, #14]
    2ac6:	021b      	lsls	r3, r3, #8
    2ac8:	49be      	ldr	r1, [pc, #760]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2aca:	8809      	ldrh	r1, [r1, #0]
    2acc:	4313      	orrs	r3, r2
    2ace:	4299      	cmp	r1, r3
    2ad0:	d100      	bne.n	2ad4 <nwkRxTaskHandler+0x8c>
    2ad2:	e198      	b.n	2e06 <nwkRxTaskHandler+0x3be>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    2ad4:	0020      	movs	r0, r4
    2ad6:	4bbc      	ldr	r3, [pc, #752]	; (2dc8 <nwkRxTaskHandler+0x380>)
    2ad8:	4798      	blx	r3
    2ada:	4bbc      	ldr	r3, [pc, #752]	; (2dcc <nwkRxTaskHandler+0x384>)
    2adc:	2200      	movs	r2, #0
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2ade:	2100      	movs	r1, #0
    2ae0:	468c      	mov	ip, r1

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2ae2:	1ca0      	adds	r0, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    2ae4:	9201      	str	r2, [sp, #4]

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2ae6:	7919      	ldrb	r1, [r3, #4]
    2ae8:	2900      	cmp	r1, #0
    2aea:	d054      	beq.n	2b96 <nwkRxTaskHandler+0x14e>
    2aec:	7ac7      	ldrb	r7, [r0, #11]
    2aee:	7b01      	ldrb	r1, [r0, #12]
    2af0:	0209      	lsls	r1, r1, #8
    2af2:	4688      	mov	r8, r1
    2af4:	8819      	ldrh	r1, [r3, #0]
    2af6:	4689      	mov	r9, r1
    2af8:	4641      	mov	r1, r8
    2afa:	4339      	orrs	r1, r7
    2afc:	4589      	cmp	r9, r1
    2afe:	d14b      	bne.n	2b98 <nwkRxTaskHandler+0x150>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2b00:	7b27      	ldrb	r7, [r4, #12]
    2b02:	0011      	movs	r1, r2
    2b04:	0053      	lsls	r3, r2, #1
    2b06:	4694      	mov	ip, r2
    2b08:	4463      	add	r3, ip
    2b0a:	005b      	lsls	r3, r3, #1
    2b0c:	4aaf      	ldr	r2, [pc, #700]	; (2dcc <nwkRxTaskHandler+0x384>)
    2b0e:	18d3      	adds	r3, r2, r3
    2b10:	789a      	ldrb	r2, [r3, #2]
    2b12:	1bd2      	subs	r2, r2, r7
    2b14:	b2d2      	uxtb	r2, r2

			if (diff < 8) {
    2b16:	2a07      	cmp	r2, #7
    2b18:	d827      	bhi.n	2b6a <nwkRxTaskHandler+0x122>
				if (entry->mask & (1 << diff)) {
    2b1a:	004b      	lsls	r3, r1, #1
    2b1c:	4463      	add	r3, ip
    2b1e:	005b      	lsls	r3, r3, #1
    2b20:	49aa      	ldr	r1, [pc, #680]	; (2dcc <nwkRxTaskHandler+0x384>)
    2b22:	18cb      	adds	r3, r1, r3
    2b24:	78db      	ldrb	r3, [r3, #3]
    2b26:	0019      	movs	r1, r3
    2b28:	4111      	asrs	r1, r2
    2b2a:	07c9      	lsls	r1, r1, #31
    2b2c:	d512      	bpl.n	2b54 <nwkRxTaskHandler+0x10c>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    2b2e:	79e2      	ldrb	r2, [r4, #7]
    2b30:	7a23      	ldrb	r3, [r4, #8]
    2b32:	021b      	lsls	r3, r3, #8
    2b34:	49a3      	ldr	r1, [pc, #652]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2b36:	8809      	ldrh	r1, [r1, #0]
    2b38:	4313      	orrs	r3, r2
    2b3a:	4299      	cmp	r1, r3
    2b3c:	d000      	beq.n	2b40 <nwkRxTaskHandler+0xf8>
    2b3e:	e162      	b.n	2e06 <nwkRxTaskHandler+0x3be>
						nwkRouteRemove(
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    2b40:	7ae1      	ldrb	r1, [r4, #11]
    2b42:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    2b44:	0fc9      	lsrs	r1, r1, #31
    2b46:	7be3      	ldrb	r3, [r4, #15]
    2b48:	7c20      	ldrb	r0, [r4, #16]
    2b4a:	0200      	lsls	r0, r0, #8
    2b4c:	4318      	orrs	r0, r3
    2b4e:	4ba0      	ldr	r3, [pc, #640]	; (2dd0 <nwkRxTaskHandler+0x388>)
    2b50:	4798      	blx	r3
    2b52:	e158      	b.n	2e06 <nwkRxTaskHandler+0x3be>
					}
	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    2b54:	9801      	ldr	r0, [sp, #4]
    2b56:	0041      	lsls	r1, r0, #1
    2b58:	1808      	adds	r0, r1, r0
    2b5a:	0040      	lsls	r0, r0, #1
    2b5c:	499b      	ldr	r1, [pc, #620]	; (2dcc <nwkRxTaskHandler+0x384>)
    2b5e:	1809      	adds	r1, r1, r0
    2b60:	2001      	movs	r0, #1
    2b62:	4090      	lsls	r0, r2
    2b64:	4303      	orrs	r3, r0
    2b66:	70cb      	strb	r3, [r1, #3]
    2b68:	e153      	b.n	2e12 <nwkRxTaskHandler+0x3ca>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    2b6a:	4b98      	ldr	r3, [pc, #608]	; (2dcc <nwkRxTaskHandler+0x384>)
    2b6c:	9901      	ldr	r1, [sp, #4]
    2b6e:	0048      	lsls	r0, r1, #1
    2b70:	1841      	adds	r1, r0, r1
    2b72:	0049      	lsls	r1, r1, #1
    2b74:	1859      	adds	r1, r3, r1
    2b76:	708f      	strb	r7, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    2b78:	78cf      	ldrb	r7, [r1, #3]
    2b7a:	4252      	negs	r2, r2
    2b7c:	b2d2      	uxtb	r2, r2
    2b7e:	4097      	lsls	r7, r2
    2b80:	2201      	movs	r2, #1
    2b82:	433a      	orrs	r2, r7
    2b84:	70ca      	strb	r2, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2b86:	9901      	ldr	r1, [sp, #4]
    2b88:	468c      	mov	ip, r1
    2b8a:	4460      	add	r0, ip
    2b8c:	0040      	lsls	r0, r0, #1
    2b8e:	181b      	adds	r3, r3, r0
    2b90:	221f      	movs	r2, #31
    2b92:	711a      	strb	r2, [r3, #4]
    2b94:	e13d      	b.n	2e12 <nwkRxTaskHandler+0x3ca>
				return false;
			}
		}

		if (0 == entry->ttl) {
			freeEntry = entry;
    2b96:	469c      	mov	ip, r3
    2b98:	3201      	adds	r2, #1
    2b9a:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2b9c:	2a0a      	cmp	r2, #10
    2b9e:	d1a1      	bne.n	2ae4 <nwkRxTaskHandler+0x9c>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    2ba0:	4663      	mov	r3, ip
    2ba2:	2b00      	cmp	r3, #0
    2ba4:	d100      	bne.n	2ba8 <nwkRxTaskHandler+0x160>
    2ba6:	e12e      	b.n	2e06 <nwkRxTaskHandler+0x3be>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    2ba8:	7b61      	ldrb	r1, [r4, #13]
    2baa:	7ba2      	ldrb	r2, [r4, #14]
    2bac:	0212      	lsls	r2, r2, #8
    2bae:	430a      	orrs	r2, r1
    2bb0:	4661      	mov	r1, ip
    2bb2:	800a      	strh	r2, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    2bb4:	7b23      	ldrb	r3, [r4, #12]
    2bb6:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    2bb8:	2301      	movs	r3, #1
    2bba:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2bbc:	331e      	adds	r3, #30
    2bbe:	710b      	strb	r3, [r1, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2bc0:	4884      	ldr	r0, [pc, #528]	; (2dd4 <nwkRxTaskHandler+0x38c>)
    2bc2:	4b85      	ldr	r3, [pc, #532]	; (2dd8 <nwkRxTaskHandler+0x390>)
    2bc4:	4798      	blx	r3
    2bc6:	e124      	b.n	2e12 <nwkRxTaskHandler+0x3ca>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2bc8:	4b7e      	ldr	r3, [pc, #504]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2bca:	8819      	ldrh	r1, [r3, #0]
				header->nwkDstAddr &&
    2bcc:	7be2      	ldrb	r2, [r4, #15]
    2bce:	7c23      	ldrb	r3, [r4, #16]
    2bd0:	021b      	lsls	r3, r3, #8
    2bd2:	4313      	orrs	r3, r2
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2bd4:	4299      	cmp	r1, r3
    2bd6:	d010      	beq.n	2bfa <nwkRxTaskHandler+0x1b2>
				header->nwkDstAddr &&
    2bd8:	7ae2      	ldrb	r2, [r4, #11]
    2bda:	0752      	lsls	r2, r2, #29
    2bdc:	d40a      	bmi.n	2bf4 <nwkRxTaskHandler+0x1ac>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2bde:	0020      	movs	r0, r4
    2be0:	4b7e      	ldr	r3, [pc, #504]	; (2ddc <nwkRxTaskHandler+0x394>)
    2be2:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2be4:	4b77      	ldr	r3, [pc, #476]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2be6:	8819      	ldrh	r1, [r3, #0]
    2be8:	7be2      	ldrb	r2, [r4, #15]
    2bea:	7c23      	ldrb	r3, [r4, #16]
    2bec:	021b      	lsls	r3, r3, #8
    2bee:	4313      	orrs	r3, r2
    2bf0:	4299      	cmp	r1, r3
    2bf2:	d002      	beq.n	2bfa <nwkRxTaskHandler+0x1b2>
    2bf4:	4a72      	ldr	r2, [pc, #456]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2bf6:	4293      	cmp	r3, r2
    2bf8:	d108      	bne.n	2c0c <nwkRxTaskHandler+0x1c4>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2bfa:	7ae3      	ldrb	r3, [r4, #11]
    2bfc:	079b      	lsls	r3, r3, #30
    2bfe:	d502      	bpl.n	2c06 <nwkRxTaskHandler+0x1be>
				frame->state = NWK_RX_STATE_DECRYPT;
    2c00:	2321      	movs	r3, #33	; 0x21
    2c02:	7023      	strb	r3, [r4, #0]
    2c04:	e0ff      	b.n	2e06 <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2c06:	2322      	movs	r3, #34	; 0x22
    2c08:	7023      	strb	r3, [r4, #0]
    2c0a:	e0fc      	b.n	2e06 <nwkRxTaskHandler+0x3be>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    2c0c:	79e2      	ldrb	r2, [r4, #7]
    2c0e:	7a23      	ldrb	r3, [r4, #8]
    2c10:	021b      	lsls	r3, r3, #8
    2c12:	4313      	orrs	r3, r2
    2c14:	428b      	cmp	r3, r1
    2c16:	d000      	beq.n	2c1a <nwkRxTaskHandler+0x1d2>
    2c18:	e0f5      	b.n	2e06 <nwkRxTaskHandler+0x3be>
			frame->state = NWK_RX_STATE_ROUTE;
    2c1a:	2323      	movs	r3, #35	; 0x23
    2c1c:	7023      	strb	r3, [r4, #0]
    2c1e:	e0f2      	b.n	2e06 <nwkRxTaskHandler+0x3be>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    2c20:	2100      	movs	r1, #0
    2c22:	0020      	movs	r0, r4
    2c24:	4b6e      	ldr	r3, [pc, #440]	; (2de0 <nwkRxTaskHandler+0x398>)
    2c26:	4798      	blx	r3
		}
		break;
    2c28:	e0ed      	b.n	2e06 <nwkRxTaskHandler+0x3be>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    2c2a:	2200      	movs	r2, #0
    2c2c:	4b6d      	ldr	r3, [pc, #436]	; (2de4 <nwkRxTaskHandler+0x39c>)
    2c2e:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2c30:	7c60      	ldrb	r0, [r4, #17]
    2c32:	0900      	lsrs	r0, r0, #4
    2c34:	b2c3      	uxtb	r3, r0
    2c36:	3302      	adds	r3, #2
    2c38:	009b      	lsls	r3, r3, #2
    2c3a:	4a62      	ldr	r2, [pc, #392]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2c3c:	589b      	ldr	r3, [r3, r2]
    2c3e:	4698      	mov	r8, r3
    2c40:	2b00      	cmp	r3, #0
    2c42:	d05a      	beq.n	2cfa <nwkRxTaskHandler+0x2b2>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    2c44:	1ca7      	adds	r7, r4, #2
    2c46:	7b63      	ldrb	r3, [r4, #13]
    2c48:	7ba2      	ldrb	r2, [r4, #14]
    2c4a:	0212      	lsls	r2, r2, #8
    2c4c:	431a      	orrs	r2, r3
    2c4e:	4691      	mov	r9, r2
    2c50:	ab02      	add	r3, sp, #8
    2c52:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    2c54:	7be3      	ldrb	r3, [r4, #15]
    2c56:	7c21      	ldrb	r1, [r4, #16]
    2c58:	0209      	lsls	r1, r1, #8
    2c5a:	4319      	orrs	r1, r3
    2c5c:	ab02      	add	r3, sp, #8
    2c5e:	8059      	strh	r1, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2c60:	7c63      	ldrb	r3, [r4, #17]
    2c62:	071b      	lsls	r3, r3, #28
    2c64:	0f1b      	lsrs	r3, r3, #28
    2c66:	aa02      	add	r2, sp, #8
    2c68:	7113      	strb	r3, [r2, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    2c6a:	7150      	strb	r0, [r2, #5]
	ind.data = frame->payload;
    2c6c:	2381      	movs	r3, #129	; 0x81
    2c6e:	5ce3      	ldrb	r3, [r4, r3]
    2c70:	2082      	movs	r0, #130	; 0x82
    2c72:	5c20      	ldrb	r0, [r4, r0]
    2c74:	0200      	lsls	r0, r0, #8
    2c76:	4318      	orrs	r0, r3
    2c78:	2383      	movs	r3, #131	; 0x83
    2c7a:	5ce3      	ldrb	r3, [r4, r3]
    2c7c:	041b      	lsls	r3, r3, #16
    2c7e:	4318      	orrs	r0, r3
    2c80:	2384      	movs	r3, #132	; 0x84
    2c82:	5ce3      	ldrb	r3, [r4, r3]
    2c84:	061b      	lsls	r3, r3, #24
    2c86:	4303      	orrs	r3, r0
    2c88:	9304      	str	r3, [sp, #16]
	ind.size = nwkFramePayloadSize(frame);
    2c8a:	1bdb      	subs	r3, r3, r7
    2c8c:	7860      	ldrb	r0, [r4, #1]
    2c8e:	1ac3      	subs	r3, r0, r3
    2c90:	7313      	strb	r3, [r2, #12]
	ind.lqi = frame->rx.lqi;
    2c92:	2385      	movs	r3, #133	; 0x85
    2c94:	5ce3      	ldrb	r3, [r4, r3]
    2c96:	7353      	strb	r3, [r2, #13]
	ind.rssi = frame->rx.rssi;
    2c98:	2386      	movs	r3, #134	; 0x86
    2c9a:	5ce3      	ldrb	r3, [r4, r3]
    2c9c:	7393      	strb	r3, [r2, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2c9e:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2ca0:	2303      	movs	r3, #3
    2ca2:	4003      	ands	r3, r0
    2ca4:	469c      	mov	ip, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2ca6:	0743      	lsls	r3, r0, #29
    2ca8:	0fdb      	lsrs	r3, r3, #31
    2caa:	015b      	lsls	r3, r3, #5
    2cac:	4662      	mov	r2, ip
    2cae:	4313      	orrs	r3, r2
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2cb0:	0700      	lsls	r0, r0, #28
    2cb2:	0fc0      	lsrs	r0, r0, #31
    2cb4:	0180      	lsls	r0, r0, #6
    2cb6:	4318      	orrs	r0, r3
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    2cb8:	4b4b      	ldr	r3, [pc, #300]	; (2de8 <nwkRxTaskHandler+0x3a0>)
    2cba:	469c      	mov	ip, r3
    2cbc:	4461      	add	r1, ip
    2cbe:	424b      	negs	r3, r1
    2cc0:	414b      	adcs	r3, r1
    2cc2:	009b      	lsls	r3, r3, #2
    2cc4:	4303      	orrs	r3, r0
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2cc6:	79f8      	ldrb	r0, [r7, #7]
    2cc8:	7a39      	ldrb	r1, [r7, #8]
    2cca:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    2ccc:	4301      	orrs	r1, r0
    2cce:	464a      	mov	r2, r9
    2cd0:	1a52      	subs	r2, r2, r1
    2cd2:	4251      	negs	r1, r2
    2cd4:	414a      	adcs	r2, r1
    2cd6:	00d2      	lsls	r2, r2, #3
    2cd8:	4313      	orrs	r3, r2
    2cda:	aa02      	add	r2, sp, #8
    2cdc:	7193      	strb	r3, [r2, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2cde:	78f9      	ldrb	r1, [r7, #3]
    2ce0:	793a      	ldrb	r2, [r7, #4]
    2ce2:	0212      	lsls	r2, r2, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    2ce4:	430a      	orrs	r2, r1
    2ce6:	4462      	add	r2, ip
    2ce8:	4251      	negs	r1, r2
    2cea:	414a      	adcs	r2, r1
    2cec:	0112      	lsls	r2, r2, #4
    2cee:	4313      	orrs	r3, r2
    2cf0:	aa02      	add	r2, sp, #8
    2cf2:	7193      	strb	r3, [r2, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2cf4:	0010      	movs	r0, r2
    2cf6:	47c0      	blx	r8
    2cf8:	e000      	b.n	2cfc <nwkRxTaskHandler+0x2b4>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    2cfa:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    2cfc:	7ae1      	ldrb	r1, [r4, #11]
		ack = false;
    2cfe:	07cb      	lsls	r3, r1, #31
    2d00:	17db      	asrs	r3, r3, #31
    2d02:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d04:	79e2      	ldrb	r2, [r4, #7]
    2d06:	7a23      	ldrb	r3, [r4, #8]
    2d08:	021b      	lsls	r3, r3, #8
    2d0a:	4313      	orrs	r3, r2
    2d0c:	4a2c      	ldr	r2, [pc, #176]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2d0e:	4293      	cmp	r3, r2
    2d10:	d10a      	bne.n	2d28 <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d12:	7be2      	ldrb	r2, [r4, #15]
    2d14:	7c23      	ldrb	r3, [r4, #16]
    2d16:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d18:	4f2a      	ldr	r7, [pc, #168]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2d1a:	883f      	ldrh	r7, [r7, #0]
    2d1c:	4313      	orrs	r3, r2
    2d1e:	429f      	cmp	r7, r3
    2d20:	d102      	bne.n	2d28 <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d22:	070b      	lsls	r3, r1, #28
    2d24:	d400      	bmi.n	2d28 <nwkRxTaskHandler+0x2e0>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2d26:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2d28:	7962      	ldrb	r2, [r4, #5]
    2d2a:	79a3      	ldrb	r3, [r4, #6]
    2d2c:	021b      	lsls	r3, r3, #8
    2d2e:	4313      	orrs	r3, r2
    2d30:	4a23      	ldr	r2, [pc, #140]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2d32:	4293      	cmp	r3, r2
    2d34:	d03c      	beq.n	2db0 <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2d36:	4b23      	ldr	r3, [pc, #140]	; (2dc4 <nwkRxTaskHandler+0x37c>)
    2d38:	881a      	ldrh	r2, [r3, #0]
    2d3a:	4b21      	ldr	r3, [pc, #132]	; (2dc0 <nwkRxTaskHandler+0x378>)
    2d3c:	429a      	cmp	r2, r3
    2d3e:	d037      	beq.n	2db0 <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (ack) {
    2d40:	2800      	cmp	r0, #0
    2d42:	d035      	beq.n	2db0 <nwkRxTaskHandler+0x368>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    2d44:	4b29      	ldr	r3, [pc, #164]	; (2dec <nwkRxTaskHandler+0x3a4>)
    2d46:	4798      	blx	r3
    2d48:	1e07      	subs	r7, r0, #0
    2d4a:	d031      	beq.n	2db0 <nwkRxTaskHandler+0x368>
		return;
	}

	nwkFrameCommandInit(ack);
    2d4c:	4b28      	ldr	r3, [pc, #160]	; (2df0 <nwkRxTaskHandler+0x3a8>)
    2d4e:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    2d50:	787b      	ldrb	r3, [r7, #1]
    2d52:	3303      	adds	r3, #3
    2d54:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    2d56:	2200      	movs	r2, #0
    2d58:	2389      	movs	r3, #137	; 0x89
    2d5a:	54fa      	strb	r2, [r7, r3]
    2d5c:	003b      	movs	r3, r7
    2d5e:	3389      	adds	r3, #137	; 0x89
    2d60:	705a      	strb	r2, [r3, #1]
    2d62:	709a      	strb	r2, [r3, #2]
    2d64:	70da      	strb	r2, [r3, #3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    2d66:	7ae2      	ldrb	r2, [r4, #11]
    2d68:	2302      	movs	r3, #2
    2d6a:	401a      	ands	r2, r3
    2d6c:	7afb      	ldrb	r3, [r7, #11]
    2d6e:	2102      	movs	r1, #2
    2d70:	438b      	bics	r3, r1
    2d72:	4313      	orrs	r3, r2
    2d74:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    2d76:	7b62      	ldrb	r2, [r4, #13]
    2d78:	7ba3      	ldrb	r3, [r4, #14]
    2d7a:	73fa      	strb	r2, [r7, #15]
    2d7c:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    2d7e:	2381      	movs	r3, #129	; 0x81
    2d80:	5cf8      	ldrb	r0, [r7, r3]
    2d82:	3301      	adds	r3, #1
    2d84:	5cfa      	ldrb	r2, [r7, r3]
    2d86:	0212      	lsls	r2, r2, #8
    2d88:	4302      	orrs	r2, r0
    2d8a:	3301      	adds	r3, #1
    2d8c:	5cfb      	ldrb	r3, [r7, r3]
    2d8e:	041b      	lsls	r3, r3, #16
    2d90:	4313      	orrs	r3, r2
    2d92:	001a      	movs	r2, r3
    2d94:	2384      	movs	r3, #132	; 0x84
    2d96:	5cfb      	ldrb	r3, [r7, r3]
    2d98:	061b      	lsls	r3, r3, #24
    2d9a:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    2d9c:	2200      	movs	r2, #0
    2d9e:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    2da0:	4a10      	ldr	r2, [pc, #64]	; (2de4 <nwkRxTaskHandler+0x39c>)
    2da2:	7812      	ldrb	r2, [r2, #0]
    2da4:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    2da6:	7b22      	ldrb	r2, [r4, #12]
    2da8:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    2daa:	0038      	movs	r0, r7
    2dac:	4b11      	ldr	r3, [pc, #68]	; (2df4 <nwkRxTaskHandler+0x3ac>)
    2dae:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    2db0:	2324      	movs	r3, #36	; 0x24
    2db2:	7023      	strb	r3, [r4, #0]
    2db4:	e027      	b.n	2e06 <nwkRxTaskHandler+0x3be>
    2db6:	46c0      	nop			; (mov r8, r8)
    2db8:	00002565 	.word	0x00002565
    2dbc:	00005f8c 	.word	0x00005f8c
    2dc0:	0000ffff 	.word	0x0000ffff
    2dc4:	200007e0 	.word	0x200007e0
    2dc8:	000026bd 	.word	0x000026bd
    2dcc:	200005a0 	.word	0x200005a0
    2dd0:	000026a5 	.word	0x000026a5
    2dd4:	200005e0 	.word	0x200005e0
    2dd8:	00003869 	.word	0x00003869
    2ddc:	00003251 	.word	0x00003251
    2de0:	00002e51 	.word	0x00002e51
    2de4:	200005dc 	.word	0x200005dc
    2de8:	ffff0001 	.word	0xffff0001
    2dec:	000024e1 	.word	0x000024e1
    2df0:	000025a1 	.word	0x000025a1
    2df4:	00003195 	.word	0x00003195
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    2df8:	0020      	movs	r0, r4
    2dfa:	4b0d      	ldr	r3, [pc, #52]	; (2e30 <nwkRxTaskHandler+0x3e8>)
    2dfc:	4798      	blx	r3
		}
		break;
    2dfe:	e002      	b.n	2e06 <nwkRxTaskHandler+0x3be>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    2e00:	0020      	movs	r0, r4
    2e02:	4b0c      	ldr	r3, [pc, #48]	; (2e34 <nwkRxTaskHandler+0x3ec>)
    2e04:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    2e06:	0020      	movs	r0, r4
    2e08:	47a8      	blx	r5
    2e0a:	1e04      	subs	r4, r0, #0
    2e0c:	d000      	beq.n	2e10 <nwkRxTaskHandler+0x3c8>
    2e0e:	e624      	b.n	2a5a <nwkRxTaskHandler+0x12>
    2e10:	e008      	b.n	2e24 <nwkRxTaskHandler+0x3dc>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2e12:	79e2      	ldrb	r2, [r4, #7]
    2e14:	7a23      	ldrb	r3, [r4, #8]
    2e16:	021b      	lsls	r3, r3, #8
    2e18:	4313      	orrs	r3, r2
    2e1a:	4a07      	ldr	r2, [pc, #28]	; (2e38 <nwkRxTaskHandler+0x3f0>)
    2e1c:	4293      	cmp	r3, r2
    2e1e:	d000      	beq.n	2e22 <nwkRxTaskHandler+0x3da>
    2e20:	e6e0      	b.n	2be4 <nwkRxTaskHandler+0x19c>
    2e22:	e6d1      	b.n	2bc8 <nwkRxTaskHandler+0x180>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    2e24:	b007      	add	sp, #28
    2e26:	bc0c      	pop	{r2, r3}
    2e28:	4690      	mov	r8, r2
    2e2a:	4699      	mov	r9, r3
    2e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e2e:	46c0      	nop			; (mov r8, r8)
    2e30:	00002841 	.word	0x00002841
    2e34:	00002551 	.word	0x00002551
    2e38:	0000ffff 	.word	0x0000ffff

00002e3c <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    2e3c:	2300      	movs	r3, #0
    2e3e:	4a02      	ldr	r2, [pc, #8]	; (2e48 <nwkSecurityInit+0xc>)
    2e40:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    2e42:	4a02      	ldr	r2, [pc, #8]	; (2e4c <nwkSecurityInit+0x10>)
    2e44:	6013      	str	r3, [r2, #0]
}
    2e46:	4770      	bx	lr
    2e48:	200005f4 	.word	0x200005f4
    2e4c:	200005f8 	.word	0x200005f8

00002e50 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    2e50:	2900      	cmp	r1, #0
    2e52:	d002      	beq.n	2e5a <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    2e54:	2330      	movs	r3, #48	; 0x30
    2e56:	7003      	strb	r3, [r0, #0]
    2e58:	e001      	b.n	2e5e <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    2e5a:	2331      	movs	r3, #49	; 0x31
    2e5c:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    2e5e:	4a02      	ldr	r2, [pc, #8]	; (2e68 <nwkSecurityProcess+0x18>)
    2e60:	7813      	ldrb	r3, [r2, #0]
    2e62:	3301      	adds	r3, #1
    2e64:	7013      	strb	r3, [r2, #0]
}
    2e66:	4770      	bx	lr
    2e68:	200005f4 	.word	0x200005f4

00002e6c <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    2e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e6e:	4647      	mov	r7, r8
    2e70:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2e72:	4b25      	ldr	r3, [pc, #148]	; (2f08 <SYS_EncryptConf+0x9c>)
    2e74:	681b      	ldr	r3, [r3, #0]
    2e76:	469c      	mov	ip, r3
    2e78:	2381      	movs	r3, #129	; 0x81
    2e7a:	4662      	mov	r2, ip
    2e7c:	5cd0      	ldrb	r0, [r2, r3]
    2e7e:	3301      	adds	r3, #1
    2e80:	5cd3      	ldrb	r3, [r2, r3]
    2e82:	021b      	lsls	r3, r3, #8
    2e84:	4303      	orrs	r3, r0
    2e86:	001a      	movs	r2, r3
    2e88:	2383      	movs	r3, #131	; 0x83
    2e8a:	4661      	mov	r1, ip
    2e8c:	5ccb      	ldrb	r3, [r1, r3]
    2e8e:	041b      	lsls	r3, r3, #16
    2e90:	4313      	orrs	r3, r2
    2e92:	2284      	movs	r2, #132	; 0x84
    2e94:	5c89      	ldrb	r1, [r1, r2]
    2e96:	0609      	lsls	r1, r1, #24
    2e98:	4319      	orrs	r1, r3
    2e9a:	4b1c      	ldr	r3, [pc, #112]	; (2f0c <SYS_EncryptConf+0xa0>)
    2e9c:	781b      	ldrb	r3, [r3, #0]
    2e9e:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    2ea0:	4b1b      	ldr	r3, [pc, #108]	; (2f10 <SYS_EncryptConf+0xa4>)
    2ea2:	781e      	ldrb	r6, [r3, #0]
    2ea4:	1c37      	adds	r7, r6, #0
    2ea6:	2e10      	cmp	r6, #16
    2ea8:	d900      	bls.n	2eac <SYS_EncryptConf+0x40>
    2eaa:	2710      	movs	r7, #16
    2eac:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2eae:	2f00      	cmp	r7, #0
    2eb0:	d016      	beq.n	2ee0 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    2eb2:	4b18      	ldr	r3, [pc, #96]	; (2f14 <SYS_EncryptConf+0xa8>)
    2eb4:	781d      	ldrb	r5, [r3, #0]
    2eb6:	4441      	add	r1, r8
    2eb8:	4b17      	ldr	r3, [pc, #92]	; (2f18 <SYS_EncryptConf+0xac>)
    2eba:	1e7c      	subs	r4, r7, #1
    2ebc:	b2e4      	uxtb	r4, r4
    2ebe:	3401      	adds	r4, #1
    2ec0:	191c      	adds	r4, r3, r4
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    2ec2:	7808      	ldrb	r0, [r1, #0]
    2ec4:	781a      	ldrb	r2, [r3, #0]
    2ec6:	4042      	eors	r2, r0
    2ec8:	700a      	strb	r2, [r1, #0]

		if (nwkSecurityEncrypt) {
    2eca:	2d00      	cmp	r5, #0
    2ecc:	d001      	beq.n	2ed2 <SYS_EncryptConf+0x66>
			vector[i] = text[i];
    2ece:	701a      	strb	r2, [r3, #0]
    2ed0:	e002      	b.n	2ed8 <SYS_EncryptConf+0x6c>
		} else {
			vector[i] ^= text[i];
    2ed2:	7818      	ldrb	r0, [r3, #0]
    2ed4:	4042      	eors	r2, r0
    2ed6:	701a      	strb	r2, [r3, #0]
    2ed8:	3101      	adds	r1, #1
    2eda:	3301      	adds	r3, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2edc:	42a3      	cmp	r3, r4
    2ede:	d1f0      	bne.n	2ec2 <SYS_EncryptConf+0x56>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    2ee0:	4643      	mov	r3, r8
    2ee2:	19db      	adds	r3, r3, r7
    2ee4:	4a09      	ldr	r2, [pc, #36]	; (2f0c <SYS_EncryptConf+0xa0>)
    2ee6:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    2ee8:	1bf6      	subs	r6, r6, r7
    2eea:	b2f6      	uxtb	r6, r6
    2eec:	4b08      	ldr	r3, [pc, #32]	; (2f10 <SYS_EncryptConf+0xa4>)
    2eee:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    2ef0:	2e00      	cmp	r6, #0
    2ef2:	d003      	beq.n	2efc <SYS_EncryptConf+0x90>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    2ef4:	2332      	movs	r3, #50	; 0x32
    2ef6:	4662      	mov	r2, ip
    2ef8:	7013      	strb	r3, [r2, #0]
    2efa:	e002      	b.n	2f02 <SYS_EncryptConf+0x96>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    2efc:	2334      	movs	r3, #52	; 0x34
    2efe:	4662      	mov	r2, ip
    2f00:	7013      	strb	r3, [r2, #0]
	}
}
    2f02:	bc04      	pop	{r2}
    2f04:	4690      	mov	r8, r2
    2f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f08:	200005f8 	.word	0x200005f8
    2f0c:	200005fc 	.word	0x200005fc
    2f10:	200005fd 	.word	0x200005fd
    2f14:	200005fe 	.word	0x200005fe
    2f18:	20000600 	.word	0x20000600

00002f1c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    2f1c:	b570      	push	{r4, r5, r6, lr}
    2f1e:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    2f20:	4b57      	ldr	r3, [pc, #348]	; (3080 <nwkSecurityTaskHandler+0x164>)
    2f22:	781b      	ldrb	r3, [r3, #0]
    2f24:	2b00      	cmp	r3, #0
    2f26:	d100      	bne.n	2f2a <nwkSecurityTaskHandler+0xe>
    2f28:	e0a8      	b.n	307c <nwkSecurityTaskHandler+0x160>
		return;
	}

	if (nwkSecurityActiveFrame) {
    2f2a:	4b56      	ldr	r3, [pc, #344]	; (3084 <nwkSecurityTaskHandler+0x168>)
    2f2c:	681c      	ldr	r4, [r3, #0]
    2f2e:	2c00      	cmp	r4, #0
    2f30:	d100      	bne.n	2f34 <nwkSecurityTaskHandler+0x18>
    2f32:	e09e      	b.n	3072 <nwkSecurityTaskHandler+0x156>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    2f34:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    2f36:	2b34      	cmp	r3, #52	; 0x34
    2f38:	d147      	bne.n	2fca <nwkSecurityTaskHandler+0xae>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2f3a:	334d      	adds	r3, #77	; 0x4d
    2f3c:	5ce1      	ldrb	r1, [r4, r3]
    2f3e:	3301      	adds	r3, #1
    2f40:	5ce3      	ldrb	r3, [r4, r3]
    2f42:	021b      	lsls	r3, r3, #8
    2f44:	430b      	orrs	r3, r1
    2f46:	001a      	movs	r2, r3
    2f48:	2383      	movs	r3, #131	; 0x83
    2f4a:	5ce0      	ldrb	r0, [r4, r3]
    2f4c:	0400      	lsls	r0, r0, #16
    2f4e:	0003      	movs	r3, r0
    2f50:	4313      	orrs	r3, r2
    2f52:	2284      	movs	r2, #132	; 0x84
    2f54:	5ca0      	ldrb	r0, [r4, r2]
    2f56:	0600      	lsls	r0, r0, #24
    2f58:	4318      	orrs	r0, r3
    2f5a:	4b4b      	ldr	r3, [pc, #300]	; (3088 <nwkSecurityTaskHandler+0x16c>)
    2f5c:	7819      	ldrb	r1, [r3, #0]
    2f5e:	1840      	adds	r0, r0, r1
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2f60:	4b4a      	ldr	r3, [pc, #296]	; (308c <nwkSecurityTaskHandler+0x170>)
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    2f62:	681e      	ldr	r6, [r3, #0]
    2f64:	685a      	ldr	r2, [r3, #4]
    2f66:	4056      	eors	r6, r2
    2f68:	689a      	ldr	r2, [r3, #8]
    2f6a:	4056      	eors	r6, r2
    2f6c:	68db      	ldr	r3, [r3, #12]
    2f6e:	405e      	eors	r6, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2f70:	9600      	str	r6, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    2f72:	4b47      	ldr	r3, [pc, #284]	; (3090 <nwkSecurityTaskHandler+0x174>)
    2f74:	781d      	ldrb	r5, [r3, #0]
    2f76:	2d00      	cmp	r5, #0
    2f78:	d007      	beq.n	2f8a <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    2f7a:	2204      	movs	r2, #4
    2f7c:	4669      	mov	r1, sp
    2f7e:	4b45      	ldr	r3, [pc, #276]	; (3094 <nwkSecurityTaskHandler+0x178>)
    2f80:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    2f82:	7863      	ldrb	r3, [r4, #1]
    2f84:	3304      	adds	r3, #4
    2f86:	7063      	strb	r3, [r4, #1]
    2f88:	e009      	b.n	2f9e <nwkSecurityTaskHandler+0x82>
		return true;
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    2f8a:	2204      	movs	r2, #4
    2f8c:	0001      	movs	r1, r0
    2f8e:	a801      	add	r0, sp, #4
    2f90:	4b40      	ldr	r3, [pc, #256]	; (3094 <nwkSecurityTaskHandler+0x178>)
    2f92:	4798      	blx	r3
		return vmic == tmic;
    2f94:	9b01      	ldr	r3, [sp, #4]
    2f96:	1b9d      	subs	r5, r3, r6
    2f98:	426b      	negs	r3, r5
    2f9a:	416b      	adcs	r3, r5
    2f9c:	b2dd      	uxtb	r5, r3
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    2f9e:	4b3c      	ldr	r3, [pc, #240]	; (3090 <nwkSecurityTaskHandler+0x174>)
    2fa0:	781b      	ldrb	r3, [r3, #0]
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d004      	beq.n	2fb0 <nwkSecurityTaskHandler+0x94>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    2fa6:	4b37      	ldr	r3, [pc, #220]	; (3084 <nwkSecurityTaskHandler+0x168>)
    2fa8:	6818      	ldr	r0, [r3, #0]
    2faa:	4b3b      	ldr	r3, [pc, #236]	; (3098 <nwkSecurityTaskHandler+0x17c>)
    2fac:	4798      	blx	r3
    2fae:	e004      	b.n	2fba <nwkSecurityTaskHandler+0x9e>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    2fb0:	4b34      	ldr	r3, [pc, #208]	; (3084 <nwkSecurityTaskHandler+0x168>)
    2fb2:	6818      	ldr	r0, [r3, #0]
    2fb4:	0029      	movs	r1, r5
    2fb6:	4b39      	ldr	r3, [pc, #228]	; (309c <nwkSecurityTaskHandler+0x180>)
    2fb8:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    2fba:	2200      	movs	r2, #0
    2fbc:	4b31      	ldr	r3, [pc, #196]	; (3084 <nwkSecurityTaskHandler+0x168>)
    2fbe:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    2fc0:	4a2f      	ldr	r2, [pc, #188]	; (3080 <nwkSecurityTaskHandler+0x164>)
    2fc2:	7813      	ldrb	r3, [r2, #0]
    2fc4:	3b01      	subs	r3, #1
    2fc6:	7013      	strb	r3, [r2, #0]
    2fc8:	e058      	b.n	307c <nwkSecurityTaskHandler+0x160>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    2fca:	2b32      	cmp	r3, #50	; 0x32
    2fcc:	d156      	bne.n	307c <nwkSecurityTaskHandler+0x160>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    2fce:	3301      	adds	r3, #1
    2fd0:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    2fd2:	4933      	ldr	r1, [pc, #204]	; (30a0 <nwkSecurityTaskHandler+0x184>)
    2fd4:	482d      	ldr	r0, [pc, #180]	; (308c <nwkSecurityTaskHandler+0x170>)
    2fd6:	4b33      	ldr	r3, [pc, #204]	; (30a4 <nwkSecurityTaskHandler+0x188>)
    2fd8:	4798      	blx	r3
    2fda:	e04f      	b.n	307c <nwkSecurityTaskHandler+0x160>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    2fdc:	7803      	ldrb	r3, [r0, #0]
    2fde:	3b30      	subs	r3, #48	; 0x30
    2fe0:	2b01      	cmp	r3, #1
    2fe2:	d848      	bhi.n	3076 <nwkSecurityTaskHandler+0x15a>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    2fe4:	4b27      	ldr	r3, [pc, #156]	; (3084 <nwkSecurityTaskHandler+0x168>)
    2fe6:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    2fe8:	4d28      	ldr	r5, [pc, #160]	; (308c <nwkSecurityTaskHandler+0x170>)
    2fea:	7b02      	ldrb	r2, [r0, #12]
    2fec:	602a      	str	r2, [r5, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    2fee:	7bc4      	ldrb	r4, [r0, #15]
    2ff0:	7c02      	ldrb	r2, [r0, #16]
    2ff2:	0212      	lsls	r2, r2, #8
    2ff4:	4322      	orrs	r2, r4
    2ff6:	0411      	lsls	r1, r2, #16
			16) | header->nwkDstEndpoint;
    2ff8:	7c42      	ldrb	r2, [r0, #17]
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    2ffa:	0912      	lsrs	r2, r2, #4
    2ffc:	430a      	orrs	r2, r1
    2ffe:	606a      	str	r2, [r5, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    3000:	7b44      	ldrb	r4, [r0, #13]
    3002:	7b82      	ldrb	r2, [r0, #14]
    3004:	0212      	lsls	r2, r2, #8
    3006:	4322      	orrs	r2, r4
    3008:	0411      	lsls	r1, r2, #16
			16) | header->nwkSrcEndpoint;
    300a:	7c42      	ldrb	r2, [r0, #17]
    300c:	0712      	lsls	r2, r2, #28
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    300e:	0f12      	lsrs	r2, r2, #28
    3010:	430a      	orrs	r2, r1
    3012:	60aa      	str	r2, [r5, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3014:	7942      	ldrb	r2, [r0, #5]
    3016:	7983      	ldrb	r3, [r0, #6]
    3018:	021b      	lsls	r3, r3, #8
    301a:	4313      	orrs	r3, r2
    301c:	041b      	lsls	r3, r3, #16
    301e:	7ac2      	ldrb	r2, [r0, #11]
    3020:	4313      	orrs	r3, r2
    3022:	60eb      	str	r3, [r5, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
			nwkSecurityActiveFrame->state) {
    3024:	7805      	ldrb	r5, [r0, #0]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3026:	2d31      	cmp	r5, #49	; 0x31
    3028:	d102      	bne.n	3030 <nwkSecurityTaskHandler+0x114>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    302a:	7843      	ldrb	r3, [r0, #1]
    302c:	3b04      	subs	r3, #4
    302e:	7043      	strb	r3, [r0, #1]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    3030:	2381      	movs	r3, #129	; 0x81
    3032:	5cc4      	ldrb	r4, [r0, r3]
    3034:	3301      	adds	r3, #1
    3036:	5cc2      	ldrb	r2, [r0, r3]
    3038:	0212      	lsls	r2, r2, #8
    303a:	4322      	orrs	r2, r4
    303c:	3301      	adds	r3, #1
    303e:	5cc3      	ldrb	r3, [r0, r3]
    3040:	041b      	lsls	r3, r3, #16
    3042:	4313      	orrs	r3, r2
    3044:	001a      	movs	r2, r3
    3046:	2384      	movs	r3, #132	; 0x84
    3048:	5cc3      	ldrb	r3, [r0, r3]
    304a:	061b      	lsls	r3, r3, #24
    304c:	4313      	orrs	r3, r2
    304e:	1c82      	adds	r2, r0, #2
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3050:	1a9b      	subs	r3, r3, r2
    3052:	7842      	ldrb	r2, [r0, #1]
    3054:	1ad3      	subs	r3, r2, r3
    3056:	4a14      	ldr	r2, [pc, #80]	; (30a8 <nwkSecurityTaskHandler+0x18c>)
    3058:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    305a:	2200      	movs	r2, #0
    305c:	4b0a      	ldr	r3, [pc, #40]	; (3088 <nwkSecurityTaskHandler+0x16c>)
    305e:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3060:	002b      	movs	r3, r5
    3062:	3b30      	subs	r3, #48	; 0x30
    3064:	4259      	negs	r1, r3
    3066:	4159      	adcs	r1, r3
    3068:	4a09      	ldr	r2, [pc, #36]	; (3090 <nwkSecurityTaskHandler+0x174>)
    306a:	7011      	strb	r1, [r2, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    306c:	2332      	movs	r3, #50	; 0x32
    306e:	7003      	strb	r3, [r0, #0]
    3070:	e004      	b.n	307c <nwkSecurityTaskHandler+0x160>
    3072:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3074:	4c0d      	ldr	r4, [pc, #52]	; (30ac <nwkSecurityTaskHandler+0x190>)
    3076:	47a0      	blx	r4
    3078:	2800      	cmp	r0, #0
    307a:	d1af      	bne.n	2fdc <nwkSecurityTaskHandler+0xc0>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    307c:	b002      	add	sp, #8
    307e:	bd70      	pop	{r4, r5, r6, pc}
    3080:	200005f4 	.word	0x200005f4
    3084:	200005f8 	.word	0x200005f8
    3088:	200005fc 	.word	0x200005fc
    308c:	20000600 	.word	0x20000600
    3090:	200005fe 	.word	0x200005fe
    3094:	00004e95 	.word	0x00004e95
    3098:	00003319 	.word	0x00003319
    309c:	00002a39 	.word	0x00002a39
    30a0:	20000828 	.word	0x20000828
    30a4:	0000372d 	.word	0x0000372d
    30a8:	200005fd 	.word	0x200005fd
    30ac:	00002565 	.word	0x00002565

000030b0 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    30b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30b2:	b083      	sub	sp, #12
    30b4:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    30b6:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    30b8:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30ba:	4d10      	ldr	r5, [pc, #64]	; (30fc <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    30bc:	2686      	movs	r6, #134	; 0x86
    30be:	2787      	movs	r7, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30c0:	e012      	b.n	30e8 <nwkTxDelayTimerHandler+0x38>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    30c2:	7803      	ldrb	r3, [r0, #0]
    30c4:	2b11      	cmp	r3, #17
    30c6:	d10f      	bne.n	30e8 <nwkTxDelayTimerHandler+0x38>
			restart = true;

			if (0 == --frame->tx.timeout) {
    30c8:	5d82      	ldrb	r2, [r0, r6]
    30ca:	5dc3      	ldrb	r3, [r0, r7]
    30cc:	021b      	lsls	r3, r3, #8
    30ce:	4313      	orrs	r3, r2
    30d0:	3b01      	subs	r3, #1
    30d2:	b29b      	uxth	r3, r3
    30d4:	5583      	strb	r3, [r0, r6]
    30d6:	0a19      	lsrs	r1, r3, #8
    30d8:	0002      	movs	r2, r0
    30da:	3286      	adds	r2, #134	; 0x86
    30dc:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    30de:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    30e0:	2b00      	cmp	r3, #0
    30e2:	d101      	bne.n	30e8 <nwkTxDelayTimerHandler+0x38>
				frame->state = NWK_TX_STATE_SEND;
    30e4:	3313      	adds	r3, #19
    30e6:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30e8:	47a8      	blx	r5
    30ea:	2800      	cmp	r0, #0
    30ec:	d1e9      	bne.n	30c2 <nwkTxDelayTimerHandler+0x12>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    30ee:	2c00      	cmp	r4, #0
    30f0:	d002      	beq.n	30f8 <nwkTxDelayTimerHandler+0x48>
		SYS_TimerStart(timer);
    30f2:	9801      	ldr	r0, [sp, #4]
    30f4:	4b02      	ldr	r3, [pc, #8]	; (3100 <nwkTxDelayTimerHandler+0x50>)
    30f6:	4798      	blx	r3
	}
}
    30f8:	b003      	add	sp, #12
    30fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30fc:	00002565 	.word	0x00002565
    3100:	00003869 	.word	0x00003869

00003104 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3104:	b5f0      	push	{r4, r5, r6, r7, lr}
    3106:	b083      	sub	sp, #12
    3108:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    310a:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    310c:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    310e:	4d12      	ldr	r5, [pc, #72]	; (3158 <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3110:	2686      	movs	r6, #134	; 0x86
    3112:	2787      	movs	r7, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3114:	e015      	b.n	3142 <nwkTxAckWaitTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3116:	7803      	ldrb	r3, [r0, #0]
    3118:	2b16      	cmp	r3, #22
    311a:	d112      	bne.n	3142 <nwkTxAckWaitTimerHandler+0x3e>
			restart = true;

			if (0 == --frame->tx.timeout) {
    311c:	5d82      	ldrb	r2, [r0, r6]
    311e:	5dc3      	ldrb	r3, [r0, r7]
    3120:	021b      	lsls	r3, r3, #8
    3122:	4313      	orrs	r3, r2
    3124:	3b01      	subs	r3, #1
    3126:	b29b      	uxth	r3, r3
    3128:	5583      	strb	r3, [r0, r6]
    312a:	0a19      	lsrs	r1, r3, #8
    312c:	0002      	movs	r2, r0
    312e:	3286      	adds	r2, #134	; 0x86
    3130:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    3132:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    3134:	2b00      	cmp	r3, #0
    3136:	d104      	bne.n	3142 <nwkTxAckWaitTimerHandler+0x3e>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    3138:	3317      	adds	r3, #23
    313a:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    313c:	2210      	movs	r2, #16
    313e:	336e      	adds	r3, #110	; 0x6e
    3140:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3142:	47a8      	blx	r5
    3144:	2800      	cmp	r0, #0
    3146:	d1e6      	bne.n	3116 <nwkTxAckWaitTimerHandler+0x12>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3148:	2c00      	cmp	r4, #0
    314a:	d002      	beq.n	3152 <nwkTxAckWaitTimerHandler+0x4e>
		SYS_TimerStart(timer);
    314c:	9801      	ldr	r0, [sp, #4]
    314e:	4b03      	ldr	r3, [pc, #12]	; (315c <nwkTxAckWaitTimerHandler+0x58>)
    3150:	4798      	blx	r3
	}
}
    3152:	b003      	add	sp, #12
    3154:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3156:	46c0      	nop			; (mov r8, r8)
    3158:	00002565 	.word	0x00002565
    315c:	00003869 	.word	0x00003869

00003160 <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    3160:	2200      	movs	r2, #0
    3162:	4b07      	ldr	r3, [pc, #28]	; (3180 <nwkTxInit+0x20>)
    3164:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3166:	4b07      	ldr	r3, [pc, #28]	; (3184 <nwkTxInit+0x24>)
    3168:	2132      	movs	r1, #50	; 0x32
    316a:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    316c:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    316e:	4906      	ldr	r1, [pc, #24]	; (3188 <nwkTxInit+0x28>)
    3170:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3172:	4b06      	ldr	r3, [pc, #24]	; (318c <nwkTxInit+0x2c>)
    3174:	210a      	movs	r1, #10
    3176:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3178:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    317a:	4a05      	ldr	r2, [pc, #20]	; (3190 <nwkTxInit+0x30>)
    317c:	611a      	str	r2, [r3, #16]
}
    317e:	4770      	bx	lr
    3180:	20000624 	.word	0x20000624
    3184:	20000610 	.word	0x20000610
    3188:	00003105 	.word	0x00003105
    318c:	20000628 	.word	0x20000628
    3190:	000030b1 	.word	0x000030b1

00003194 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3194:	b510      	push	{r4, lr}
    3196:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3198:	2388      	movs	r3, #136	; 0x88
    319a:	5cc3      	ldrb	r3, [r0, r3]
    319c:	079a      	lsls	r2, r3, #30
    319e:	d502      	bpl.n	31a6 <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    31a0:	2212      	movs	r2, #18
    31a2:	7002      	strb	r2, [r0, #0]
    31a4:	e007      	b.n	31b6 <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    31a6:	7ac2      	ldrb	r2, [r0, #11]
    31a8:	0792      	lsls	r2, r2, #30
    31aa:	d502      	bpl.n	31b2 <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    31ac:	2210      	movs	r2, #16
    31ae:	7002      	strb	r2, [r0, #0]
    31b0:	e001      	b.n	31b6 <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    31b2:	2212      	movs	r2, #18
    31b4:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    31b6:	2100      	movs	r1, #0
    31b8:	2285      	movs	r2, #133	; 0x85
    31ba:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    31bc:	07da      	lsls	r2, r3, #31
    31be:	d504      	bpl.n	31ca <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    31c0:	2201      	movs	r2, #1
    31c2:	4252      	negs	r2, r2
    31c4:	7162      	strb	r2, [r4, #5]
    31c6:	71a2      	strb	r2, [r4, #6]
    31c8:	e004      	b.n	31d4 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    31ca:	4a1d      	ldr	r2, [pc, #116]	; (3240 <nwkTxFrame+0xac>)
    31cc:	7891      	ldrb	r1, [r2, #2]
    31ce:	7161      	strb	r1, [r4, #5]
    31d0:	78d2      	ldrb	r2, [r2, #3]
    31d2:	71a2      	strb	r2, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    31d4:	2205      	movs	r2, #5
    31d6:	421a      	tst	r2, r3
    31d8:	d103      	bne.n	31e2 <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    31da:	0020      	movs	r0, r4
    31dc:	4b19      	ldr	r3, [pc, #100]	; (3244 <nwkTxFrame+0xb0>)
    31de:	4798      	blx	r3
    31e0:	e003      	b.n	31ea <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    31e2:	7be2      	ldrb	r2, [r4, #15]
    31e4:	7c23      	ldrb	r3, [r4, #16]
    31e6:	71e2      	strb	r2, [r4, #7]
    31e8:	7223      	strb	r3, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    31ea:	4915      	ldr	r1, [pc, #84]	; (3240 <nwkTxFrame+0xac>)
    31ec:	780b      	ldrb	r3, [r1, #0]
    31ee:	7263      	strb	r3, [r4, #9]
    31f0:	784b      	ldrb	r3, [r1, #1]
    31f2:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    31f4:	794b      	ldrb	r3, [r1, #5]
    31f6:	3301      	adds	r3, #1
    31f8:	b2db      	uxtb	r3, r3
    31fa:	714b      	strb	r3, [r1, #5]
    31fc:	7123      	strb	r3, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    31fe:	79e1      	ldrb	r1, [r4, #7]
    3200:	7a23      	ldrb	r3, [r4, #8]
    3202:	021b      	lsls	r3, r3, #8
    3204:	430b      	orrs	r3, r1
    3206:	4a10      	ldr	r2, [pc, #64]	; (3248 <nwkTxFrame+0xb4>)
    3208:	4293      	cmp	r3, r2
    320a:	d10e      	bne.n	322a <nwkTxFrame+0x96>
		header->macFcf = 0x8841;
    320c:	2341      	movs	r3, #65	; 0x41
    320e:	70a3      	strb	r3, [r4, #2]
    3210:	3bb9      	subs	r3, #185	; 0xb9
    3212:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3214:	4b0d      	ldr	r3, [pc, #52]	; (324c <nwkTxFrame+0xb8>)
    3216:	4798      	blx	r3
    3218:	2307      	movs	r3, #7
    321a:	4018      	ands	r0, r3
    321c:	3001      	adds	r0, #1
    321e:	337f      	adds	r3, #127	; 0x7f
    3220:	54e0      	strb	r0, [r4, r3]
    3222:	3486      	adds	r4, #134	; 0x86
    3224:	2300      	movs	r3, #0
    3226:	7063      	strb	r3, [r4, #1]
    3228:	e009      	b.n	323e <nwkTxFrame+0xaa>
	} else {
		header->macFcf = 0x8861;
    322a:	2361      	movs	r3, #97	; 0x61
    322c:	70a3      	strb	r3, [r4, #2]
    322e:	3bd9      	subs	r3, #217	; 0xd9
    3230:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3232:	2200      	movs	r2, #0
    3234:	33fe      	adds	r3, #254	; 0xfe
    3236:	54e2      	strb	r2, [r4, r3]
    3238:	3486      	adds	r4, #134	; 0x86
    323a:	2300      	movs	r3, #0
    323c:	7063      	strb	r3, [r4, #1]
	}
}
    323e:	bd10      	pop	{r4, pc}
    3240:	200007e0 	.word	0x200007e0
    3244:	000027fd 	.word	0x000027fd
    3248:	0000ffff 	.word	0x0000ffff
    324c:	00004eed 	.word	0x00004eed

00003250 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3250:	b570      	push	{r4, r5, r6, lr}
    3252:	0005      	movs	r5, r0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3254:	4b1c      	ldr	r3, [pc, #112]	; (32c8 <nwkTxBroadcastFrame+0x78>)
    3256:	4798      	blx	r3
    3258:	1e04      	subs	r4, r0, #0
    325a:	d033      	beq.n	32c4 <nwkTxBroadcastFrame+0x74>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    325c:	2312      	movs	r3, #18
    325e:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3260:	786b      	ldrb	r3, [r5, #1]
    3262:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3264:	2200      	movs	r2, #0
    3266:	2385      	movs	r3, #133	; 0x85
    3268:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    326a:	4b18      	ldr	r3, [pc, #96]	; (32cc <nwkTxBroadcastFrame+0x7c>)
    326c:	4798      	blx	r3
    326e:	2307      	movs	r3, #7
    3270:	4018      	ands	r0, r3
    3272:	3001      	adds	r0, #1
    3274:	337f      	adds	r3, #127	; 0x7f
    3276:	54e0      	strb	r0, [r4, r3]
    3278:	0c00      	lsrs	r0, r0, #16
    327a:	0023      	movs	r3, r4
    327c:	3386      	adds	r3, #134	; 0x86
    327e:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3280:	2200      	movs	r2, #0
    3282:	2389      	movs	r3, #137	; 0x89
    3284:	54e2      	strb	r2, [r4, r3]
    3286:	0023      	movs	r3, r4
    3288:	3389      	adds	r3, #137	; 0x89
    328a:	705a      	strb	r2, [r3, #1]
    328c:	709a      	strb	r2, [r3, #2]
    328e:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3290:	1ca0      	adds	r0, r4, #2
    3292:	786a      	ldrb	r2, [r5, #1]
    3294:	1ca9      	adds	r1, r5, #2
    3296:	4b0e      	ldr	r3, [pc, #56]	; (32d0 <nwkTxBroadcastFrame+0x80>)
    3298:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    329a:	2341      	movs	r3, #65	; 0x41
    329c:	70a3      	strb	r3, [r4, #2]
    329e:	3bb9      	subs	r3, #185	; 0xb9
    32a0:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    32a2:	3377      	adds	r3, #119	; 0x77
    32a4:	71e3      	strb	r3, [r4, #7]
    32a6:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    32a8:	796a      	ldrb	r2, [r5, #5]
    32aa:	79ab      	ldrb	r3, [r5, #6]
    32ac:	7162      	strb	r2, [r4, #5]
    32ae:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    32b0:	4a08      	ldr	r2, [pc, #32]	; (32d4 <nwkTxBroadcastFrame+0x84>)
    32b2:	7813      	ldrb	r3, [r2, #0]
    32b4:	7263      	strb	r3, [r4, #9]
    32b6:	7853      	ldrb	r3, [r2, #1]
    32b8:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    32ba:	7953      	ldrb	r3, [r2, #5]
    32bc:	3301      	adds	r3, #1
    32be:	b2db      	uxtb	r3, r3
    32c0:	7153      	strb	r3, [r2, #5]
    32c2:	7123      	strb	r3, [r4, #4]
}
    32c4:	bd70      	pop	{r4, r5, r6, pc}
    32c6:	46c0      	nop			; (mov r8, r8)
    32c8:	000024e1 	.word	0x000024e1
    32cc:	00004eed 	.word	0x00004eed
    32d0:	00004e95 	.word	0x00004e95
    32d4:	200007e0 	.word	0x200007e0

000032d8 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    32d8:	b570      	push	{r4, r5, r6, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    32da:	7b02      	ldrb	r2, [r0, #12]
		return false;
    32dc:	2300      	movs	r3, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    32de:	2a03      	cmp	r2, #3
    32e0:	d115      	bne.n	330e <nwkTxAckReceived+0x36>
    32e2:	e00d      	b.n	3300 <nwkTxAckReceived+0x28>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    32e4:	7803      	ldrb	r3, [r0, #0]
    32e6:	2b16      	cmp	r3, #22
    32e8:	d10d      	bne.n	3306 <nwkTxAckReceived+0x2e>
    32ea:	7b02      	ldrb	r2, [r0, #12]
    32ec:	786b      	ldrb	r3, [r5, #1]
    32ee:	429a      	cmp	r2, r3
    32f0:	d109      	bne.n	3306 <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    32f2:	2317      	movs	r3, #23
    32f4:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    32f6:	78aa      	ldrb	r2, [r5, #2]
    32f8:	3371      	adds	r3, #113	; 0x71
    32fa:	54c2      	strb	r2, [r0, r3]
			return true;
    32fc:	3b87      	subs	r3, #135	; 0x87
    32fe:	e006      	b.n	330e <nwkTxAckReceived+0x36>

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3300:	6885      	ldr	r5, [r0, #8]
    3302:	2000      	movs	r0, #0

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3304:	4c03      	ldr	r4, [pc, #12]	; (3314 <nwkTxAckReceived+0x3c>)
    3306:	47a0      	blx	r4
    3308:	2800      	cmp	r0, #0
    330a:	d1eb      	bne.n	32e4 <nwkTxAckReceived+0xc>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    330c:	2300      	movs	r3, #0
}
    330e:	0018      	movs	r0, r3
    3310:	bd70      	pop	{r4, r5, r6, pc}
    3312:	46c0      	nop			; (mov r8, r8)
    3314:	00002565 	.word	0x00002565

00003318 <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    3318:	2312      	movs	r3, #18
    331a:	7003      	strb	r3, [r0, #0]
}
    331c:	4770      	bx	lr
    331e:	46c0      	nop			; (mov r8, r8)

00003320 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3320:	4b0d      	ldr	r3, [pc, #52]	; (3358 <PHY_DataConf+0x38>)
    3322:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3324:	2801      	cmp	r0, #1
    3326:	d005      	beq.n	3334 <PHY_DataConf+0x14>
    3328:	2800      	cmp	r0, #0
    332a:	d007      	beq.n	333c <PHY_DataConf+0x1c>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    332c:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    332e:	2802      	cmp	r0, #2
    3330:	d005      	beq.n	333e <PHY_DataConf+0x1e>
    3332:	e001      	b.n	3338 <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3334:	2220      	movs	r2, #32
    3336:	e002      	b.n	333e <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    3338:	2201      	movs	r2, #1
    333a:	e000      	b.n	333e <PHY_DataConf+0x1e>
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    333c:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    333e:	2185      	movs	r1, #133	; 0x85
    3340:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3342:	2215      	movs	r2, #21
    3344:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3346:	2200      	movs	r2, #0
    3348:	4b03      	ldr	r3, [pc, #12]	; (3358 <PHY_DataConf+0x38>)
    334a:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    334c:	4903      	ldr	r1, [pc, #12]	; (335c <PHY_DataConf+0x3c>)
    334e:	3258      	adds	r2, #88	; 0x58
    3350:	5a8b      	ldrh	r3, [r1, r2]
    3352:	3b01      	subs	r3, #1
    3354:	528b      	strh	r3, [r1, r2]
}
    3356:	4770      	bx	lr
    3358:	20000624 	.word	0x20000624
    335c:	200007e0 	.word	0x200007e0

00003360 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3360:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3362:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3364:	4d38      	ldr	r5, [pc, #224]	; (3448 <nwkTxTaskHandler+0xe8>)
		switch (frame->state) {
    3366:	4e39      	ldr	r6, [pc, #228]	; (344c <nwkTxTaskHandler+0xec>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3368:	e068      	b.n	343c <nwkTxTaskHandler+0xdc>
		switch (frame->state) {
    336a:	7823      	ldrb	r3, [r4, #0]
    336c:	3b10      	subs	r3, #16
    336e:	b2da      	uxtb	r2, r3
    3370:	2a07      	cmp	r2, #7
    3372:	d863      	bhi.n	343c <nwkTxTaskHandler+0xdc>
    3374:	0093      	lsls	r3, r2, #2
    3376:	58f3      	ldr	r3, [r6, r3]
    3378:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    337a:	2101      	movs	r1, #1
    337c:	0020      	movs	r0, r4
    337e:	4b34      	ldr	r3, [pc, #208]	; (3450 <nwkTxTaskHandler+0xf0>)
    3380:	4798      	blx	r3
		}
		break;
    3382:	e05b      	b.n	343c <nwkTxTaskHandler+0xdc>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3384:	2386      	movs	r3, #134	; 0x86
    3386:	5ce2      	ldrb	r2, [r4, r3]
    3388:	3301      	adds	r3, #1
    338a:	5ce3      	ldrb	r3, [r4, r3]
    338c:	021b      	lsls	r3, r3, #8
    338e:	4313      	orrs	r3, r2
    3390:	d005      	beq.n	339e <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3392:	2311      	movs	r3, #17
    3394:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3396:	482f      	ldr	r0, [pc, #188]	; (3454 <nwkTxTaskHandler+0xf4>)
    3398:	4b2f      	ldr	r3, [pc, #188]	; (3458 <nwkTxTaskHandler+0xf8>)
    339a:	4798      	blx	r3
    339c:	e04e      	b.n	343c <nwkTxTaskHandler+0xdc>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    339e:	2313      	movs	r3, #19
    33a0:	7023      	strb	r3, [r4, #0]
    33a2:	e04b      	b.n	343c <nwkTxTaskHandler+0xdc>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    33a4:	4b2d      	ldr	r3, [pc, #180]	; (345c <nwkTxTaskHandler+0xfc>)
    33a6:	681b      	ldr	r3, [r3, #0]
    33a8:	2b00      	cmp	r3, #0
    33aa:	d147      	bne.n	343c <nwkTxTaskHandler+0xdc>
				nwkTxPhyActiveFrame = frame;
    33ac:	4b2b      	ldr	r3, [pc, #172]	; (345c <nwkTxTaskHandler+0xfc>)
    33ae:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    33b0:	2314      	movs	r3, #20
    33b2:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    33b4:	1c60      	adds	r0, r4, #1
    33b6:	4b2a      	ldr	r3, [pc, #168]	; (3460 <nwkTxTaskHandler+0x100>)
    33b8:	4798      	blx	r3
				nwkIb.lock++;
    33ba:	492a      	ldr	r1, [pc, #168]	; (3464 <nwkTxTaskHandler+0x104>)
    33bc:	2258      	movs	r2, #88	; 0x58
    33be:	5a8b      	ldrh	r3, [r1, r2]
    33c0:	3301      	adds	r3, #1
    33c2:	528b      	strh	r3, [r1, r2]
    33c4:	e03a      	b.n	343c <nwkTxTaskHandler+0xdc>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    33c6:	2385      	movs	r3, #133	; 0x85
    33c8:	5ce3      	ldrb	r3, [r4, r3]
    33ca:	2b00      	cmp	r3, #0
    33cc:	d11a      	bne.n	3404 <nwkTxTaskHandler+0xa4>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    33ce:	7b62      	ldrb	r2, [r4, #13]
    33d0:	7ba3      	ldrb	r3, [r4, #14]
    33d2:	021b      	lsls	r3, r3, #8
    33d4:	4923      	ldr	r1, [pc, #140]	; (3464 <nwkTxTaskHandler+0x104>)
    33d6:	8809      	ldrh	r1, [r1, #0]
    33d8:	4313      	orrs	r3, r2
    33da:	4299      	cmp	r1, r3
    33dc:	d10f      	bne.n	33fe <nwkTxTaskHandler+0x9e>
    33de:	7ae3      	ldrb	r3, [r4, #11]
    33e0:	07db      	lsls	r3, r3, #31
    33e2:	d50c      	bpl.n	33fe <nwkTxTaskHandler+0x9e>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    33e4:	2316      	movs	r3, #22
    33e6:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    33e8:	2215      	movs	r2, #21
    33ea:	3370      	adds	r3, #112	; 0x70
    33ec:	54e2      	strb	r2, [r4, r3]
    33ee:	2200      	movs	r2, #0
    33f0:	0023      	movs	r3, r4
    33f2:	3386      	adds	r3, #134	; 0x86
    33f4:	705a      	strb	r2, [r3, #1]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    33f6:	481c      	ldr	r0, [pc, #112]	; (3468 <nwkTxTaskHandler+0x108>)
    33f8:	4b17      	ldr	r3, [pc, #92]	; (3458 <nwkTxTaskHandler+0xf8>)
    33fa:	4798      	blx	r3
    33fc:	e01e      	b.n	343c <nwkTxTaskHandler+0xdc>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    33fe:	2317      	movs	r3, #23
    3400:	7023      	strb	r3, [r4, #0]
    3402:	e01b      	b.n	343c <nwkTxTaskHandler+0xdc>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3404:	2317      	movs	r3, #23
    3406:	7023      	strb	r3, [r4, #0]
    3408:	e018      	b.n	343c <nwkTxTaskHandler+0xdc>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    340a:	0020      	movs	r0, r4
    340c:	4b17      	ldr	r3, [pc, #92]	; (346c <nwkTxTaskHandler+0x10c>)
    340e:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3410:	2389      	movs	r3, #137	; 0x89
    3412:	5ce0      	ldrb	r0, [r4, r3]
    3414:	3301      	adds	r3, #1
    3416:	5ce2      	ldrb	r2, [r4, r3]
    3418:	0212      	lsls	r2, r2, #8
    341a:	4302      	orrs	r2, r0
    341c:	3301      	adds	r3, #1
    341e:	5ce3      	ldrb	r3, [r4, r3]
    3420:	041b      	lsls	r3, r3, #16
    3422:	4313      	orrs	r3, r2
    3424:	001a      	movs	r2, r3
    3426:	238c      	movs	r3, #140	; 0x8c
    3428:	5ce3      	ldrb	r3, [r4, r3]
    342a:	061b      	lsls	r3, r3, #24
    342c:	4313      	orrs	r3, r2
    342e:	d103      	bne.n	3438 <nwkTxTaskHandler+0xd8>
				nwkFrameFree(frame);
    3430:	0020      	movs	r0, r4
    3432:	4b0f      	ldr	r3, [pc, #60]	; (3470 <nwkTxTaskHandler+0x110>)
    3434:	4798      	blx	r3
    3436:	e001      	b.n	343c <nwkTxTaskHandler+0xdc>
			} else {
				frame->tx.confirm(frame);
    3438:	0020      	movs	r0, r4
    343a:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    343c:	0020      	movs	r0, r4
    343e:	47a8      	blx	r5
    3440:	1e04      	subs	r4, r0, #0
    3442:	d192      	bne.n	336a <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    3444:	bd70      	pop	{r4, r5, r6, pc}
    3446:	46c0      	nop			; (mov r8, r8)
    3448:	00002565 	.word	0x00002565
    344c:	00005fa0 	.word	0x00005fa0
    3450:	00002e51 	.word	0x00002e51
    3454:	20000628 	.word	0x20000628
    3458:	00003869 	.word	0x00003869
    345c:	20000624 	.word	0x20000624
    3460:	000035b9 	.word	0x000035b9
    3464:	200007e0 	.word	0x200007e0
    3468:	20000610 	.word	0x20000610
    346c:	0000276d 	.word	0x0000276d
    3470:	00002551 	.word	0x00002551

00003474 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3476:	0004      	movs	r4, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3478:	4f0b      	ldr	r7, [pc, #44]	; (34a8 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    347a:	4e0c      	ldr	r6, [pc, #48]	; (34ac <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    347c:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    347e:	2103      	movs	r1, #3
    3480:	2002      	movs	r0, #2
    3482:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3484:	2001      	movs	r0, #1
    3486:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3488:	4028      	ands	r0, r5
    348a:	2808      	cmp	r0, #8
    348c:	d1f7      	bne.n	347e <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    348e:	4f06      	ldr	r7, [pc, #24]	; (34a8 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3490:	4e06      	ldr	r6, [pc, #24]	; (34ac <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3492:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3494:	0021      	movs	r1, r4
    3496:	2002      	movs	r0, #2
    3498:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    349a:	2001      	movs	r0, #1
    349c:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    349e:	4028      	ands	r0, r5
    34a0:	4284      	cmp	r4, r0
    34a2:	d1f7      	bne.n	3494 <phyTrxSetState+0x20>
}
    34a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34a6:	46c0      	nop			; (mov r8, r8)
    34a8:	00003eb5 	.word	0x00003eb5
    34ac:	00003db9 	.word	0x00003db9

000034b0 <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    34b0:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    34b2:	2008      	movs	r0, #8
    34b4:	4b06      	ldr	r3, [pc, #24]	; (34d0 <phySetRxState+0x20>)
    34b6:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34b8:	200f      	movs	r0, #15
    34ba:	4b06      	ldr	r3, [pc, #24]	; (34d4 <phySetRxState+0x24>)
    34bc:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    34be:	4b06      	ldr	r3, [pc, #24]	; (34d8 <phySetRxState+0x28>)
    34c0:	781b      	ldrb	r3, [r3, #0]
    34c2:	2b00      	cmp	r3, #0
    34c4:	d002      	beq.n	34cc <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    34c6:	2016      	movs	r0, #22
    34c8:	4b01      	ldr	r3, [pc, #4]	; (34d0 <phySetRxState+0x20>)
    34ca:	4798      	blx	r3
	}
}
    34cc:	bd10      	pop	{r4, pc}
    34ce:	46c0      	nop			; (mov r8, r8)
    34d0:	00003475 	.word	0x00003475
    34d4:	00003db9 	.word	0x00003db9
    34d8:	200006bd 	.word	0x200006bd

000034dc <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    34dc:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    34de:	4b0e      	ldr	r3, [pc, #56]	; (3518 <PHY_Init+0x3c>)
    34e0:	4798      	blx	r3
	PhyReset();
    34e2:	4b0e      	ldr	r3, [pc, #56]	; (351c <PHY_Init+0x40>)
    34e4:	4798      	blx	r3
	phyRxState = false;
    34e6:	2200      	movs	r2, #0
    34e8:	4b0d      	ldr	r3, [pc, #52]	; (3520 <PHY_Init+0x44>)
    34ea:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    34ec:	3201      	adds	r2, #1
    34ee:	4b0d      	ldr	r3, [pc, #52]	; (3524 <PHY_Init+0x48>)
    34f0:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34f2:	4e0d      	ldr	r6, [pc, #52]	; (3528 <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34f4:	4d0d      	ldr	r5, [pc, #52]	; (352c <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34f6:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34f8:	2108      	movs	r1, #8
    34fa:	2002      	movs	r0, #2
    34fc:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34fe:	2001      	movs	r0, #1
    3500:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3502:	4020      	ands	r0, r4
    3504:	2808      	cmp	r0, #8
    3506:	d1f7      	bne.n	34f8 <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3508:	212e      	movs	r1, #46	; 0x2e
    350a:	3804      	subs	r0, #4
    350c:	4c06      	ldr	r4, [pc, #24]	; (3528 <PHY_Init+0x4c>)
    350e:	47a0      	blx	r4
    3510:	21a0      	movs	r1, #160	; 0xa0
    3512:	200c      	movs	r0, #12
    3514:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    3516:	bd70      	pop	{r4, r5, r6, pc}
    3518:	00003c6d 	.word	0x00003c6d
    351c:	00003d89 	.word	0x00003d89
    3520:	200006bd 	.word	0x200006bd
    3524:	200006bc 	.word	0x200006bc
    3528:	00003eb5 	.word	0x00003eb5
    352c:	00003db9 	.word	0x00003db9

00003530 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3530:	b510      	push	{r4, lr}
	phyRxState = rx;
    3532:	4b02      	ldr	r3, [pc, #8]	; (353c <PHY_SetRxState+0xc>)
    3534:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    3536:	4b02      	ldr	r3, [pc, #8]	; (3540 <PHY_SetRxState+0x10>)
    3538:	4798      	blx	r3
}
    353a:	bd10      	pop	{r4, pc}
    353c:	200006bd 	.word	0x200006bd
    3540:	000034b1 	.word	0x000034b1

00003544 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3544:	b510      	push	{r4, lr}
    3546:	0004      	movs	r4, r0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3548:	2008      	movs	r0, #8
    354a:	4b06      	ldr	r3, [pc, #24]	; (3564 <PHY_SetChannel+0x20>)
    354c:	4798      	blx	r3

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    354e:	231f      	movs	r3, #31
    3550:	0001      	movs	r1, r0
    3552:	4399      	bics	r1, r3
    3554:	0020      	movs	r0, r4
    3556:	4308      	orrs	r0, r1
    3558:	b2c1      	uxtb	r1, r0
    355a:	2008      	movs	r0, #8
    355c:	4b02      	ldr	r3, [pc, #8]	; (3568 <PHY_SetChannel+0x24>)
    355e:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    3560:	bd10      	pop	{r4, pc}
    3562:	46c0      	nop			; (mov r8, r8)
    3564:	00003db9 	.word	0x00003db9
    3568:	00003eb5 	.word	0x00003eb5

0000356c <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    356c:	b530      	push	{r4, r5, lr}
    356e:	b083      	sub	sp, #12
    3570:	466b      	mov	r3, sp
    3572:	1d9d      	adds	r5, r3, #6
    3574:	80d8      	strh	r0, [r3, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3576:	b2c1      	uxtb	r1, r0
    3578:	2022      	movs	r0, #34	; 0x22
    357a:	4c03      	ldr	r4, [pc, #12]	; (3588 <PHY_SetPanId+0x1c>)
    357c:	47a0      	blx	r4
    357e:	7869      	ldrb	r1, [r5, #1]
    3580:	2023      	movs	r0, #35	; 0x23
    3582:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    3584:	b003      	add	sp, #12
    3586:	bd30      	pop	{r4, r5, pc}
    3588:	00003eb5 	.word	0x00003eb5

0000358c <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    358c:	b570      	push	{r4, r5, r6, lr}
    358e:	b082      	sub	sp, #8
    3590:	466b      	mov	r3, sp
    3592:	1d9c      	adds	r4, r3, #6
    3594:	80d8      	strh	r0, [r3, #6]
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    3596:	b2c5      	uxtb	r5, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3598:	0029      	movs	r1, r5
    359a:	2020      	movs	r0, #32
    359c:	4e05      	ldr	r6, [pc, #20]	; (35b4 <PHY_SetShortAddr+0x28>)
    359e:	47b0      	blx	r6
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    35a0:	7864      	ldrb	r4, [r4, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35a2:	0021      	movs	r1, r4
    35a4:	2021      	movs	r0, #33	; 0x21
    35a6:	47b0      	blx	r6
    35a8:	192c      	adds	r4, r5, r4
    35aa:	b2e1      	uxtb	r1, r4
    35ac:	202d      	movs	r0, #45	; 0x2d
    35ae:	47b0      	blx	r6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    35b0:	b002      	add	sp, #8
    35b2:	bd70      	pop	{r4, r5, r6, pc}
    35b4:	00003eb5 	.word	0x00003eb5

000035b8 <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    35b8:	b510      	push	{r4, lr}
    35ba:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    35bc:	2019      	movs	r0, #25
    35be:	4b0c      	ldr	r3, [pc, #48]	; (35f0 <PHY_DataReq+0x38>)
    35c0:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    35c2:	200f      	movs	r0, #15
    35c4:	4b0b      	ldr	r3, [pc, #44]	; (35f4 <PHY_DataReq+0x3c>)
    35c6:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    35c8:	7821      	ldrb	r1, [r4, #0]
    35ca:	1c8b      	adds	r3, r1, #2
    35cc:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    35ce:	3101      	adds	r1, #1
    35d0:	b2c9      	uxtb	r1, r1
    35d2:	0020      	movs	r0, r4
    35d4:	4b08      	ldr	r3, [pc, #32]	; (35f8 <PHY_DataReq+0x40>)
    35d6:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    35d8:	2203      	movs	r2, #3
    35da:	4b08      	ldr	r3, [pc, #32]	; (35fc <PHY_DataReq+0x44>)
    35dc:	701a      	strb	r2, [r3, #0]
    35de:	4b08      	ldr	r3, [pc, #32]	; (3600 <PHY_DataReq+0x48>)
    35e0:	2280      	movs	r2, #128	; 0x80
    35e2:	0352      	lsls	r2, r2, #13
    35e4:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    35e6:	46c0      	nop			; (mov r8, r8)
    35e8:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    35ea:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    35ec:	bd10      	pop	{r4, pc}
    35ee:	46c0      	nop			; (mov r8, r8)
    35f0:	00003475 	.word	0x00003475
    35f4:	00003db9 	.word	0x00003db9
    35f8:	000040e5 	.word	0x000040e5
    35fc:	200006bc 	.word	0x200006bc
    3600:	41004400 	.word	0x41004400

00003604 <PHY_EncryptReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3604:	b510      	push	{r4, lr}
    3606:	0004      	movs	r4, r0
    3608:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    360a:	2200      	movs	r2, #0
    360c:	2100      	movs	r1, #0
    360e:	4b05      	ldr	r3, [pc, #20]	; (3624 <PHY_EncryptReq+0x20>)
    3610:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    3612:	2100      	movs	r1, #0
    3614:	0020      	movs	r0, r4
    3616:	4b04      	ldr	r3, [pc, #16]	; (3628 <PHY_EncryptReq+0x24>)
    3618:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    361a:	0020      	movs	r0, r4
    361c:	4b03      	ldr	r3, [pc, #12]	; (362c <PHY_EncryptReq+0x28>)
    361e:	4798      	blx	r3
}
    3620:	bd10      	pop	{r4, pc}
    3622:	46c0      	nop			; (mov r8, r8)
    3624:	00003b05 	.word	0x00003b05
    3628:	00003a99 	.word	0x00003a99
    362c:	00003c3d 	.word	0x00003c3d

00003630 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    3630:	b5f0      	push	{r4, r5, r6, r7, lr}
    3632:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    3634:	4b26      	ldr	r3, [pc, #152]	; (36d0 <PHY_TaskHandler+0xa0>)
    3636:	781b      	ldrb	r3, [r3, #0]
    3638:	2b02      	cmp	r3, #2
    363a:	d047      	beq.n	36cc <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    363c:	200f      	movs	r0, #15
    363e:	4b25      	ldr	r3, [pc, #148]	; (36d4 <PHY_TaskHandler+0xa4>)
    3640:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    3642:	0703      	lsls	r3, r0, #28
    3644:	d542      	bpl.n	36cc <PHY_TaskHandler+0x9c>
		if (PHY_STATE_IDLE == phyState) {
    3646:	4b22      	ldr	r3, [pc, #136]	; (36d0 <PHY_TaskHandler+0xa0>)
    3648:	781b      	ldrb	r3, [r3, #0]
    364a:	2b01      	cmp	r3, #1
    364c:	d124      	bne.n	3698 <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    364e:	2007      	movs	r0, #7
    3650:	4b20      	ldr	r3, [pc, #128]	; (36d4 <PHY_TaskHandler+0xa4>)
    3652:	4798      	blx	r3
    3654:	0005      	movs	r5, r0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    3656:	466b      	mov	r3, sp
    3658:	1ddc      	adds	r4, r3, #7
    365a:	2101      	movs	r1, #1
    365c:	0020      	movs	r0, r4
    365e:	4f1e      	ldr	r7, [pc, #120]	; (36d8 <PHY_TaskHandler+0xa8>)
    3660:	47b8      	blx	r7

			trx_frame_read(phyRxBuffer, size + 2);
    3662:	7821      	ldrb	r1, [r4, #0]
    3664:	3102      	adds	r1, #2
    3666:	b2c9      	uxtb	r1, r1
    3668:	4e1c      	ldr	r6, [pc, #112]	; (36dc <PHY_TaskHandler+0xac>)
    366a:	0030      	movs	r0, r6
    366c:	47b8      	blx	r7

			ind.data = phyRxBuffer + 1;
    366e:	a802      	add	r0, sp, #8
    3670:	1c73      	adds	r3, r6, #1
    3672:	9302      	str	r3, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    3674:	7823      	ldrb	r3, [r4, #0]
    3676:	1e9a      	subs	r2, r3, #2
    3678:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    367a:	18f3      	adds	r3, r6, r3
    367c:	785b      	ldrb	r3, [r3, #1]
    367e:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    3680:	3d5b      	subs	r5, #91	; 0x5b
    3682:	7185      	strb	r5, [r0, #6]
			PHY_DataInd(&ind);
    3684:	4b16      	ldr	r3, [pc, #88]	; (36e0 <PHY_TaskHandler+0xb0>)
    3686:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3688:	4d12      	ldr	r5, [pc, #72]	; (36d4 <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    368a:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    368c:	2001      	movs	r0, #1
    368e:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3690:	4020      	ands	r0, r4
    3692:	2816      	cmp	r0, #22
    3694:	d1fa      	bne.n	368c <PHY_TaskHandler+0x5c>
    3696:	e019      	b.n	36cc <PHY_TaskHandler+0x9c>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    3698:	2b03      	cmp	r3, #3
    369a:	d117      	bne.n	36cc <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    369c:	2002      	movs	r0, #2
    369e:	4b0d      	ldr	r3, [pc, #52]	; (36d4 <PHY_TaskHandler+0xa4>)
    36a0:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    36a2:	0940      	lsrs	r0, r0, #5
    36a4:	b2c4      	uxtb	r4, r0
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    36a6:	2c00      	cmp	r4, #0
    36a8:	d008      	beq.n	36bc <PHY_TaskHandler+0x8c>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    36aa:	2c03      	cmp	r4, #3
    36ac:	d005      	beq.n	36ba <PHY_TaskHandler+0x8a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
    36ae:	3c05      	subs	r4, #5
    36b0:	4263      	negs	r3, r4
    36b2:	4163      	adcs	r3, r4
    36b4:	2403      	movs	r4, #3
    36b6:	1ae4      	subs	r4, r4, r3
    36b8:	e000      	b.n	36bc <PHY_TaskHandler+0x8c>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    36ba:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    36bc:	4b09      	ldr	r3, [pc, #36]	; (36e4 <PHY_TaskHandler+0xb4>)
    36be:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    36c0:	2201      	movs	r2, #1
    36c2:	4b03      	ldr	r3, [pc, #12]	; (36d0 <PHY_TaskHandler+0xa0>)
    36c4:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    36c6:	0020      	movs	r0, r4
    36c8:	4b07      	ldr	r3, [pc, #28]	; (36e8 <PHY_TaskHandler+0xb8>)
    36ca:	4798      	blx	r3
		}
	}
}
    36cc:	b005      	add	sp, #20
    36ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36d0:	200006bc 	.word	0x200006bc
    36d4:	00003db9 	.word	0x00003db9
    36d8:	00003fb5 	.word	0x00003fb5
    36dc:	2000063c 	.word	0x2000063c
    36e0:	000029e9 	.word	0x000029e9
    36e4:	000034b1 	.word	0x000034b1
    36e8:	00003321 	.word	0x00003321

000036ec <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    36ec:	b510      	push	{r4, lr}
	SYS_TimerInit();
    36ee:	4b04      	ldr	r3, [pc, #16]	; (3700 <SYS_Init+0x14>)
    36f0:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    36f2:	4b04      	ldr	r3, [pc, #16]	; (3704 <SYS_Init+0x18>)
    36f4:	4798      	blx	r3
#endif
	PHY_Init();
    36f6:	4b04      	ldr	r3, [pc, #16]	; (3708 <SYS_Init+0x1c>)
    36f8:	4798      	blx	r3
	NWK_Init();
    36fa:	4b04      	ldr	r3, [pc, #16]	; (370c <SYS_Init+0x20>)
    36fc:	4798      	blx	r3
}
    36fe:	bd10      	pop	{r4, pc}
    3700:	000037bd 	.word	0x000037bd
    3704:	00003a95 	.word	0x00003a95
    3708:	000034dd 	.word	0x000034dd
    370c:	00002259 	.word	0x00002259

00003710 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    3710:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    3712:	4b03      	ldr	r3, [pc, #12]	; (3720 <SYS_TaskHandler+0x10>)
    3714:	4798      	blx	r3
	NWK_TaskHandler();
    3716:	4b03      	ldr	r3, [pc, #12]	; (3724 <SYS_TaskHandler+0x14>)
    3718:	4798      	blx	r3
	SYS_TimerTaskHandler();
    371a:	4b03      	ldr	r3, [pc, #12]	; (3728 <SYS_TaskHandler+0x18>)
    371c:	4798      	blx	r3
}
    371e:	bd10      	pop	{r4, pc}
    3720:	00003631 	.word	0x00003631
    3724:	000022e5 	.word	0x000022e5
    3728:	00003885 	.word	0x00003885

0000372c <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    372c:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    372e:	4b02      	ldr	r3, [pc, #8]	; (3738 <SYS_EncryptReq+0xc>)
    3730:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    3732:	4b02      	ldr	r3, [pc, #8]	; (373c <SYS_EncryptReq+0x10>)
    3734:	4798      	blx	r3
}
    3736:	bd10      	pop	{r4, pc}
    3738:	00003605 	.word	0x00003605
    373c:	00002e6d 	.word	0x00002e6d

00003740 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    3740:	b530      	push	{r4, r5, lr}
	if (timers) {
    3742:	4b15      	ldr	r3, [pc, #84]	; (3798 <placeTimer+0x58>)
    3744:	681d      	ldr	r5, [r3, #0]
    3746:	2d00      	cmp	r5, #0
    3748:	d01e      	beq.n	3788 <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    374a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    374c:	6869      	ldr	r1, [r5, #4]
    374e:	428a      	cmp	r2, r1
    3750:	d305      	bcc.n	375e <placeTimer+0x1e>
    3752:	002c      	movs	r4, r5
    3754:	e009      	b.n	376a <placeTimer+0x2a>
    3756:	6859      	ldr	r1, [r3, #4]
    3758:	4291      	cmp	r1, r2
    375a:	d905      	bls.n	3768 <placeTimer+0x28>
    375c:	e001      	b.n	3762 <placeTimer+0x22>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    375e:	002b      	movs	r3, r5
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    3760:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    3762:	1a89      	subs	r1, r1, r2
    3764:	6059      	str	r1, [r3, #4]
				break;
    3766:	e004      	b.n	3772 <placeTimer+0x32>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    3768:	001c      	movs	r4, r3
			if (timeout < t->timeout) {
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    376a:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    376c:	6823      	ldr	r3, [r4, #0]
    376e:	2b00      	cmp	r3, #0
    3770:	d1f1      	bne.n	3756 <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    3772:	6042      	str	r2, [r0, #4]

		if (prev) {
    3774:	2c00      	cmp	r4, #0
    3776:	d003      	beq.n	3780 <placeTimer+0x40>
			timer->next = prev->next;
    3778:	6823      	ldr	r3, [r4, #0]
    377a:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    377c:	6020      	str	r0, [r4, #0]
    377e:	e009      	b.n	3794 <placeTimer+0x54>
		} else {
			timer->next = timers;
    3780:	6005      	str	r5, [r0, #0]
			timers = timer;
    3782:	4b05      	ldr	r3, [pc, #20]	; (3798 <placeTimer+0x58>)
    3784:	6018      	str	r0, [r3, #0]
    3786:	e005      	b.n	3794 <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    3788:	2300      	movs	r3, #0
    378a:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    378c:	6883      	ldr	r3, [r0, #8]
    378e:	6043      	str	r3, [r0, #4]
		timers = timer;
    3790:	4b01      	ldr	r3, [pc, #4]	; (3798 <placeTimer+0x58>)
    3792:	6018      	str	r0, [r3, #0]
	}
}
    3794:	bd30      	pop	{r4, r5, pc}
    3796:	46c0      	nop			; (mov r8, r8)
    3798:	200006c0 	.word	0x200006c0

0000379c <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    379c:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    379e:	4a04      	ldr	r2, [pc, #16]	; (37b0 <SYS_HwExpiry_Cb+0x14>)
    37a0:	7813      	ldrb	r3, [r2, #0]
    37a2:	3301      	adds	r3, #1
    37a4:	b2db      	uxtb	r3, r3
    37a6:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    37a8:	4802      	ldr	r0, [pc, #8]	; (37b4 <SYS_HwExpiry_Cb+0x18>)
    37aa:	4b03      	ldr	r3, [pc, #12]	; (37b8 <SYS_HwExpiry_Cb+0x1c>)
    37ac:	4798      	blx	r3
}
    37ae:	bd10      	pop	{r4, pc}
    37b0:	2000083c 	.word	0x2000083c
    37b4:	00002710 	.word	0x00002710
    37b8:	00004bdd 	.word	0x00004bdd

000037bc <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    37bc:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    37be:	2400      	movs	r4, #0
    37c0:	4b06      	ldr	r3, [pc, #24]	; (37dc <SYS_TimerInit+0x20>)
    37c2:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    37c4:	4806      	ldr	r0, [pc, #24]	; (37e0 <SYS_TimerInit+0x24>)
    37c6:	4b07      	ldr	r3, [pc, #28]	; (37e4 <SYS_TimerInit+0x28>)
    37c8:	4798      	blx	r3
	common_tc_init();
    37ca:	4b07      	ldr	r3, [pc, #28]	; (37e8 <SYS_TimerInit+0x2c>)
    37cc:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    37ce:	4807      	ldr	r0, [pc, #28]	; (37ec <SYS_TimerInit+0x30>)
    37d0:	4b07      	ldr	r3, [pc, #28]	; (37f0 <SYS_TimerInit+0x34>)
    37d2:	4798      	blx	r3
	timers = NULL;
    37d4:	4b07      	ldr	r3, [pc, #28]	; (37f4 <SYS_TimerInit+0x38>)
    37d6:	601c      	str	r4, [r3, #0]
}
    37d8:	bd10      	pop	{r4, pc}
    37da:	46c0      	nop			; (mov r8, r8)
    37dc:	2000083c 	.word	0x2000083c
    37e0:	0000379d 	.word	0x0000379d
    37e4:	00004ccd 	.word	0x00004ccd
    37e8:	00004c49 	.word	0x00004c49
    37ec:	00002710 	.word	0x00002710
    37f0:	00004bdd 	.word	0x00004bdd
    37f4:	200006c0 	.word	0x200006c0

000037f8 <SYS_TimerStop>:
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    37f8:	4b0f      	ldr	r3, [pc, #60]	; (3838 <SYS_TimerStop+0x40>)
    37fa:	681a      	ldr	r2, [r3, #0]
    37fc:	2a00      	cmp	r2, #0
    37fe:	d01a      	beq.n	3836 <SYS_TimerStop+0x3e>
		if (t == timer) {
    3800:	4282      	cmp	r2, r0
    3802:	d115      	bne.n	3830 <SYS_TimerStop+0x38>
    3804:	e006      	b.n	3814 <SYS_TimerStop+0x1c>
    3806:	4298      	cmp	r0, r3
    3808:	d111      	bne.n	382e <SYS_TimerStop+0x36>
			if (prev) {
    380a:	2a00      	cmp	r2, #0
    380c:	d003      	beq.n	3816 <SYS_TimerStop+0x1e>
				prev->next = t->next;
    380e:	6819      	ldr	r1, [r3, #0]
    3810:	6011      	str	r1, [r2, #0]
    3812:	e003      	b.n	381c <SYS_TimerStop+0x24>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3814:	0003      	movs	r3, r0
		if (t == timer) {
			if (prev) {
				prev->next = t->next;
			} else {
				timers = t->next;
    3816:	4a08      	ldr	r2, [pc, #32]	; (3838 <SYS_TimerStop+0x40>)
    3818:	6819      	ldr	r1, [r3, #0]
    381a:	6011      	str	r1, [r2, #0]
			}

			if (t->next) {
    381c:	681b      	ldr	r3, [r3, #0]
    381e:	2b00      	cmp	r3, #0
    3820:	d009      	beq.n	3836 <SYS_TimerStop+0x3e>
				t->next->timeout += timer->timeout;
    3822:	6842      	ldr	r2, [r0, #4]
    3824:	6859      	ldr	r1, [r3, #4]
    3826:	468c      	mov	ip, r1
    3828:	4462      	add	r2, ip
    382a:	605a      	str	r2, [r3, #4]
    382c:	e003      	b.n	3836 <SYS_TimerStop+0x3e>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    382e:	001a      	movs	r2, r3
    3830:	6813      	ldr	r3, [r2, #0]
    3832:	2b00      	cmp	r3, #0
    3834:	d1e7      	bne.n	3806 <SYS_TimerStop+0xe>
			break;
		}

		prev = t;
	}
}
    3836:	4770      	bx	lr
    3838:	200006c0 	.word	0x200006c0

0000383c <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    383c:	4b09      	ldr	r3, [pc, #36]	; (3864 <SYS_TimerStarted+0x28>)
    383e:	681b      	ldr	r3, [r3, #0]
    3840:	2b00      	cmp	r3, #0
    3842:	d009      	beq.n	3858 <SYS_TimerStarted+0x1c>
		if (t == timer) {
    3844:	4283      	cmp	r3, r0
    3846:	d102      	bne.n	384e <SYS_TimerStarted+0x12>
    3848:	e008      	b.n	385c <SYS_TimerStarted+0x20>
    384a:	4298      	cmp	r0, r3
    384c:	d008      	beq.n	3860 <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    384e:	681b      	ldr	r3, [r3, #0]
    3850:	2b00      	cmp	r3, #0
    3852:	d1fa      	bne.n	384a <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    3854:	2000      	movs	r0, #0
    3856:	e004      	b.n	3862 <SYS_TimerStarted+0x26>
    3858:	2000      	movs	r0, #0
    385a:	e002      	b.n	3862 <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    385c:	2001      	movs	r0, #1
    385e:	e000      	b.n	3862 <SYS_TimerStarted+0x26>
    3860:	2001      	movs	r0, #1
		}
	}
	return false;
}
    3862:	4770      	bx	lr
    3864:	200006c0 	.word	0x200006c0

00003868 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    3868:	b510      	push	{r4, lr}
    386a:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    386c:	4b03      	ldr	r3, [pc, #12]	; (387c <SYS_TimerStart+0x14>)
    386e:	4798      	blx	r3
    3870:	2800      	cmp	r0, #0
    3872:	d102      	bne.n	387a <SYS_TimerStart+0x12>
		placeTimer(timer);
    3874:	0020      	movs	r0, r4
    3876:	4b02      	ldr	r3, [pc, #8]	; (3880 <SYS_TimerStart+0x18>)
    3878:	4798      	blx	r3
	}
}
    387a:	bd10      	pop	{r4, pc}
    387c:	0000383d 	.word	0x0000383d
    3880:	00003741 	.word	0x00003741

00003884 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    3884:	b5f0      	push	{r4, r5, r6, r7, lr}
    3886:	b083      	sub	sp, #12
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    3888:	4b1c      	ldr	r3, [pc, #112]	; (38fc <SYS_TimerTaskHandler+0x78>)
    388a:	781b      	ldrb	r3, [r3, #0]
    388c:	2b00      	cmp	r3, #0
    388e:	d033      	beq.n	38f8 <SYS_TimerTaskHandler+0x74>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3890:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3894:	4253      	negs	r3, r2
    3896:	4153      	adcs	r3, r2
    3898:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    389a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    389c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    38a0:	2200      	movs	r2, #0
    38a2:	4b17      	ldr	r3, [pc, #92]	; (3900 <SYS_TimerTaskHandler+0x7c>)
    38a4:	701a      	strb	r2, [r3, #0]
	return flags;
    38a6:	9901      	ldr	r1, [sp, #4]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    38a8:	4b14      	ldr	r3, [pc, #80]	; (38fc <SYS_TimerTaskHandler+0x78>)
    38aa:	781d      	ldrb	r5, [r3, #0]
    38ac:	b2ed      	uxtb	r5, r5
	SysTimerIrqCount = 0;
    38ae:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    38b0:	2900      	cmp	r1, #0
    38b2:	d005      	beq.n	38c0 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    38b4:	3201      	adds	r2, #1
    38b6:	4b12      	ldr	r3, [pc, #72]	; (3900 <SYS_TimerTaskHandler+0x7c>)
    38b8:	701a      	strb	r2, [r3, #0]
    38ba:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    38be:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    38c0:	00ab      	lsls	r3, r5, #2
    38c2:	195d      	adds	r5, r3, r5
    38c4:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    38c6:	4e0f      	ldr	r6, [pc, #60]	; (3904 <SYS_TimerTaskHandler+0x80>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    38c8:	0037      	movs	r7, r6
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    38ca:	e00d      	b.n	38e8 <SYS_TimerTaskHandler+0x64>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    38cc:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    38ce:	6823      	ldr	r3, [r4, #0]
    38d0:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    38d2:	7b23      	ldrb	r3, [r4, #12]
    38d4:	2b01      	cmp	r3, #1
    38d6:	d102      	bne.n	38de <SYS_TimerTaskHandler+0x5a>
			placeTimer(timer);
    38d8:	0020      	movs	r0, r4
    38da:	4b0b      	ldr	r3, [pc, #44]	; (3908 <SYS_TimerTaskHandler+0x84>)
    38dc:	4798      	blx	r3
		}

		if (timer->handler) {
    38de:	6923      	ldr	r3, [r4, #16]
    38e0:	2b00      	cmp	r3, #0
    38e2:	d001      	beq.n	38e8 <SYS_TimerTaskHandler+0x64>
			timer->handler(timer);
    38e4:	0020      	movs	r0, r4
    38e6:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    38e8:	6834      	ldr	r4, [r6, #0]
    38ea:	2c00      	cmp	r4, #0
    38ec:	d004      	beq.n	38f8 <SYS_TimerTaskHandler+0x74>
    38ee:	6863      	ldr	r3, [r4, #4]
    38f0:	429d      	cmp	r5, r3
    38f2:	d2eb      	bcs.n	38cc <SYS_TimerTaskHandler+0x48>
			timer->handler(timer);
		}
	}

	if (timers) {
		timers->timeout -= elapsed;
    38f4:	1b5d      	subs	r5, r3, r5
    38f6:	6065      	str	r5, [r4, #4]
	}
}
    38f8:	b003      	add	sp, #12
    38fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38fc:	2000083c 	.word	0x2000083c
    3900:	20000008 	.word	0x20000008
    3904:	200006c0 	.word	0x200006c0
    3908:	00003741 	.word	0x00003741

0000390c <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    390c:	b510      	push	{r4, lr}
	tmr_cca_callback();
    390e:	4b01      	ldr	r3, [pc, #4]	; (3914 <tc_cca_callback+0x8>)
    3910:	4798      	blx	r3
}
    3912:	bd10      	pop	{r4, pc}
    3914:	00004cb1 	.word	0x00004cb1

00003918 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    3918:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    391a:	4b01      	ldr	r3, [pc, #4]	; (3920 <tc_ovf_callback+0x8>)
    391c:	4798      	blx	r3
}
    391e:	bd10      	pop	{r4, pc}
    3920:	00004c69 	.word	0x00004c69

00003924 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    3924:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    3926:	4802      	ldr	r0, [pc, #8]	; (3930 <tmr_read_count+0xc>)
    3928:	4b02      	ldr	r3, [pc, #8]	; (3934 <tmr_read_count+0x10>)
    392a:	4798      	blx	r3
    392c:	b280      	uxth	r0, r0
}
    392e:	bd10      	pop	{r4, pc}
    3930:	20000874 	.word	0x20000874
    3934:	00002009 	.word	0x00002009

00003938 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    3938:	4b03      	ldr	r3, [pc, #12]	; (3948 <tmr_disable_cc_interrupt+0x10>)
    393a:	2110      	movs	r1, #16
    393c:	681a      	ldr	r2, [r3, #0]
    393e:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    3940:	7e5a      	ldrb	r2, [r3, #25]
    3942:	438a      	bics	r2, r1
    3944:	765a      	strb	r2, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    3946:	4770      	bx	lr
    3948:	20000874 	.word	0x20000874

0000394c <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    394c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    394e:	4c0a      	ldr	r4, [pc, #40]	; (3978 <tmr_enable_cc_interrupt+0x2c>)
    3950:	6820      	ldr	r0, [r4, #0]
    3952:	4b0a      	ldr	r3, [pc, #40]	; (397c <tmr_enable_cc_interrupt+0x30>)
    3954:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3956:	4b0a      	ldr	r3, [pc, #40]	; (3980 <tmr_enable_cc_interrupt+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3958:	5c1b      	ldrb	r3, [r3, r0]
    395a:	221f      	movs	r2, #31
    395c:	401a      	ands	r2, r3
    395e:	2301      	movs	r3, #1
    3960:	4093      	lsls	r3, r2
    3962:	4a08      	ldr	r2, [pc, #32]	; (3984 <tmr_enable_cc_interrupt+0x38>)
    3964:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3966:	7e62      	ldrb	r2, [r4, #25]
    3968:	2310      	movs	r3, #16
    396a:	4313      	orrs	r3, r2
    396c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    396e:	6823      	ldr	r3, [r4, #0]
    3970:	2210      	movs	r2, #16
    3972:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    3974:	bd10      	pop	{r4, pc}
    3976:	46c0      	nop			; (mov r8, r8)
    3978:	20000874 	.word	0x20000874
    397c:	00001d55 	.word	0x00001d55
    3980:	00005fc0 	.word	0x00005fc0
    3984:	e000e100 	.word	0xe000e100

00003988 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    3988:	b510      	push	{r4, lr}
    398a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    398c:	2100      	movs	r1, #0
    398e:	4802      	ldr	r0, [pc, #8]	; (3998 <tmr_write_cmpreg+0x10>)
    3990:	4b02      	ldr	r3, [pc, #8]	; (399c <tmr_write_cmpreg+0x14>)
    3992:	4798      	blx	r3
			(uint32_t)compare_value);
}
    3994:	bd10      	pop	{r4, pc}
    3996:	46c0      	nop			; (mov r8, r8)
    3998:	20000874 	.word	0x20000874
    399c:	00002039 	.word	0x00002039

000039a0 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    39a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39a2:	464f      	mov	r7, r9
    39a4:	4646      	mov	r6, r8
    39a6:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    39a8:	4a2d      	ldr	r2, [pc, #180]	; (3a60 <tmr_init+0xc0>)
    39aa:	2300      	movs	r3, #0
    39ac:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    39ae:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    39b0:	2100      	movs	r1, #0
    39b2:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    39b4:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    39b6:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    39b8:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    39ba:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    39bc:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    39be:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    39c0:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    39c2:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    39c4:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    39c6:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    39c8:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    39ca:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    39cc:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    39ce:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    39d0:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    39d2:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    39d4:	3b01      	subs	r3, #1
    39d6:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    39d8:	4c22      	ldr	r4, [pc, #136]	; (3a64 <tmr_init+0xc4>)
    39da:	4923      	ldr	r1, [pc, #140]	; (3a68 <tmr_init+0xc8>)
    39dc:	0020      	movs	r0, r4
    39de:	4b23      	ldr	r3, [pc, #140]	; (3a6c <tmr_init+0xcc>)
    39e0:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    39e2:	2200      	movs	r2, #0
    39e4:	4922      	ldr	r1, [pc, #136]	; (3a70 <tmr_init+0xd0>)
    39e6:	0020      	movs	r0, r4
    39e8:	4d22      	ldr	r5, [pc, #136]	; (3a74 <tmr_init+0xd4>)
    39ea:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    39ec:	2202      	movs	r2, #2
    39ee:	4922      	ldr	r1, [pc, #136]	; (3a78 <tmr_init+0xd8>)
    39f0:	0020      	movs	r0, r4
    39f2:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    39f4:	6820      	ldr	r0, [r4, #0]
    39f6:	4b21      	ldr	r3, [pc, #132]	; (3a7c <tmr_init+0xdc>)
    39f8:	4699      	mov	r9, r3
    39fa:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    39fc:	4b20      	ldr	r3, [pc, #128]	; (3a80 <tmr_init+0xe0>)
    39fe:	4698      	mov	r8, r3
    3a00:	5c1b      	ldrb	r3, [r3, r0]
    3a02:	271f      	movs	r7, #31
    3a04:	403b      	ands	r3, r7
    3a06:	2501      	movs	r5, #1
    3a08:	002a      	movs	r2, r5
    3a0a:	409a      	lsls	r2, r3
    3a0c:	4e1d      	ldr	r6, [pc, #116]	; (3a84 <tmr_init+0xe4>)
    3a0e:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    3a10:	7e62      	ldrb	r2, [r4, #25]
    3a12:	2301      	movs	r3, #1
    3a14:	4313      	orrs	r3, r2
    3a16:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    3a18:	6823      	ldr	r3, [r4, #0]
    3a1a:	735d      	strb	r5, [r3, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3a1c:	0018      	movs	r0, r3
    3a1e:	47c8      	blx	r9
    3a20:	4643      	mov	r3, r8
    3a22:	5c1b      	ldrb	r3, [r3, r0]
    3a24:	403b      	ands	r3, r7
    3a26:	409d      	lsls	r5, r3
    3a28:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3a2a:	7e62      	ldrb	r2, [r4, #25]
    3a2c:	2310      	movs	r3, #16
    3a2e:	4313      	orrs	r3, r2
    3a30:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    3a32:	6822      	ldr	r2, [r4, #0]
    3a34:	2310      	movs	r3, #16
    3a36:	7353      	strb	r3, [r2, #13]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3a38:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3a3a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3a3c:	438b      	bics	r3, r1
    3a3e:	d1fc      	bne.n	3a3a <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3a40:	8811      	ldrh	r1, [r2, #0]
    3a42:	3302      	adds	r3, #2
    3a44:	430b      	orrs	r3, r1
    3a46:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    3a48:	2000      	movs	r0, #0
    3a4a:	4b0f      	ldr	r3, [pc, #60]	; (3a88 <tmr_init+0xe8>)
    3a4c:	4798      	blx	r3
	#endif
	return timer_multiplier;
    3a4e:	490f      	ldr	r1, [pc, #60]	; (3a8c <tmr_init+0xec>)
    3a50:	4b0f      	ldr	r3, [pc, #60]	; (3a90 <tmr_init+0xf0>)
    3a52:	4798      	blx	r3
    3a54:	b2c0      	uxtb	r0, r0
}
    3a56:	bc0c      	pop	{r2, r3}
    3a58:	4690      	mov	r8, r2
    3a5a:	4699      	mov	r9, r3
    3a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3a5e:	46c0      	nop			; (mov r8, r8)
    3a60:	20000840 	.word	0x20000840
    3a64:	20000874 	.word	0x20000874
    3a68:	42002c00 	.word	0x42002c00
    3a6c:	00001d8d 	.word	0x00001d8d
    3a70:	00003919 	.word	0x00003919
    3a74:	00001c99 	.word	0x00001c99
    3a78:	0000390d 	.word	0x0000390d
    3a7c:	00001d55 	.word	0x00001d55
    3a80:	00005fc0 	.word	0x00005fc0
    3a84:	e000e100 	.word	0xe000e100
    3a88:	00001a29 	.word	0x00001a29
    3a8c:	000f4240 	.word	0x000f4240
    3a90:	00004cd9 	.word	0x00004cd9

00003a94 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    3a94:	4770      	bx	lr
    3a96:	46c0      	nop			; (mov r8, r8)

00003a98 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    3a98:	b570      	push	{r4, r5, r6, lr}
    3a9a:	0003      	movs	r3, r0
    3a9c:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    3a9e:	4c14      	ldr	r4, [pc, #80]	; (3af0 <sal_aes_wrrd+0x58>)
    3aa0:	1c60      	adds	r0, r4, #1
    3aa2:	2210      	movs	r2, #16
    3aa4:	0019      	movs	r1, r3
    3aa6:	4b13      	ldr	r3, [pc, #76]	; (3af4 <sal_aes_wrrd+0x5c>)
    3aa8:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    3aaa:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    3aac:	4b12      	ldr	r3, [pc, #72]	; (3af8 <sal_aes_wrrd+0x60>)
    3aae:	781b      	ldrb	r3, [r3, #0]
    3ab0:	2b00      	cmp	r3, #0
    3ab2:	d008      	beq.n	3ac6 <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3ab4:	2212      	movs	r2, #18
    3ab6:	490e      	ldr	r1, [pc, #56]	; (3af0 <sal_aes_wrrd+0x58>)
    3ab8:	2083      	movs	r0, #131	; 0x83
    3aba:	4b10      	ldr	r3, [pc, #64]	; (3afc <sal_aes_wrrd+0x64>)
    3abc:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    3abe:	2200      	movs	r2, #0
    3ac0:	4b0d      	ldr	r3, [pc, #52]	; (3af8 <sal_aes_wrrd+0x60>)
    3ac2:	701a      	strb	r2, [r3, #0]
    3ac4:	e005      	b.n	3ad2 <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    3ac6:	2211      	movs	r2, #17
    3ac8:	4909      	ldr	r1, [pc, #36]	; (3af0 <sal_aes_wrrd+0x58>)
    3aca:	3101      	adds	r1, #1
    3acc:	2084      	movs	r0, #132	; 0x84
    3ace:	4b0b      	ldr	r3, [pc, #44]	; (3afc <sal_aes_wrrd+0x64>)
    3ad0:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    3ad2:	2d00      	cmp	r5, #0
    3ad4:	d005      	beq.n	3ae2 <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    3ad6:	2210      	movs	r2, #16
    3ad8:	4905      	ldr	r1, [pc, #20]	; (3af0 <sal_aes_wrrd+0x58>)
    3ada:	3101      	adds	r1, #1
    3adc:	0028      	movs	r0, r5
    3ade:	4b05      	ldr	r3, [pc, #20]	; (3af4 <sal_aes_wrrd+0x5c>)
    3ae0:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    3ae2:	4b03      	ldr	r3, [pc, #12]	; (3af0 <sal_aes_wrrd+0x58>)
    3ae4:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    3ae6:	2018      	movs	r0, #24
    3ae8:	4b05      	ldr	r3, [pc, #20]	; (3b00 <sal_aes_wrrd+0x68>)
    3aea:	4798      	blx	r3
}
    3aec:	bd70      	pop	{r4, r5, r6, pc}
    3aee:	46c0      	nop			; (mov r8, r8)
    3af0:	200006e8 	.word	0x200006e8
    3af4:	00004e95 	.word	0x00004e95
    3af8:	200006fa 	.word	0x200006fa
    3afc:	000044f1 	.word	0x000044f1
    3b00:	00000155 	.word	0x00000155

00003b04 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    3b04:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b06:	4647      	mov	r7, r8
    3b08:	b480      	push	{r7}
    3b0a:	b084      	sub	sp, #16
    3b0c:	0006      	movs	r6, r0
    3b0e:	000d      	movs	r5, r1
    3b10:	0014      	movs	r4, r2
	if (key != NULL) {
    3b12:	2800      	cmp	r0, #0
    3b14:	d017      	beq.n	3b46 <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    3b16:	2200      	movs	r2, #0
    3b18:	4b3e      	ldr	r3, [pc, #248]	; (3c14 <sal_aes_setup+0x110>)
    3b1a:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    3b1c:	3202      	adds	r2, #2
    3b1e:	4b3e      	ldr	r3, [pc, #248]	; (3c18 <sal_aes_setup+0x114>)
    3b20:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    3b22:	320e      	adds	r2, #14
    3b24:	0001      	movs	r1, r0
    3b26:	483d      	ldr	r0, [pc, #244]	; (3c1c <sal_aes_setup+0x118>)
    3b28:	4b3d      	ldr	r3, [pc, #244]	; (3c20 <sal_aes_setup+0x11c>)
    3b2a:	4698      	mov	r8, r3
    3b2c:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b2e:	4f3d      	ldr	r7, [pc, #244]	; (3c24 <sal_aes_setup+0x120>)
    3b30:	2310      	movs	r3, #16
    3b32:	703b      	strb	r3, [r7, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    3b34:	1c78      	adds	r0, r7, #1
    3b36:	2210      	movs	r2, #16
    3b38:	0031      	movs	r1, r6
    3b3a:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3b3c:	2211      	movs	r2, #17
    3b3e:	0039      	movs	r1, r7
    3b40:	2083      	movs	r0, #131	; 0x83
    3b42:	4b39      	ldr	r3, [pc, #228]	; (3c28 <sal_aes_setup+0x124>)
    3b44:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    3b46:	2c00      	cmp	r4, #0
    3b48:	d002      	beq.n	3b50 <sal_aes_setup+0x4c>
    3b4a:	2c01      	cmp	r4, #1
    3b4c:	d012      	beq.n	3b74 <sal_aes_setup+0x70>
    3b4e:	e05a      	b.n	3c06 <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    3b50:	4b31      	ldr	r3, [pc, #196]	; (3c18 <sal_aes_setup+0x114>)
    3b52:	781b      	ldrb	r3, [r3, #0]
    3b54:	2b01      	cmp	r3, #1
    3b56:	d13d      	bne.n	3bd4 <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b58:	4e32      	ldr	r6, [pc, #200]	; (3c24 <sal_aes_setup+0x120>)
    3b5a:	330f      	adds	r3, #15
    3b5c:	7033      	strb	r3, [r6, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    3b5e:	1c70      	adds	r0, r6, #1
    3b60:	2210      	movs	r2, #16
    3b62:	492e      	ldr	r1, [pc, #184]	; (3c1c <sal_aes_setup+0x118>)
    3b64:	4b2e      	ldr	r3, [pc, #184]	; (3c20 <sal_aes_setup+0x11c>)
    3b66:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3b68:	2211      	movs	r2, #17
    3b6a:	0031      	movs	r1, r6
    3b6c:	2083      	movs	r0, #131	; 0x83
    3b6e:	4b2e      	ldr	r3, [pc, #184]	; (3c28 <sal_aes_setup+0x124>)
    3b70:	4798      	blx	r3
    3b72:	e02f      	b.n	3bd4 <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    3b74:	4b28      	ldr	r3, [pc, #160]	; (3c18 <sal_aes_setup+0x114>)
    3b76:	781b      	ldrb	r3, [r3, #0]
    3b78:	2b01      	cmp	r3, #1
    3b7a:	d02b      	beq.n	3bd4 <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b7c:	2210      	movs	r2, #16
    3b7e:	4b29      	ldr	r3, [pc, #164]	; (3c24 <sal_aes_setup+0x120>)
    3b80:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    3b82:	4b24      	ldr	r3, [pc, #144]	; (3c14 <sal_aes_setup+0x110>)
    3b84:	781b      	ldrb	r3, [r3, #0]
    3b86:	2b00      	cmp	r3, #0
    3b88:	d116      	bne.n	3bb8 <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    3b8a:	4e26      	ldr	r6, [pc, #152]	; (3c24 <sal_aes_setup+0x120>)
    3b8c:	7033      	strb	r3, [r6, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    3b8e:	3380      	adds	r3, #128	; 0x80
    3b90:	7473      	strb	r3, [r6, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    3b92:	3a0f      	subs	r2, #15
    3b94:	4b25      	ldr	r3, [pc, #148]	; (3c2c <sal_aes_setup+0x128>)
    3b96:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    3b98:	2100      	movs	r1, #0
    3b9a:	4668      	mov	r0, sp
    3b9c:	4b24      	ldr	r3, [pc, #144]	; (3c30 <sal_aes_setup+0x12c>)
    3b9e:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3ba0:	2310      	movs	r3, #16
    3ba2:	7033      	strb	r3, [r6, #0]
				trx_sram_write(
    3ba4:	2201      	movs	r2, #1
    3ba6:	0031      	movs	r1, r6
    3ba8:	2083      	movs	r0, #131	; 0x83
    3baa:	4b1f      	ldr	r3, [pc, #124]	; (3c28 <sal_aes_setup+0x124>)
    3bac:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    3bae:	2210      	movs	r2, #16
    3bb0:	4920      	ldr	r1, [pc, #128]	; (3c34 <sal_aes_setup+0x130>)
    3bb2:	2084      	movs	r0, #132	; 0x84
    3bb4:	4b20      	ldr	r3, [pc, #128]	; (3c38 <sal_aes_setup+0x134>)
    3bb6:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    3bb8:	4e1a      	ldr	r6, [pc, #104]	; (3c24 <sal_aes_setup+0x120>)
    3bba:	1c70      	adds	r0, r6, #1
    3bbc:	2210      	movs	r2, #16
    3bbe:	491d      	ldr	r1, [pc, #116]	; (3c34 <sal_aes_setup+0x130>)
    3bc0:	4b17      	ldr	r3, [pc, #92]	; (3c20 <sal_aes_setup+0x11c>)
    3bc2:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3bc4:	2211      	movs	r2, #17
    3bc6:	0031      	movs	r1, r6
    3bc8:	2083      	movs	r0, #131	; 0x83
    3bca:	4b17      	ldr	r3, [pc, #92]	; (3c28 <sal_aes_setup+0x124>)
    3bcc:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    3bce:	4b11      	ldr	r3, [pc, #68]	; (3c14 <sal_aes_setup+0x110>)
    3bd0:	2201      	movs	r2, #1
    3bd2:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    3bd4:	4b10      	ldr	r3, [pc, #64]	; (3c18 <sal_aes_setup+0x114>)
    3bd6:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    3bd8:	2d00      	cmp	r5, #0
    3bda:	d002      	beq.n	3be2 <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    3bdc:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    3bde:	2d02      	cmp	r5, #2
    3be0:	d113      	bne.n	3c0a <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    3be2:	012d      	lsls	r5, r5, #4
    3be4:	2370      	movs	r3, #112	; 0x70
    3be6:	401d      	ands	r5, r3
    3be8:	00e3      	lsls	r3, r4, #3
    3bea:	2408      	movs	r4, #8
    3bec:	401c      	ands	r4, r3
    3bee:	432c      	orrs	r4, r5
    3bf0:	4b0c      	ldr	r3, [pc, #48]	; (3c24 <sal_aes_setup+0x120>)
    3bf2:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    3bf4:	2280      	movs	r2, #128	; 0x80
    3bf6:	4252      	negs	r2, r2
    3bf8:	4314      	orrs	r4, r2
    3bfa:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    3bfc:	3281      	adds	r2, #129	; 0x81
    3bfe:	4b0b      	ldr	r3, [pc, #44]	; (3c2c <sal_aes_setup+0x128>)
    3c00:	701a      	strb	r2, [r3, #0]

	return (true);
    3c02:	2001      	movs	r0, #1
    3c04:	e001      	b.n	3c0a <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    3c06:	2000      	movs	r0, #0
    3c08:	e7ff      	b.n	3c0a <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    3c0a:	b004      	add	sp, #16
    3c0c:	bc04      	pop	{r2}
    3c0e:	4690      	mov	r8, r2
    3c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c12:	46c0      	nop			; (mov r8, r8)
    3c14:	200006c4 	.word	0x200006c4
    3c18:	20000009 	.word	0x20000009
    3c1c:	200006d8 	.word	0x200006d8
    3c20:	00004e95 	.word	0x00004e95
    3c24:	200006e8 	.word	0x200006e8
    3c28:	00004201 	.word	0x00004201
    3c2c:	200006fa 	.word	0x200006fa
    3c30:	00003a99 	.word	0x00003a99
    3c34:	200006c8 	.word	0x200006c8
    3c38:	00004369 	.word	0x00004369

00003c3c <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3c3c:	b510      	push	{r4, lr}
    3c3e:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    3c40:	2210      	movs	r2, #16
    3c42:	2084      	movs	r0, #132	; 0x84
    3c44:	4b01      	ldr	r3, [pc, #4]	; (3c4c <sal_aes_read+0x10>)
    3c46:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    3c48:	bd10      	pop	{r4, pc}
    3c4a:	46c0      	nop			; (mov r8, r8)
    3c4c:	00004369 	.word	0x00004369

00003c50 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    3c50:	b510      	push	{r4, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3c52:	2201      	movs	r2, #1
    3c54:	4b03      	ldr	r3, [pc, #12]	; (3c64 <AT86RFX_ISR+0x14>)
    3c56:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    3c58:	4b03      	ldr	r3, [pc, #12]	; (3c68 <AT86RFX_ISR+0x18>)
    3c5a:	681b      	ldr	r3, [r3, #0]
    3c5c:	2b00      	cmp	r3, #0
    3c5e:	d000      	beq.n	3c62 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    3c60:	4798      	blx	r3
	}
}
    3c62:	bd10      	pop	{r4, pc}
    3c64:	40001800 	.word	0x40001800
    3c68:	200006fc 	.word	0x200006fc

00003c6c <trx_spi_init>:

void trx_spi_init(void)
{
    3c6c:	b530      	push	{r4, r5, lr}
    3c6e:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    3c70:	4a34      	ldr	r2, [pc, #208]	; (3d44 <trx_spi_init+0xd8>)
    3c72:	2300      	movs	r3, #0
    3c74:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    3c76:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    3c78:	213f      	movs	r1, #63	; 0x3f
    3c7a:	7011      	strb	r1, [r2, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3c7c:	4c32      	ldr	r4, [pc, #200]	; (3d48 <trx_spi_init+0xdc>)
    3c7e:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3c80:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    3c82:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3c84:	2201      	movs	r2, #1
    3c86:	4669      	mov	r1, sp
    3c88:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3c8a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3c8c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3c8e:	203f      	movs	r0, #63	; 0x3f
    3c90:	4b2e      	ldr	r3, [pc, #184]	; (3d4c <trx_spi_init+0xe0>)
    3c92:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    3c94:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3c96:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3c98:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3c9a:	2a00      	cmp	r2, #0
    3c9c:	d104      	bne.n	3ca8 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3c9e:	0959      	lsrs	r1, r3, #5
    3ca0:	01c9      	lsls	r1, r1, #7
    3ca2:	4a2b      	ldr	r2, [pc, #172]	; (3d50 <trx_spi_init+0xe4>)
    3ca4:	4694      	mov	ip, r2
    3ca6:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3ca8:	221f      	movs	r2, #31
    3caa:	4013      	ands	r3, r2
    3cac:	3a1e      	subs	r2, #30
    3cae:	0010      	movs	r0, r2
    3cb0:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3cb2:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    3cb4:	4c27      	ldr	r4, [pc, #156]	; (3d54 <trx_spi_init+0xe8>)
    3cb6:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3cb8:	2300      	movs	r3, #0
    3cba:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3cbc:	60a3      	str	r3, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3cbe:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    3cc0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    3cc2:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    3cc4:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3cc6:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3cc8:	3223      	adds	r2, #35	; 0x23
    3cca:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3ccc:	0020      	movs	r0, r4
    3cce:	3018      	adds	r0, #24
    3cd0:	3a18      	subs	r2, #24
    3cd2:	2100      	movs	r1, #0
    3cd4:	4b20      	ldr	r3, [pc, #128]	; (3d58 <trx_spi_init+0xec>)
    3cd6:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    3cd8:	2380      	movs	r3, #128	; 0x80
    3cda:	025b      	lsls	r3, r3, #9
    3cdc:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    3cde:	4b1f      	ldr	r3, [pc, #124]	; (3d5c <trx_spi_init+0xf0>)
    3ce0:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    3ce2:	4b1f      	ldr	r3, [pc, #124]	; (3d60 <trx_spi_init+0xf4>)
    3ce4:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    3ce6:	2301      	movs	r3, #1
    3ce8:	425b      	negs	r3, r3
    3cea:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    3cec:	4b1d      	ldr	r3, [pc, #116]	; (3d64 <trx_spi_init+0xf8>)
    3cee:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    3cf0:	4b1d      	ldr	r3, [pc, #116]	; (3d68 <trx_spi_init+0xfc>)
    3cf2:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    3cf4:	4d1d      	ldr	r5, [pc, #116]	; (3d6c <trx_spi_init+0x100>)
    3cf6:	0022      	movs	r2, r4
    3cf8:	491d      	ldr	r1, [pc, #116]	; (3d70 <trx_spi_init+0x104>)
    3cfa:	0028      	movs	r0, r5
    3cfc:	4b1d      	ldr	r3, [pc, #116]	; (3d74 <trx_spi_init+0x108>)
    3cfe:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3d00:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    3d02:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    3d04:	2b00      	cmp	r3, #0
    3d06:	d1fc      	bne.n	3d02 <trx_spi_init+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3d08:	6813      	ldr	r3, [r2, #0]
    3d0a:	2502      	movs	r5, #2
    3d0c:	432b      	orrs	r3, r5
    3d0e:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    3d10:	ac01      	add	r4, sp, #4
    3d12:	0020      	movs	r0, r4
    3d14:	4b18      	ldr	r3, [pc, #96]	; (3d78 <trx_spi_init+0x10c>)
    3d16:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    3d18:	2320      	movs	r3, #32
    3d1a:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    3d1c:	2380      	movs	r3, #128	; 0x80
    3d1e:	039b      	lsls	r3, r3, #14
    3d20:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    3d22:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    3d24:	2301      	movs	r3, #1
    3d26:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    3d28:	2200      	movs	r2, #0
    3d2a:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    3d2c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    3d2e:	0021      	movs	r1, r4
    3d30:	2000      	movs	r0, #0
    3d32:	4b12      	ldr	r3, [pc, #72]	; (3d7c <trx_spi_init+0x110>)
    3d34:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    3d36:	2200      	movs	r2, #0
    3d38:	2100      	movs	r1, #0
    3d3a:	4811      	ldr	r0, [pc, #68]	; (3d80 <trx_spi_init+0x114>)
    3d3c:	4b11      	ldr	r3, [pc, #68]	; (3d84 <trx_spi_init+0x118>)
    3d3e:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    3d40:	b005      	add	sp, #20
    3d42:	bd30      	pop	{r4, r5, pc}
    3d44:	20000894 	.word	0x20000894
    3d48:	20000898 	.word	0x20000898
    3d4c:	000004a1 	.word	0x000004a1
    3d50:	41004400 	.word	0x41004400
    3d54:	2000089c 	.word	0x2000089c
    3d58:	00004ea7 	.word	0x00004ea7
    3d5c:	004c4b40 	.word	0x004c4b40
    3d60:	00530005 	.word	0x00530005
    3d64:	003e0005 	.word	0x003e0005
    3d68:	00520005 	.word	0x00520005
    3d6c:	200008d4 	.word	0x200008d4
    3d70:	42001800 	.word	0x42001800
    3d74:	00000991 	.word	0x00000991
    3d78:	00000419 	.word	0x00000419
    3d7c:	0000042d 	.word	0x0000042d
    3d80:	00003c51 	.word	0x00003c51
    3d84:	000002c1 	.word	0x000002c1

00003d88 <PhyReset>:

void PhyReset(void)
{
    3d88:	b570      	push	{r4, r5, r6, lr}
    3d8a:	4b09      	ldr	r3, [pc, #36]	; (3db0 <PhyReset+0x28>)
    3d8c:	001c      	movs	r4, r3
    3d8e:	3480      	adds	r4, #128	; 0x80
    3d90:	2580      	movs	r5, #128	; 0x80
    3d92:	022d      	lsls	r5, r5, #8
    3d94:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3d96:	2280      	movs	r2, #128	; 0x80
    3d98:	0352      	lsls	r2, r2, #13
    3d9a:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    3d9c:	20a5      	movs	r0, #165	; 0xa5
    3d9e:	0040      	lsls	r0, r0, #1
    3da0:	4e04      	ldr	r6, [pc, #16]	; (3db4 <PhyReset+0x2c>)
    3da2:	47b0      	blx	r6
    3da4:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    3da6:	200a      	movs	r0, #10
    3da8:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3daa:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    3dac:	bd70      	pop	{r4, r5, r6, pc}
    3dae:	46c0      	nop			; (mov r8, r8)
    3db0:	41004400 	.word	0x41004400
    3db4:	00000155 	.word	0x00000155

00003db8 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    3db8:	b570      	push	{r4, r5, r6, lr}
    3dba:	b082      	sub	sp, #8
    3dbc:	0005      	movs	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3dbe:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3dc2:	425a      	negs	r2, r3
    3dc4:	4153      	adcs	r3, r2
    3dc6:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3dc8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3dca:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3dce:	2200      	movs	r2, #0
    3dd0:	4b33      	ldr	r3, [pc, #204]	; (3ea0 <trx_reg_read+0xe8>)
    3dd2:	701a      	strb	r2, [r3, #0]
	return flags;
    3dd4:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3dd6:	4e33      	ldr	r6, [pc, #204]	; (3ea4 <trx_reg_read+0xec>)
    3dd8:	3201      	adds	r2, #1
    3dda:	4933      	ldr	r1, [pc, #204]	; (3ea8 <trx_reg_read+0xf0>)
    3ddc:	0030      	movs	r0, r6
    3dde:	4b33      	ldr	r3, [pc, #204]	; (3eac <trx_reg_read+0xf4>)
    3de0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3de2:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3de4:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3de6:	7e1a      	ldrb	r2, [r3, #24]
    3de8:	420a      	tst	r2, r1
    3dea:	d0fc      	beq.n	3de6 <trx_reg_read+0x2e>
    3dec:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3dee:	07d2      	lsls	r2, r2, #31
    3df0:	d502      	bpl.n	3df8 <trx_reg_read+0x40>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3df2:	2280      	movs	r2, #128	; 0x80
    3df4:	4315      	orrs	r5, r2
    3df6:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3df8:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3dfa:	7e1a      	ldrb	r2, [r3, #24]
    3dfc:	420a      	tst	r2, r1
    3dfe:	d0fc      	beq.n	3dfa <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3e00:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e02:	7e1a      	ldrb	r2, [r3, #24]
    3e04:	420a      	tst	r2, r1
    3e06:	d0fc      	beq.n	3e02 <trx_reg_read+0x4a>
    3e08:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3e0a:	0752      	lsls	r2, r2, #29
    3e0c:	d512      	bpl.n	3e34 <trx_reg_read+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e0e:	8b5a      	ldrh	r2, [r3, #26]
    3e10:	0752      	lsls	r2, r2, #29
    3e12:	d501      	bpl.n	3e18 <trx_reg_read+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e14:	2204      	movs	r2, #4
    3e16:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e18:	4a22      	ldr	r2, [pc, #136]	; (3ea4 <trx_reg_read+0xec>)
    3e1a:	7992      	ldrb	r2, [r2, #6]
    3e1c:	2a01      	cmp	r2, #1
    3e1e:	d105      	bne.n	3e2c <trx_reg_read+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e22:	05d2      	lsls	r2, r2, #23
    3e24:	0dd2      	lsrs	r2, r2, #23
    3e26:	4922      	ldr	r1, [pc, #136]	; (3eb0 <trx_reg_read+0xf8>)
    3e28:	800a      	strh	r2, [r1, #0]
    3e2a:	e003      	b.n	3e34 <trx_reg_read+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e2e:	b2d2      	uxtb	r2, r2
    3e30:	491f      	ldr	r1, [pc, #124]	; (3eb0 <trx_reg_read+0xf8>)
    3e32:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    3e34:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e36:	7e1a      	ldrb	r2, [r3, #24]
    3e38:	420a      	tst	r2, r1
    3e3a:	d0fc      	beq.n	3e36 <trx_reg_read+0x7e>
    3e3c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3e3e:	07d2      	lsls	r2, r2, #31
    3e40:	d501      	bpl.n	3e46 <trx_reg_read+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e42:	2200      	movs	r2, #0
    3e44:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3e46:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e48:	7e1a      	ldrb	r2, [r3, #24]
    3e4a:	420a      	tst	r2, r1
    3e4c:	d0fc      	beq.n	3e48 <trx_reg_read+0x90>
	}
	while (!spi_is_ready_to_read(&master)) {
    3e4e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e50:	7e1a      	ldrb	r2, [r3, #24]
    3e52:	420a      	tst	r2, r1
    3e54:	d0fc      	beq.n	3e50 <trx_reg_read+0x98>
    3e56:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21 || SAML21
	uint16_t register_value = 0;
    3e58:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3e5a:	0752      	lsls	r2, r2, #29
    3e5c:	d50e      	bpl.n	3e7c <trx_reg_read+0xc4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e5e:	8b5a      	ldrh	r2, [r3, #26]
    3e60:	0752      	lsls	r2, r2, #29
    3e62:	d501      	bpl.n	3e68 <trx_reg_read+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3e64:	2204      	movs	r2, #4
    3e66:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e68:	4a0e      	ldr	r2, [pc, #56]	; (3ea4 <trx_reg_read+0xec>)
    3e6a:	7992      	ldrb	r2, [r2, #6]
    3e6c:	2a01      	cmp	r2, #1
    3e6e:	d103      	bne.n	3e78 <trx_reg_read+0xc0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e70:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3e72:	05ed      	lsls	r5, r5, #23
    3e74:	0ded      	lsrs	r5, r5, #23
    3e76:	e001      	b.n	3e7c <trx_reg_read+0xc4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e78:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3e7a:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3e7c:	2200      	movs	r2, #0
    3e7e:	490a      	ldr	r1, [pc, #40]	; (3ea8 <trx_reg_read+0xf0>)
    3e80:	4808      	ldr	r0, [pc, #32]	; (3ea4 <trx_reg_read+0xec>)
    3e82:	4b0a      	ldr	r3, [pc, #40]	; (3eac <trx_reg_read+0xf4>)
    3e84:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3e86:	23ff      	movs	r3, #255	; 0xff
    3e88:	4223      	tst	r3, r4
    3e8a:	d005      	beq.n	3e98 <trx_reg_read+0xe0>
		cpu_irq_enable();
    3e8c:	2201      	movs	r2, #1
    3e8e:	4b04      	ldr	r3, [pc, #16]	; (3ea0 <trx_reg_read+0xe8>)
    3e90:	701a      	strb	r2, [r3, #0]
    3e92:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3e96:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    3e98:	b2e8      	uxtb	r0, r5
}
    3e9a:	b002      	add	sp, #8
    3e9c:	bd70      	pop	{r4, r5, r6, pc}
    3e9e:	46c0      	nop			; (mov r8, r8)
    3ea0:	20000008 	.word	0x20000008
    3ea4:	200008d4 	.word	0x200008d4
    3ea8:	20000898 	.word	0x20000898
    3eac:	00000c3d 	.word	0x00000c3d
    3eb0:	20000890 	.word	0x20000890

00003eb4 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    3eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3eb6:	b083      	sub	sp, #12
    3eb8:	0006      	movs	r6, r0
    3eba:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3ebc:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3ec0:	425a      	negs	r2, r3
    3ec2:	4153      	adcs	r3, r2
    3ec4:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3ec6:	b672      	cpsid	i
    3ec8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3ecc:	2200      	movs	r2, #0
    3ece:	4b34      	ldr	r3, [pc, #208]	; (3fa0 <trx_reg_write+0xec>)
    3ed0:	701a      	strb	r2, [r3, #0]
	return flags;
    3ed2:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3ed4:	4f33      	ldr	r7, [pc, #204]	; (3fa4 <trx_reg_write+0xf0>)
    3ed6:	3201      	adds	r2, #1
    3ed8:	4933      	ldr	r1, [pc, #204]	; (3fa8 <trx_reg_write+0xf4>)
    3eda:	0038      	movs	r0, r7
    3edc:	4b33      	ldr	r3, [pc, #204]	; (3fac <trx_reg_write+0xf8>)
    3ede:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3ee0:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3ee2:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ee4:	7e1a      	ldrb	r2, [r3, #24]
    3ee6:	420a      	tst	r2, r1
    3ee8:	d0fc      	beq.n	3ee4 <trx_reg_write+0x30>
    3eea:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3eec:	07d2      	lsls	r2, r2, #31
    3eee:	d502      	bpl.n	3ef6 <trx_reg_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3ef0:	22c0      	movs	r2, #192	; 0xc0
    3ef2:	4316      	orrs	r6, r2
    3ef4:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3ef6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3ef8:	7e1a      	ldrb	r2, [r3, #24]
    3efa:	420a      	tst	r2, r1
    3efc:	d0fc      	beq.n	3ef8 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3efe:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f00:	7e1a      	ldrb	r2, [r3, #24]
    3f02:	420a      	tst	r2, r1
    3f04:	d0fc      	beq.n	3f00 <trx_reg_write+0x4c>
    3f06:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f08:	0752      	lsls	r2, r2, #29
    3f0a:	d512      	bpl.n	3f32 <trx_reg_write+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f0c:	8b5a      	ldrh	r2, [r3, #26]
    3f0e:	0752      	lsls	r2, r2, #29
    3f10:	d501      	bpl.n	3f16 <trx_reg_write+0x62>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f12:	2204      	movs	r2, #4
    3f14:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f16:	4a23      	ldr	r2, [pc, #140]	; (3fa4 <trx_reg_write+0xf0>)
    3f18:	7992      	ldrb	r2, [r2, #6]
    3f1a:	2a01      	cmp	r2, #1
    3f1c:	d105      	bne.n	3f2a <trx_reg_write+0x76>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3f20:	05d2      	lsls	r2, r2, #23
    3f22:	0dd2      	lsrs	r2, r2, #23
    3f24:	4922      	ldr	r1, [pc, #136]	; (3fb0 <trx_reg_write+0xfc>)
    3f26:	800a      	strh	r2, [r1, #0]
    3f28:	e003      	b.n	3f32 <trx_reg_write+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3f2c:	b2d2      	uxtb	r2, r2
    3f2e:	4920      	ldr	r1, [pc, #128]	; (3fb0 <trx_reg_write+0xfc>)
    3f30:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    3f32:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f34:	7e1a      	ldrb	r2, [r3, #24]
    3f36:	420a      	tst	r2, r1
    3f38:	d0fc      	beq.n	3f34 <trx_reg_write+0x80>
    3f3a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f3c:	07d2      	lsls	r2, r2, #31
    3f3e:	d500      	bpl.n	3f42 <trx_reg_write+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f40:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    3f42:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f44:	7e1a      	ldrb	r2, [r3, #24]
    3f46:	420a      	tst	r2, r1
    3f48:	d0fc      	beq.n	3f44 <trx_reg_write+0x90>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3f4a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f4c:	7e1a      	ldrb	r2, [r3, #24]
    3f4e:	420a      	tst	r2, r1
    3f50:	d0fc      	beq.n	3f4c <trx_reg_write+0x98>
    3f52:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f54:	0752      	lsls	r2, r2, #29
    3f56:	d512      	bpl.n	3f7e <trx_reg_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f58:	8b5a      	ldrh	r2, [r3, #26]
    3f5a:	0752      	lsls	r2, r2, #29
    3f5c:	d501      	bpl.n	3f62 <trx_reg_write+0xae>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f5e:	2204      	movs	r2, #4
    3f60:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f62:	4a10      	ldr	r2, [pc, #64]	; (3fa4 <trx_reg_write+0xf0>)
    3f64:	7992      	ldrb	r2, [r2, #6]
    3f66:	2a01      	cmp	r2, #1
    3f68:	d105      	bne.n	3f76 <trx_reg_write+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f6c:	05db      	lsls	r3, r3, #23
    3f6e:	0ddb      	lsrs	r3, r3, #23
    3f70:	4a0f      	ldr	r2, [pc, #60]	; (3fb0 <trx_reg_write+0xfc>)
    3f72:	8013      	strh	r3, [r2, #0]
    3f74:	e003      	b.n	3f7e <trx_reg_write+0xca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f78:	b2db      	uxtb	r3, r3
    3f7a:	4a0d      	ldr	r2, [pc, #52]	; (3fb0 <trx_reg_write+0xfc>)
    3f7c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3f7e:	2200      	movs	r2, #0
    3f80:	4909      	ldr	r1, [pc, #36]	; (3fa8 <trx_reg_write+0xf4>)
    3f82:	4808      	ldr	r0, [pc, #32]	; (3fa4 <trx_reg_write+0xf0>)
    3f84:	4b09      	ldr	r3, [pc, #36]	; (3fac <trx_reg_write+0xf8>)
    3f86:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3f88:	23ff      	movs	r3, #255	; 0xff
    3f8a:	422b      	tst	r3, r5
    3f8c:	d005      	beq.n	3f9a <trx_reg_write+0xe6>
		cpu_irq_enable();
    3f8e:	2201      	movs	r2, #1
    3f90:	4b03      	ldr	r3, [pc, #12]	; (3fa0 <trx_reg_write+0xec>)
    3f92:	701a      	strb	r2, [r3, #0]
    3f94:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3f98:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3f9a:	b003      	add	sp, #12
    3f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f9e:	46c0      	nop			; (mov r8, r8)
    3fa0:	20000008 	.word	0x20000008
    3fa4:	200008d4 	.word	0x200008d4
    3fa8:	20000898 	.word	0x20000898
    3fac:	00000c3d 	.word	0x00000c3d
    3fb0:	20000890 	.word	0x20000890

00003fb4 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    3fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3fb6:	4657      	mov	r7, sl
    3fb8:	464e      	mov	r6, r9
    3fba:	4645      	mov	r5, r8
    3fbc:	b4e0      	push	{r5, r6, r7}
    3fbe:	b082      	sub	sp, #8
    3fc0:	0005      	movs	r5, r0
    3fc2:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3fc4:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3fc8:	425a      	negs	r2, r3
    3fca:	4153      	adcs	r3, r2
    3fcc:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3fce:	b672      	cpsid	i
    3fd0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3fd4:	2200      	movs	r2, #0
    3fd6:	4b3e      	ldr	r3, [pc, #248]	; (40d0 <trx_frame_read+0x11c>)
    3fd8:	701a      	strb	r2, [r3, #0]
	return flags;
    3fda:	9b01      	ldr	r3, [sp, #4]
    3fdc:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3fde:	4f3d      	ldr	r7, [pc, #244]	; (40d4 <trx_frame_read+0x120>)
    3fe0:	3201      	adds	r2, #1
    3fe2:	493d      	ldr	r1, [pc, #244]	; (40d8 <trx_frame_read+0x124>)
    3fe4:	0038      	movs	r0, r7
    3fe6:	4b3d      	ldr	r3, [pc, #244]	; (40dc <trx_frame_read+0x128>)
    3fe8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3fea:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    3fec:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3fee:	7e1a      	ldrb	r2, [r3, #24]
    3ff0:	420a      	tst	r2, r1
    3ff2:	d0fc      	beq.n	3fee <trx_frame_read+0x3a>
    3ff4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3ff6:	07d2      	lsls	r2, r2, #31
    3ff8:	d501      	bpl.n	3ffe <trx_frame_read+0x4a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3ffa:	2220      	movs	r2, #32
    3ffc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    3ffe:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4000:	7e1a      	ldrb	r2, [r3, #24]
    4002:	420a      	tst	r2, r1
    4004:	d0fc      	beq.n	4000 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4006:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4008:	7e1a      	ldrb	r2, [r3, #24]
    400a:	420a      	tst	r2, r1
    400c:	d0fc      	beq.n	4008 <trx_frame_read+0x54>
    400e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4010:	0752      	lsls	r2, r2, #29
    4012:	d512      	bpl.n	403a <trx_frame_read+0x86>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4014:	8b5a      	ldrh	r2, [r3, #26]
    4016:	0752      	lsls	r2, r2, #29
    4018:	d501      	bpl.n	401e <trx_frame_read+0x6a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    401a:	2204      	movs	r2, #4
    401c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    401e:	4a2d      	ldr	r2, [pc, #180]	; (40d4 <trx_frame_read+0x120>)
    4020:	7992      	ldrb	r2, [r2, #6]
    4022:	2a01      	cmp	r2, #1
    4024:	d105      	bne.n	4032 <trx_frame_read+0x7e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4028:	05db      	lsls	r3, r3, #23
    402a:	0ddb      	lsrs	r3, r3, #23
    402c:	4a2c      	ldr	r2, [pc, #176]	; (40e0 <trx_frame_read+0x12c>)
    402e:	8013      	strh	r3, [r2, #0]
    4030:	e003      	b.n	403a <trx_frame_read+0x86>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4034:	b2db      	uxtb	r3, r3
    4036:	4a2a      	ldr	r2, [pc, #168]	; (40e0 <trx_frame_read+0x12c>)
    4038:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    403a:	1e63      	subs	r3, r4, #1
    403c:	b2db      	uxtb	r3, r3
    403e:	2c00      	cmp	r4, #0
    4040:	d030      	beq.n	40a4 <trx_frame_read+0xf0>
    4042:	3301      	adds	r3, #1
    4044:	469c      	mov	ip, r3
    4046:	44ac      	add	ip, r5
    4048:	2720      	movs	r7, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    404a:	4e22      	ldr	r6, [pc, #136]	; (40d4 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    404c:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    404e:	2300      	movs	r3, #0
    4050:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4052:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4054:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4056:	46b1      	mov	r9, r6
    4058:	e022      	b.n	40a0 <trx_frame_read+0xec>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    405a:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    405c:	4202      	tst	r2, r0
    405e:	d0fc      	beq.n	405a <trx_frame_read+0xa6>
    4060:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4062:	4202      	tst	r2, r0
    4064:	d001      	beq.n	406a <trx_frame_read+0xb6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4066:	4652      	mov	r2, sl
    4068:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    406a:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    406c:	4222      	tst	r2, r4
    406e:	d0fc      	beq.n	406a <trx_frame_read+0xb6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4070:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4072:	420a      	tst	r2, r1
    4074:	d0fc      	beq.n	4070 <trx_frame_read+0xbc>
    4076:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4078:	420a      	tst	r2, r1
    407a:	d00d      	beq.n	4098 <trx_frame_read+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    407c:	8b5a      	ldrh	r2, [r3, #26]
    407e:	420a      	tst	r2, r1
    4080:	d000      	beq.n	4084 <trx_frame_read+0xd0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4082:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4084:	464a      	mov	r2, r9
    4086:	7992      	ldrb	r2, [r2, #6]
    4088:	2a01      	cmp	r2, #1
    408a:	d103      	bne.n	4094 <trx_frame_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    408c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    408e:	05ff      	lsls	r7, r7, #23
    4090:	0dff      	lsrs	r7, r7, #23
    4092:	e001      	b.n	4098 <trx_frame_read+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4094:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4096:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4098:	702f      	strb	r7, [r5, #0]
		data++;
    409a:	3501      	adds	r5, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    409c:	45ac      	cmp	ip, r5
    409e:	d001      	beq.n	40a4 <trx_frame_read+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    40a0:	6833      	ldr	r3, [r6, #0]
    40a2:	e7da      	b.n	405a <trx_frame_read+0xa6>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    40a4:	2200      	movs	r2, #0
    40a6:	490c      	ldr	r1, [pc, #48]	; (40d8 <trx_frame_read+0x124>)
    40a8:	480a      	ldr	r0, [pc, #40]	; (40d4 <trx_frame_read+0x120>)
    40aa:	4b0c      	ldr	r3, [pc, #48]	; (40dc <trx_frame_read+0x128>)
    40ac:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    40ae:	23ff      	movs	r3, #255	; 0xff
    40b0:	4642      	mov	r2, r8
    40b2:	4213      	tst	r3, r2
    40b4:	d005      	beq.n	40c2 <trx_frame_read+0x10e>
		cpu_irq_enable();
    40b6:	2201      	movs	r2, #1
    40b8:	4b05      	ldr	r3, [pc, #20]	; (40d0 <trx_frame_read+0x11c>)
    40ba:	701a      	strb	r2, [r3, #0]
    40bc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    40c0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    40c2:	b002      	add	sp, #8
    40c4:	bc1c      	pop	{r2, r3, r4}
    40c6:	4690      	mov	r8, r2
    40c8:	4699      	mov	r9, r3
    40ca:	46a2      	mov	sl, r4
    40cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40ce:	46c0      	nop			; (mov r8, r8)
    40d0:	20000008 	.word	0x20000008
    40d4:	200008d4 	.word	0x200008d4
    40d8:	20000898 	.word	0x20000898
    40dc:	00000c3d 	.word	0x00000c3d
    40e0:	20000890 	.word	0x20000890

000040e4 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    40e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    40e6:	4647      	mov	r7, r8
    40e8:	b480      	push	{r7}
    40ea:	b082      	sub	sp, #8
    40ec:	0004      	movs	r4, r0
    40ee:	000d      	movs	r5, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    40f0:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    40f4:	425a      	negs	r2, r3
    40f6:	4153      	adcs	r3, r2
    40f8:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    40fa:	b672      	cpsid	i
    40fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4100:	2200      	movs	r2, #0
    4102:	4b3a      	ldr	r3, [pc, #232]	; (41ec <trx_frame_write+0x108>)
    4104:	701a      	strb	r2, [r3, #0]
	return flags;
    4106:	9b01      	ldr	r3, [sp, #4]
    4108:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    410a:	4f39      	ldr	r7, [pc, #228]	; (41f0 <trx_frame_write+0x10c>)
    410c:	3201      	adds	r2, #1
    410e:	4939      	ldr	r1, [pc, #228]	; (41f4 <trx_frame_write+0x110>)
    4110:	0038      	movs	r0, r7
    4112:	4b39      	ldr	r3, [pc, #228]	; (41f8 <trx_frame_write+0x114>)
    4114:	4798      	blx	r3
    4116:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4118:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    411a:	7e1a      	ldrb	r2, [r3, #24]
    411c:	420a      	tst	r2, r1
    411e:	d0fc      	beq.n	411a <trx_frame_write+0x36>
    4120:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4122:	07d2      	lsls	r2, r2, #31
    4124:	d501      	bpl.n	412a <trx_frame_write+0x46>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4126:	2260      	movs	r2, #96	; 0x60
    4128:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    412a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    412c:	7e1a      	ldrb	r2, [r3, #24]
    412e:	420a      	tst	r2, r1
    4130:	d0fc      	beq.n	412c <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4132:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4134:	7e1a      	ldrb	r2, [r3, #24]
    4136:	420a      	tst	r2, r1
    4138:	d0fc      	beq.n	4134 <trx_frame_write+0x50>
    413a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    413c:	0752      	lsls	r2, r2, #29
    413e:	d512      	bpl.n	4166 <trx_frame_write+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4140:	8b5a      	ldrh	r2, [r3, #26]
    4142:	0752      	lsls	r2, r2, #29
    4144:	d501      	bpl.n	414a <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4146:	2204      	movs	r2, #4
    4148:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    414a:	4a29      	ldr	r2, [pc, #164]	; (41f0 <trx_frame_write+0x10c>)
    414c:	7992      	ldrb	r2, [r2, #6]
    414e:	2a01      	cmp	r2, #1
    4150:	d105      	bne.n	415e <trx_frame_write+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4152:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4154:	05d2      	lsls	r2, r2, #23
    4156:	0dd2      	lsrs	r2, r2, #23
    4158:	4928      	ldr	r1, [pc, #160]	; (41fc <trx_frame_write+0x118>)
    415a:	800a      	strh	r2, [r1, #0]
    415c:	e003      	b.n	4166 <trx_frame_write+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    415e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4160:	b2d2      	uxtb	r2, r2
    4162:	4926      	ldr	r1, [pc, #152]	; (41fc <trx_frame_write+0x118>)
    4164:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4166:	4a22      	ldr	r2, [pc, #136]	; (41f0 <trx_frame_write+0x10c>)
    4168:	7992      	ldrb	r2, [r2, #6]
    416a:	4694      	mov	ip, r2
    416c:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    416e:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4170:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4172:	2404      	movs	r4, #4
    4174:	e022      	b.n	41bc <trx_frame_write+0xd8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4176:	7e1a      	ldrb	r2, [r3, #24]
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4178:	423a      	tst	r2, r7
    417a:	d0fc      	beq.n	4176 <trx_frame_write+0x92>
    417c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    417e:	423a      	tst	r2, r7
    4180:	d001      	beq.n	4186 <trx_frame_write+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4182:	780a      	ldrb	r2, [r1, #0]
    4184:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4186:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4188:	4202      	tst	r2, r0
    418a:	d0fc      	beq.n	4186 <trx_frame_write+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    418c:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    418e:	4222      	tst	r2, r4
    4190:	d0fc      	beq.n	418c <trx_frame_write+0xa8>
    4192:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4194:	4222      	tst	r2, r4
    4196:	d010      	beq.n	41ba <trx_frame_write+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4198:	8b5a      	ldrh	r2, [r3, #26]
    419a:	4222      	tst	r2, r4
    419c:	d000      	beq.n	41a0 <trx_frame_write+0xbc>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    419e:	835c      	strh	r4, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41a0:	4662      	mov	r2, ip
    41a2:	2a01      	cmp	r2, #1
    41a4:	d105      	bne.n	41b2 <trx_frame_write+0xce>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    41a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41a8:	05d2      	lsls	r2, r2, #23
    41aa:	0dd2      	lsrs	r2, r2, #23
    41ac:	4e13      	ldr	r6, [pc, #76]	; (41fc <trx_frame_write+0x118>)
    41ae:	8032      	strh	r2, [r6, #0]
    41b0:	e003      	b.n	41ba <trx_frame_write+0xd6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    41b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    41b4:	b2d2      	uxtb	r2, r2
    41b6:	4e11      	ldr	r6, [pc, #68]	; (41fc <trx_frame_write+0x118>)
    41b8:	8032      	strh	r2, [r6, #0]
    41ba:	3101      	adds	r1, #1
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    41bc:	3d01      	subs	r5, #1
    41be:	b2ed      	uxtb	r5, r5
    41c0:	2dff      	cmp	r5, #255	; 0xff
    41c2:	d1d8      	bne.n	4176 <trx_frame_write+0x92>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    41c4:	2200      	movs	r2, #0
    41c6:	490b      	ldr	r1, [pc, #44]	; (41f4 <trx_frame_write+0x110>)
    41c8:	4809      	ldr	r0, [pc, #36]	; (41f0 <trx_frame_write+0x10c>)
    41ca:	4b0b      	ldr	r3, [pc, #44]	; (41f8 <trx_frame_write+0x114>)
    41cc:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    41ce:	23ff      	movs	r3, #255	; 0xff
    41d0:	4642      	mov	r2, r8
    41d2:	4213      	tst	r3, r2
    41d4:	d005      	beq.n	41e2 <trx_frame_write+0xfe>
		cpu_irq_enable();
    41d6:	2201      	movs	r2, #1
    41d8:	4b04      	ldr	r3, [pc, #16]	; (41ec <trx_frame_write+0x108>)
    41da:	701a      	strb	r2, [r3, #0]
    41dc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    41e0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    41e2:	b002      	add	sp, #8
    41e4:	bc04      	pop	{r2}
    41e6:	4690      	mov	r8, r2
    41e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41ea:	46c0      	nop			; (mov r8, r8)
    41ec:	20000008 	.word	0x20000008
    41f0:	200008d4 	.word	0x200008d4
    41f4:	20000898 	.word	0x20000898
    41f8:	00000c3d 	.word	0x00000c3d
    41fc:	20000890 	.word	0x20000890

00004200 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4200:	b5f0      	push	{r4, r5, r6, r7, lr}
    4202:	4647      	mov	r7, r8
    4204:	b480      	push	{r7}
    4206:	b082      	sub	sp, #8
    4208:	0006      	movs	r6, r0
    420a:	000d      	movs	r5, r1
    420c:	0014      	movs	r4, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    420e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4212:	425a      	negs	r2, r3
    4214:	4153      	adcs	r3, r2
    4216:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4218:	b672      	cpsid	i
    421a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    421e:	2200      	movs	r2, #0
    4220:	4b4c      	ldr	r3, [pc, #304]	; (4354 <trx_sram_write+0x154>)
    4222:	701a      	strb	r2, [r3, #0]
	return flags;
    4224:	9b01      	ldr	r3, [sp, #4]
    4226:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4228:	4f4b      	ldr	r7, [pc, #300]	; (4358 <trx_sram_write+0x158>)
    422a:	3201      	adds	r2, #1
    422c:	494b      	ldr	r1, [pc, #300]	; (435c <trx_sram_write+0x15c>)
    422e:	0038      	movs	r0, r7
    4230:	4b4b      	ldr	r3, [pc, #300]	; (4360 <trx_sram_write+0x160>)
    4232:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4234:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4236:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4238:	7e1a      	ldrb	r2, [r3, #24]
    423a:	420a      	tst	r2, r1
    423c:	d0fc      	beq.n	4238 <trx_sram_write+0x38>
    423e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4240:	07d2      	lsls	r2, r2, #31
    4242:	d501      	bpl.n	4248 <trx_sram_write+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4244:	2240      	movs	r2, #64	; 0x40
    4246:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4248:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    424a:	7e1a      	ldrb	r2, [r3, #24]
    424c:	420a      	tst	r2, r1
    424e:	d0fc      	beq.n	424a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4250:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4252:	7e1a      	ldrb	r2, [r3, #24]
    4254:	420a      	tst	r2, r1
    4256:	d0fc      	beq.n	4252 <trx_sram_write+0x52>
    4258:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    425a:	0752      	lsls	r2, r2, #29
    425c:	d512      	bpl.n	4284 <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    425e:	8b5a      	ldrh	r2, [r3, #26]
    4260:	0752      	lsls	r2, r2, #29
    4262:	d501      	bpl.n	4268 <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4264:	2204      	movs	r2, #4
    4266:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4268:	4a3b      	ldr	r2, [pc, #236]	; (4358 <trx_sram_write+0x158>)
    426a:	7992      	ldrb	r2, [r2, #6]
    426c:	2a01      	cmp	r2, #1
    426e:	d105      	bne.n	427c <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4270:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4272:	05d2      	lsls	r2, r2, #23
    4274:	0dd2      	lsrs	r2, r2, #23
    4276:	493b      	ldr	r1, [pc, #236]	; (4364 <trx_sram_write+0x164>)
    4278:	800a      	strh	r2, [r1, #0]
    427a:	e003      	b.n	4284 <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    427c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    427e:	b2d2      	uxtb	r2, r2
    4280:	4938      	ldr	r1, [pc, #224]	; (4364 <trx_sram_write+0x164>)
    4282:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4284:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4286:	7e1a      	ldrb	r2, [r3, #24]
    4288:	420a      	tst	r2, r1
    428a:	d0fc      	beq.n	4286 <trx_sram_write+0x86>
    428c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    428e:	07d2      	lsls	r2, r2, #31
    4290:	d500      	bpl.n	4294 <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4292:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4294:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4296:	7e1a      	ldrb	r2, [r3, #24]
    4298:	420a      	tst	r2, r1
    429a:	d0fc      	beq.n	4296 <trx_sram_write+0x96>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    429c:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    429e:	7e1a      	ldrb	r2, [r3, #24]
    42a0:	420a      	tst	r2, r1
    42a2:	d0fc      	beq.n	429e <trx_sram_write+0x9e>
    42a4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    42a6:	0752      	lsls	r2, r2, #29
    42a8:	d512      	bpl.n	42d0 <trx_sram_write+0xd0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    42aa:	8b5a      	ldrh	r2, [r3, #26]
    42ac:	0752      	lsls	r2, r2, #29
    42ae:	d501      	bpl.n	42b4 <trx_sram_write+0xb4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    42b0:	2204      	movs	r2, #4
    42b2:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    42b4:	4a28      	ldr	r2, [pc, #160]	; (4358 <trx_sram_write+0x158>)
    42b6:	7992      	ldrb	r2, [r2, #6]
    42b8:	2a01      	cmp	r2, #1
    42ba:	d105      	bne.n	42c8 <trx_sram_write+0xc8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    42bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    42be:	05d2      	lsls	r2, r2, #23
    42c0:	0dd2      	lsrs	r2, r2, #23
    42c2:	4928      	ldr	r1, [pc, #160]	; (4364 <trx_sram_write+0x164>)
    42c4:	800a      	strh	r2, [r1, #0]
    42c6:	e003      	b.n	42d0 <trx_sram_write+0xd0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    42c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    42ca:	b2d2      	uxtb	r2, r2
    42cc:	4925      	ldr	r1, [pc, #148]	; (4364 <trx_sram_write+0x164>)
    42ce:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    42d0:	4a21      	ldr	r2, [pc, #132]	; (4358 <trx_sram_write+0x158>)
    42d2:	7992      	ldrb	r2, [r2, #6]
    42d4:	4694      	mov	ip, r2
    42d6:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    42d8:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    42da:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    42dc:	2104      	movs	r1, #4
    42de:	e022      	b.n	4326 <trx_sram_write+0x126>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    42e0:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    42e2:	4232      	tst	r2, r6
    42e4:	d0fc      	beq.n	42e0 <trx_sram_write+0xe0>
    42e6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    42e8:	4232      	tst	r2, r6
    42ea:	d001      	beq.n	42f0 <trx_sram_write+0xf0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    42ec:	7802      	ldrb	r2, [r0, #0]
    42ee:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    42f0:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    42f2:	422a      	tst	r2, r5
    42f4:	d0fc      	beq.n	42f0 <trx_sram_write+0xf0>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    42f6:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    42f8:	420a      	tst	r2, r1
    42fa:	d0fc      	beq.n	42f6 <trx_sram_write+0xf6>
    42fc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    42fe:	420a      	tst	r2, r1
    4300:	d010      	beq.n	4324 <trx_sram_write+0x124>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4302:	8b5a      	ldrh	r2, [r3, #26]
    4304:	420a      	tst	r2, r1
    4306:	d000      	beq.n	430a <trx_sram_write+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4308:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    430a:	4662      	mov	r2, ip
    430c:	2a01      	cmp	r2, #1
    430e:	d105      	bne.n	431c <trx_sram_write+0x11c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4310:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4312:	05d2      	lsls	r2, r2, #23
    4314:	0dd2      	lsrs	r2, r2, #23
    4316:	4f13      	ldr	r7, [pc, #76]	; (4364 <trx_sram_write+0x164>)
    4318:	803a      	strh	r2, [r7, #0]
    431a:	e003      	b.n	4324 <trx_sram_write+0x124>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    431c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    431e:	b2d2      	uxtb	r2, r2
    4320:	4f10      	ldr	r7, [pc, #64]	; (4364 <trx_sram_write+0x164>)
    4322:	803a      	strh	r2, [r7, #0]
    4324:	3001      	adds	r0, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4326:	3c01      	subs	r4, #1
    4328:	b2e4      	uxtb	r4, r4
    432a:	2cff      	cmp	r4, #255	; 0xff
    432c:	d1d8      	bne.n	42e0 <trx_sram_write+0xe0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    432e:	2200      	movs	r2, #0
    4330:	490a      	ldr	r1, [pc, #40]	; (435c <trx_sram_write+0x15c>)
    4332:	4809      	ldr	r0, [pc, #36]	; (4358 <trx_sram_write+0x158>)
    4334:	4b0a      	ldr	r3, [pc, #40]	; (4360 <trx_sram_write+0x160>)
    4336:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4338:	23ff      	movs	r3, #255	; 0xff
    433a:	4642      	mov	r2, r8
    433c:	4213      	tst	r3, r2
    433e:	d005      	beq.n	434c <trx_sram_write+0x14c>
		cpu_irq_enable();
    4340:	2201      	movs	r2, #1
    4342:	4b04      	ldr	r3, [pc, #16]	; (4354 <trx_sram_write+0x154>)
    4344:	701a      	strb	r2, [r3, #0]
    4346:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    434a:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    434c:	b002      	add	sp, #8
    434e:	bc04      	pop	{r2}
    4350:	4690      	mov	r8, r2
    4352:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4354:	20000008 	.word	0x20000008
    4358:	200008d4 	.word	0x200008d4
    435c:	20000898 	.word	0x20000898
    4360:	00000c3d 	.word	0x00000c3d
    4364:	20000890 	.word	0x20000890

00004368 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4368:	b5f0      	push	{r4, r5, r6, r7, lr}
    436a:	4657      	mov	r7, sl
    436c:	464e      	mov	r6, r9
    436e:	4645      	mov	r5, r8
    4370:	b4e0      	push	{r5, r6, r7}
    4372:	b082      	sub	sp, #8
    4374:	0004      	movs	r4, r0
    4376:	000d      	movs	r5, r1
    4378:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    437a:	2001      	movs	r0, #1
    437c:	4b56      	ldr	r3, [pc, #344]	; (44d8 <trx_sram_read+0x170>)
    437e:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4380:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4384:	425a      	negs	r2, r3
    4386:	4153      	adcs	r3, r2
    4388:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    438a:	b672      	cpsid	i
    438c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4390:	2200      	movs	r2, #0
    4392:	4b52      	ldr	r3, [pc, #328]	; (44dc <trx_sram_read+0x174>)
    4394:	701a      	strb	r2, [r3, #0]
	return flags;
    4396:	9b01      	ldr	r3, [sp, #4]
    4398:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    439a:	4e51      	ldr	r6, [pc, #324]	; (44e0 <trx_sram_read+0x178>)
    439c:	3201      	adds	r2, #1
    439e:	4951      	ldr	r1, [pc, #324]	; (44e4 <trx_sram_read+0x17c>)
    43a0:	0030      	movs	r0, r6
    43a2:	4b51      	ldr	r3, [pc, #324]	; (44e8 <trx_sram_read+0x180>)
    43a4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    43a6:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    43a8:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    43aa:	7e1a      	ldrb	r2, [r3, #24]
    43ac:	420a      	tst	r2, r1
    43ae:	d0fc      	beq.n	43aa <trx_sram_read+0x42>
    43b0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    43b2:	07d2      	lsls	r2, r2, #31
    43b4:	d501      	bpl.n	43ba <trx_sram_read+0x52>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    43b6:	2200      	movs	r2, #0
    43b8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    43ba:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    43bc:	7e1a      	ldrb	r2, [r3, #24]
    43be:	420a      	tst	r2, r1
    43c0:	d0fc      	beq.n	43bc <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    43c2:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    43c4:	7e1a      	ldrb	r2, [r3, #24]
    43c6:	420a      	tst	r2, r1
    43c8:	d0fc      	beq.n	43c4 <trx_sram_read+0x5c>
    43ca:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    43cc:	0752      	lsls	r2, r2, #29
    43ce:	d512      	bpl.n	43f6 <trx_sram_read+0x8e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    43d0:	8b5a      	ldrh	r2, [r3, #26]
    43d2:	0752      	lsls	r2, r2, #29
    43d4:	d501      	bpl.n	43da <trx_sram_read+0x72>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    43d6:	2204      	movs	r2, #4
    43d8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    43da:	4a41      	ldr	r2, [pc, #260]	; (44e0 <trx_sram_read+0x178>)
    43dc:	7992      	ldrb	r2, [r2, #6]
    43de:	2a01      	cmp	r2, #1
    43e0:	d105      	bne.n	43ee <trx_sram_read+0x86>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    43e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    43e4:	05d2      	lsls	r2, r2, #23
    43e6:	0dd2      	lsrs	r2, r2, #23
    43e8:	4940      	ldr	r1, [pc, #256]	; (44ec <trx_sram_read+0x184>)
    43ea:	800a      	strh	r2, [r1, #0]
    43ec:	e003      	b.n	43f6 <trx_sram_read+0x8e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    43ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    43f0:	b2d2      	uxtb	r2, r2
    43f2:	493e      	ldr	r1, [pc, #248]	; (44ec <trx_sram_read+0x184>)
    43f4:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    43f6:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    43f8:	7e1a      	ldrb	r2, [r3, #24]
    43fa:	420a      	tst	r2, r1
    43fc:	d0fc      	beq.n	43f8 <trx_sram_read+0x90>
    43fe:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4400:	07d2      	lsls	r2, r2, #31
    4402:	d500      	bpl.n	4406 <trx_sram_read+0x9e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4404:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4406:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4408:	7e1a      	ldrb	r2, [r3, #24]
    440a:	420a      	tst	r2, r1
    440c:	d0fc      	beq.n	4408 <trx_sram_read+0xa0>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    440e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4410:	7e1a      	ldrb	r2, [r3, #24]
    4412:	420a      	tst	r2, r1
    4414:	d0fc      	beq.n	4410 <trx_sram_read+0xa8>
    4416:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4418:	0752      	lsls	r2, r2, #29
    441a:	d512      	bpl.n	4442 <trx_sram_read+0xda>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    441c:	8b5a      	ldrh	r2, [r3, #26]
    441e:	0752      	lsls	r2, r2, #29
    4420:	d501      	bpl.n	4426 <trx_sram_read+0xbe>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4422:	2204      	movs	r2, #4
    4424:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4426:	4a2e      	ldr	r2, [pc, #184]	; (44e0 <trx_sram_read+0x178>)
    4428:	7992      	ldrb	r2, [r2, #6]
    442a:	2a01      	cmp	r2, #1
    442c:	d105      	bne.n	443a <trx_sram_read+0xd2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    442e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4430:	05db      	lsls	r3, r3, #23
    4432:	0ddb      	lsrs	r3, r3, #23
    4434:	4a2d      	ldr	r2, [pc, #180]	; (44ec <trx_sram_read+0x184>)
    4436:	8013      	strh	r3, [r2, #0]
    4438:	e003      	b.n	4442 <trx_sram_read+0xda>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    443a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    443c:	b2db      	uxtb	r3, r3
    443e:	4a2b      	ldr	r2, [pc, #172]	; (44ec <trx_sram_read+0x184>)
    4440:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4442:	1e7b      	subs	r3, r7, #1
    4444:	b2db      	uxtb	r3, r3
    4446:	2f00      	cmp	r7, #0
    4448:	d030      	beq.n	44ac <trx_sram_read+0x144>
    444a:	3301      	adds	r3, #1
    444c:	469c      	mov	ip, r3
    444e:	44ac      	add	ip, r5
    4450:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4452:	4e23      	ldr	r6, [pc, #140]	; (44e0 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4454:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4456:	2300      	movs	r3, #0
    4458:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    445a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    445c:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    445e:	46b1      	mov	r9, r6
    4460:	e022      	b.n	44a8 <trx_sram_read+0x140>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4462:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4464:	4202      	tst	r2, r0
    4466:	d0fc      	beq.n	4462 <trx_sram_read+0xfa>
    4468:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    446a:	4202      	tst	r2, r0
    446c:	d001      	beq.n	4472 <trx_sram_read+0x10a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    446e:	4652      	mov	r2, sl
    4470:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4472:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4474:	4222      	tst	r2, r4
    4476:	d0fc      	beq.n	4472 <trx_sram_read+0x10a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4478:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    447a:	420a      	tst	r2, r1
    447c:	d0fc      	beq.n	4478 <trx_sram_read+0x110>
    447e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4480:	420a      	tst	r2, r1
    4482:	d00d      	beq.n	44a0 <trx_sram_read+0x138>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4484:	8b5a      	ldrh	r2, [r3, #26]
    4486:	420a      	tst	r2, r1
    4488:	d000      	beq.n	448c <trx_sram_read+0x124>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    448a:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    448c:	464a      	mov	r2, r9
    448e:	7992      	ldrb	r2, [r2, #6]
    4490:	2a01      	cmp	r2, #1
    4492:	d103      	bne.n	449c <trx_sram_read+0x134>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4494:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4496:	05ff      	lsls	r7, r7, #23
    4498:	0dff      	lsrs	r7, r7, #23
    449a:	e001      	b.n	44a0 <trx_sram_read+0x138>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    449c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    449e:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    44a0:	702f      	strb	r7, [r5, #0]
		data++;
    44a2:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    44a4:	45ac      	cmp	ip, r5
    44a6:	d001      	beq.n	44ac <trx_sram_read+0x144>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44a8:	6833      	ldr	r3, [r6, #0]
    44aa:	e7da      	b.n	4462 <trx_sram_read+0xfa>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    44ac:	2200      	movs	r2, #0
    44ae:	490d      	ldr	r1, [pc, #52]	; (44e4 <trx_sram_read+0x17c>)
    44b0:	480b      	ldr	r0, [pc, #44]	; (44e0 <trx_sram_read+0x178>)
    44b2:	4b0d      	ldr	r3, [pc, #52]	; (44e8 <trx_sram_read+0x180>)
    44b4:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    44b6:	23ff      	movs	r3, #255	; 0xff
    44b8:	4642      	mov	r2, r8
    44ba:	4213      	tst	r3, r2
    44bc:	d005      	beq.n	44ca <trx_sram_read+0x162>
		cpu_irq_enable();
    44be:	2201      	movs	r2, #1
    44c0:	4b06      	ldr	r3, [pc, #24]	; (44dc <trx_sram_read+0x174>)
    44c2:	701a      	strb	r2, [r3, #0]
    44c4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    44c8:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    44ca:	b002      	add	sp, #8
    44cc:	bc1c      	pop	{r2, r3, r4}
    44ce:	4690      	mov	r8, r2
    44d0:	4699      	mov	r9, r3
    44d2:	46a2      	mov	sl, r4
    44d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44d6:	46c0      	nop			; (mov r8, r8)
    44d8:	00000155 	.word	0x00000155
    44dc:	20000008 	.word	0x20000008
    44e0:	200008d4 	.word	0x200008d4
    44e4:	20000898 	.word	0x20000898
    44e8:	00000c3d 	.word	0x00000c3d
    44ec:	20000890 	.word	0x20000890

000044f0 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    44f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    44f2:	4657      	mov	r7, sl
    44f4:	464e      	mov	r6, r9
    44f6:	4645      	mov	r5, r8
    44f8:	b4e0      	push	{r5, r6, r7}
    44fa:	0006      	movs	r6, r0
    44fc:	468a      	mov	sl, r1
    44fe:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    4500:	2001      	movs	r0, #1
    4502:	4b76      	ldr	r3, [pc, #472]	; (46dc <trx_aes_wrrd+0x1ec>)
    4504:	4798      	blx	r3

	ENTER_TRX_REGION();
    4506:	2100      	movs	r1, #0
    4508:	2000      	movs	r0, #0
    450a:	4b75      	ldr	r3, [pc, #468]	; (46e0 <trx_aes_wrrd+0x1f0>)
    450c:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    450e:	4f75      	ldr	r7, [pc, #468]	; (46e4 <trx_aes_wrrd+0x1f4>)
    4510:	2201      	movs	r2, #1
    4512:	4975      	ldr	r1, [pc, #468]	; (46e8 <trx_aes_wrrd+0x1f8>)
    4514:	0038      	movs	r0, r7
    4516:	4b75      	ldr	r3, [pc, #468]	; (46ec <trx_aes_wrrd+0x1fc>)
    4518:	4798      	blx	r3
    451a:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    451c:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    451e:	7e1a      	ldrb	r2, [r3, #24]
    4520:	420a      	tst	r2, r1
    4522:	d0fc      	beq.n	451e <trx_aes_wrrd+0x2e>
    4524:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4526:	07d2      	lsls	r2, r2, #31
    4528:	d501      	bpl.n	452e <trx_aes_wrrd+0x3e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    452a:	2240      	movs	r2, #64	; 0x40
    452c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    452e:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4530:	7e1a      	ldrb	r2, [r3, #24]
    4532:	420a      	tst	r2, r1
    4534:	d0fc      	beq.n	4530 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4536:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4538:	7e1a      	ldrb	r2, [r3, #24]
    453a:	420a      	tst	r2, r1
    453c:	d0fc      	beq.n	4538 <trx_aes_wrrd+0x48>
    453e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4540:	0752      	lsls	r2, r2, #29
    4542:	d512      	bpl.n	456a <trx_aes_wrrd+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4544:	8b5a      	ldrh	r2, [r3, #26]
    4546:	0752      	lsls	r2, r2, #29
    4548:	d501      	bpl.n	454e <trx_aes_wrrd+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    454a:	2204      	movs	r2, #4
    454c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    454e:	4a65      	ldr	r2, [pc, #404]	; (46e4 <trx_aes_wrrd+0x1f4>)
    4550:	7992      	ldrb	r2, [r2, #6]
    4552:	2a01      	cmp	r2, #1
    4554:	d105      	bne.n	4562 <trx_aes_wrrd+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4558:	05d2      	lsls	r2, r2, #23
    455a:	0dd2      	lsrs	r2, r2, #23
    455c:	4964      	ldr	r1, [pc, #400]	; (46f0 <trx_aes_wrrd+0x200>)
    455e:	800a      	strh	r2, [r1, #0]
    4560:	e003      	b.n	456a <trx_aes_wrrd+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4562:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4564:	b2d2      	uxtb	r2, r2
    4566:	4962      	ldr	r1, [pc, #392]	; (46f0 <trx_aes_wrrd+0x200>)
    4568:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    456a:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    456c:	7e1a      	ldrb	r2, [r3, #24]
    456e:	420a      	tst	r2, r1
    4570:	d0fc      	beq.n	456c <trx_aes_wrrd+0x7c>
    4572:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4574:	07d2      	lsls	r2, r2, #31
    4576:	d500      	bpl.n	457a <trx_aes_wrrd+0x8a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4578:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    457a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    457c:	7e1a      	ldrb	r2, [r3, #24]
    457e:	420a      	tst	r2, r1
    4580:	d0fc      	beq.n	457c <trx_aes_wrrd+0x8c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4582:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4584:	7e1a      	ldrb	r2, [r3, #24]
    4586:	420a      	tst	r2, r1
    4588:	d0fc      	beq.n	4584 <trx_aes_wrrd+0x94>
    458a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    458c:	0752      	lsls	r2, r2, #29
    458e:	d512      	bpl.n	45b6 <trx_aes_wrrd+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4590:	8b5a      	ldrh	r2, [r3, #26]
    4592:	0752      	lsls	r2, r2, #29
    4594:	d501      	bpl.n	459a <trx_aes_wrrd+0xaa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4596:	2204      	movs	r2, #4
    4598:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    459a:	4a52      	ldr	r2, [pc, #328]	; (46e4 <trx_aes_wrrd+0x1f4>)
    459c:	7992      	ldrb	r2, [r2, #6]
    459e:	2a01      	cmp	r2, #1
    45a0:	d105      	bne.n	45ae <trx_aes_wrrd+0xbe>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    45a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45a4:	05d2      	lsls	r2, r2, #23
    45a6:	0dd2      	lsrs	r2, r2, #23
    45a8:	4951      	ldr	r1, [pc, #324]	; (46f0 <trx_aes_wrrd+0x200>)
    45aa:	800a      	strh	r2, [r1, #0]
    45ac:	e003      	b.n	45b6 <trx_aes_wrrd+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    45ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45b0:	b2d2      	uxtb	r2, r2
    45b2:	494f      	ldr	r1, [pc, #316]	; (46f0 <trx_aes_wrrd+0x200>)
    45b4:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    45b6:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45b8:	7e1a      	ldrb	r2, [r3, #24]
    45ba:	420a      	tst	r2, r1
    45bc:	d0fc      	beq.n	45b8 <trx_aes_wrrd+0xc8>
    45be:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45c0:	07d2      	lsls	r2, r2, #31
    45c2:	d502      	bpl.n	45ca <trx_aes_wrrd+0xda>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45c4:	4652      	mov	r2, sl
    45c6:	7812      	ldrb	r2, [r2, #0]
    45c8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    45ca:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45cc:	7e1a      	ldrb	r2, [r3, #24]
    45ce:	420a      	tst	r2, r1
    45d0:	d0fc      	beq.n	45cc <trx_aes_wrrd+0xdc>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    45d2:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    45d4:	7e1a      	ldrb	r2, [r3, #24]
    45d6:	420a      	tst	r2, r1
    45d8:	d0fc      	beq.n	45d4 <trx_aes_wrrd+0xe4>
    45da:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    45dc:	0752      	lsls	r2, r2, #29
    45de:	d512      	bpl.n	4606 <trx_aes_wrrd+0x116>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    45e0:	8b5a      	ldrh	r2, [r3, #26]
    45e2:	0752      	lsls	r2, r2, #29
    45e4:	d501      	bpl.n	45ea <trx_aes_wrrd+0xfa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    45e6:	2204      	movs	r2, #4
    45e8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45ea:	4a3e      	ldr	r2, [pc, #248]	; (46e4 <trx_aes_wrrd+0x1f4>)
    45ec:	7992      	ldrb	r2, [r2, #6]
    45ee:	2a01      	cmp	r2, #1
    45f0:	d105      	bne.n	45fe <trx_aes_wrrd+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    45f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    45f4:	05db      	lsls	r3, r3, #23
    45f6:	0ddb      	lsrs	r3, r3, #23
    45f8:	4a3d      	ldr	r2, [pc, #244]	; (46f0 <trx_aes_wrrd+0x200>)
    45fa:	8013      	strh	r3, [r2, #0]
    45fc:	e003      	b.n	4606 <trx_aes_wrrd+0x116>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    45fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4600:	b2db      	uxtb	r3, r3
    4602:	4a3b      	ldr	r2, [pc, #236]	; (46f0 <trx_aes_wrrd+0x200>)
    4604:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4606:	2c00      	cmp	r4, #0
    4608:	d031      	beq.n	466e <trx_aes_wrrd+0x17e>
    460a:	4656      	mov	r6, sl
    460c:	3c01      	subs	r4, #1
    460e:	b2e4      	uxtb	r4, r4
    4610:	3401      	adds	r4, #1
    4612:	44a2      	add	sl, r4
    4614:	46d0      	mov	r8, sl
    4616:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4618:	4d32      	ldr	r5, [pc, #200]	; (46e4 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    461a:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    461c:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    461e:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4620:	46a9      	mov	r9, r5
    4622:	e022      	b.n	466a <trx_aes_wrrd+0x17a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4624:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
		while (!spi_is_ready_to_write(&master)) {
    4626:	4202      	tst	r2, r0
    4628:	d0fc      	beq.n	4624 <trx_aes_wrrd+0x134>
    462a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    462c:	4202      	tst	r2, r0
    462e:	d001      	beq.n	4634 <trx_aes_wrrd+0x144>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4630:	7872      	ldrb	r2, [r6, #1]
    4632:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4634:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4636:	4222      	tst	r2, r4
    4638:	d0fc      	beq.n	4634 <trx_aes_wrrd+0x144>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    463a:	7e1a      	ldrb	r2, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    463c:	420a      	tst	r2, r1
    463e:	d0fc      	beq.n	463a <trx_aes_wrrd+0x14a>
    4640:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4642:	420a      	tst	r2, r1
    4644:	d00d      	beq.n	4662 <trx_aes_wrrd+0x172>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4646:	8b5a      	ldrh	r2, [r3, #26]
    4648:	420a      	tst	r2, r1
    464a:	d000      	beq.n	464e <trx_aes_wrrd+0x15e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    464c:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    464e:	464a      	mov	r2, r9
    4650:	7992      	ldrb	r2, [r2, #6]
    4652:	2a01      	cmp	r2, #1
    4654:	d103      	bne.n	465e <trx_aes_wrrd+0x16e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4656:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4658:	05ff      	lsls	r7, r7, #23
    465a:	0dff      	lsrs	r7, r7, #23
    465c:	e001      	b.n	4662 <trx_aes_wrrd+0x172>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    465e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4660:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    4662:	7037      	strb	r7, [r6, #0]
    4664:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4666:	4546      	cmp	r6, r8
    4668:	d002      	beq.n	4670 <trx_aes_wrrd+0x180>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    466a:	682b      	ldr	r3, [r5, #0]
    466c:	e7da      	b.n	4624 <trx_aes_wrrd+0x134>
    466e:	2700      	movs	r7, #0
    4670:	4b1c      	ldr	r3, [pc, #112]	; (46e4 <trx_aes_wrrd+0x1f4>)
    4672:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    4674:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4676:	7e1a      	ldrb	r2, [r3, #24]
    4678:	420a      	tst	r2, r1
    467a:	d0fc      	beq.n	4676 <trx_aes_wrrd+0x186>
    467c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    467e:	07d2      	lsls	r2, r2, #31
    4680:	d501      	bpl.n	4686 <trx_aes_wrrd+0x196>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4682:	2200      	movs	r2, #0
    4684:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4686:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4688:	7e1a      	ldrb	r2, [r3, #24]
    468a:	420a      	tst	r2, r1
    468c:	d0fc      	beq.n	4688 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    468e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4690:	7e1a      	ldrb	r2, [r3, #24]
    4692:	420a      	tst	r2, r1
    4694:	d0fc      	beq.n	4690 <trx_aes_wrrd+0x1a0>
    4696:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4698:	0752      	lsls	r2, r2, #29
    469a:	d50e      	bpl.n	46ba <trx_aes_wrrd+0x1ca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    469c:	8b5a      	ldrh	r2, [r3, #26]
    469e:	0752      	lsls	r2, r2, #29
    46a0:	d501      	bpl.n	46a6 <trx_aes_wrrd+0x1b6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    46a2:	2204      	movs	r2, #4
    46a4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46a6:	4a0f      	ldr	r2, [pc, #60]	; (46e4 <trx_aes_wrrd+0x1f4>)
    46a8:	7992      	ldrb	r2, [r2, #6]
    46aa:	2a01      	cmp	r2, #1
    46ac:	d103      	bne.n	46b6 <trx_aes_wrrd+0x1c6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    46ae:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    46b0:	05ff      	lsls	r7, r7, #23
    46b2:	0dff      	lsrs	r7, r7, #23
    46b4:	e001      	b.n	46ba <trx_aes_wrrd+0x1ca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    46b6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    46b8:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    46ba:	4653      	mov	r3, sl
    46bc:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    46be:	2200      	movs	r2, #0
    46c0:	4909      	ldr	r1, [pc, #36]	; (46e8 <trx_aes_wrrd+0x1f8>)
    46c2:	4808      	ldr	r0, [pc, #32]	; (46e4 <trx_aes_wrrd+0x1f4>)
    46c4:	4b09      	ldr	r3, [pc, #36]	; (46ec <trx_aes_wrrd+0x1fc>)
    46c6:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    46c8:	2100      	movs	r1, #0
    46ca:	2000      	movs	r0, #0
    46cc:	4b09      	ldr	r3, [pc, #36]	; (46f4 <trx_aes_wrrd+0x204>)
    46ce:	4798      	blx	r3
}
    46d0:	bc1c      	pop	{r2, r3, r4}
    46d2:	4690      	mov	r8, r2
    46d4:	4699      	mov	r9, r3
    46d6:	46a2      	mov	sl, r4
    46d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46da:	46c0      	nop			; (mov r8, r8)
    46dc:	00000155 	.word	0x00000155
    46e0:	0000030d 	.word	0x0000030d
    46e4:	200008d4 	.word	0x200008d4
    46e8:	20000898 	.word	0x20000898
    46ec:	00000c3d 	.word	0x00000c3d
    46f0:	20000890 	.word	0x20000890
    46f4:	000002ed 	.word	0x000002ed

000046f8 <sendDonePKT>:
	LED_Toggle(LED0);
	return true;
}

static void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
    46f8:	2200      	movs	r2, #0
    46fa:	4b01      	ldr	r3, [pc, #4]	; (4700 <sendDonePKT+0x8>)
    46fc:	701a      	strb	r2, [r3, #0]
}
    46fe:	4770      	bx	lr
    4700:	2000072c 	.word	0x2000072c

00004704 <sendArtistDonePKT>:

static void sendArtistDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
    4704:	2200      	movs	r2, #0
    4706:	4b01      	ldr	r3, [pc, #4]	; (470c <sendArtistDonePKT+0x8>)
    4708:	701a      	strb	r2, [r3, #0]
}
    470a:	4770      	bx	lr
    470c:	2000072c 	.word	0x2000072c

00004710 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    4710:	b570      	push	{r4, r5, r6, lr}
    4712:	b082      	sub	sp, #8
    4714:	0005      	movs	r5, r0
    4716:	000e      	movs	r6, r1
	uint16_t temp = 0;
    4718:	2200      	movs	r2, #0
    471a:	466b      	mov	r3, sp
    471c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    471e:	4c06      	ldr	r4, [pc, #24]	; (4738 <usart_serial_getchar+0x28>)
    4720:	466b      	mov	r3, sp
    4722:	1d99      	adds	r1, r3, #6
    4724:	0028      	movs	r0, r5
    4726:	47a0      	blx	r4
    4728:	2800      	cmp	r0, #0
    472a:	d1f9      	bne.n	4720 <usart_serial_getchar+0x10>

	*c = temp;
    472c:	466b      	mov	r3, sp
    472e:	3306      	adds	r3, #6
    4730:	881b      	ldrh	r3, [r3, #0]
    4732:	7033      	strb	r3, [r6, #0]
}
    4734:	b002      	add	sp, #8
    4736:	bd70      	pop	{r4, r5, r6, pc}
    4738:	00001091 	.word	0x00001091

0000473c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    473c:	b570      	push	{r4, r5, r6, lr}
    473e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    4740:	b28c      	uxth	r4, r1
    4742:	4e03      	ldr	r6, [pc, #12]	; (4750 <usart_serial_putchar+0x14>)
    4744:	0021      	movs	r1, r4
    4746:	0028      	movs	r0, r5
    4748:	47b0      	blx	r6
    474a:	2800      	cmp	r0, #0
    474c:	d1fa      	bne.n	4744 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    474e:	bd70      	pop	{r4, r5, r6, pc}
    4750:	00001065 	.word	0x00001065

00004754 <sendArtistMode>:

static void sendArtistMode(void) {
    4754:	b510      	push	{r4, lr}
	
	if(sendBusy)
    4756:	4b0a      	ldr	r3, [pc, #40]	; (4780 <sendArtistMode+0x2c>)
    4758:	781b      	ldrb	r3, [r3, #0]
    475a:	2b00      	cmp	r3, #0
    475c:	d10f      	bne.n	477e <sendArtistMode+0x2a>
	return;
	
	appDataReq.dstAddr = ARTIST_FRONT_ADDR;
    475e:	4809      	ldr	r0, [pc, #36]	; (4784 <sendArtistMode+0x30>)
    4760:	330b      	adds	r3, #11
    4762:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
    4764:	2401      	movs	r4, #1
    4766:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
    4768:	7344      	strb	r4, [r0, #13]
	appDataReq.data = artistMode;
    476a:	4b07      	ldr	r3, [pc, #28]	; (4788 <sendArtistMode+0x34>)
    476c:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ARTISTMODE_SIZE;
    476e:	2305      	movs	r3, #5
    4770:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendArtistDonePKT;
    4772:	4b06      	ldr	r3, [pc, #24]	; (478c <sendArtistMode+0x38>)
    4774:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
    4776:	4b06      	ldr	r3, [pc, #24]	; (4790 <sendArtistMode+0x3c>)
    4778:	4798      	blx	r3
	
	sendBusy = true;
    477a:	4b01      	ldr	r3, [pc, #4]	; (4780 <sendArtistMode+0x2c>)
    477c:	701c      	strb	r4, [r3, #0]
}
    477e:	bd10      	pop	{r4, pc}
    4780:	2000072c 	.word	0x2000072c
    4784:	20000730 	.word	0x20000730
    4788:	20000cdc 	.word	0x20000cdc
    478c:	00004705 	.word	0x00004705
    4790:	00002355 	.word	0x00002355

00004794 <receivePKT>:
	
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_RX);
}

static bool receivePKT(NWK_DataInd_t *ind) {
    4794:	b510      	push	{r4, lr}
	
	printf("data:%s\n", ind->data);
    4796:	6881      	ldr	r1, [r0, #8]
    4798:	4804      	ldr	r0, [pc, #16]	; (47ac <receivePKT+0x18>)
    479a:	4b05      	ldr	r3, [pc, #20]	; (47b0 <receivePKT+0x1c>)
    479c:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    479e:	2280      	movs	r2, #128	; 0x80
    47a0:	0312      	lsls	r2, r2, #12
    47a2:	4b04      	ldr	r3, [pc, #16]	; (47b4 <receivePKT+0x20>)
    47a4:	61da      	str	r2, [r3, #28]

	LED_Toggle(LED0);
	return true;
}
    47a6:	2001      	movs	r0, #1
    47a8:	bd10      	pop	{r4, pc}
    47aa:	46c0      	nop			; (mov r8, r8)
    47ac:	00005fd4 	.word	0x00005fd4
    47b0:	00004eb9 	.word	0x00004eb9
    47b4:	41004400 	.word	0x41004400

000047b8 <sendArtistPKT>:
	
	sendBusy = true;
}

int line_count = 0;
static void sendArtistPKT(void) {
    47b8:	b570      	push	{r4, r5, r6, lr}
	if(sendBusy)
    47ba:	4b16      	ldr	r3, [pc, #88]	; (4814 <sendArtistPKT+0x5c>)
    47bc:	781b      	ldrb	r3, [r3, #0]
    47be:	2b00      	cmp	r3, #0
    47c0:	d126      	bne.n	4810 <sendArtistPKT+0x58>
	return;
	
	appDataReq.dstAddr = ARTIST_FRONT_ADDR;
    47c2:	4815      	ldr	r0, [pc, #84]	; (4818 <sendArtistPKT+0x60>)
    47c4:	330b      	adds	r3, #11
    47c6:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
    47c8:	2501      	movs	r5, #1
    47ca:	7305      	strb	r5, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
    47cc:	7345      	strb	r5, [r0, #13]
	appDataReq.data = r_data[line_count];
    47ce:	4c13      	ldr	r4, [pc, #76]	; (481c <sendArtistPKT+0x64>)
    47d0:	6822      	ldr	r2, [r4, #0]
    47d2:	0153      	lsls	r3, r2, #5
    47d4:	1a9a      	subs	r2, r3, r2
    47d6:	4b12      	ldr	r3, [pc, #72]	; (4820 <sendArtistPKT+0x68>)
    47d8:	18d3      	adds	r3, r2, r3
    47da:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_FRAME_SIZE + 1;
    47dc:	231f      	movs	r3, #31
    47de:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
    47e0:	4b10      	ldr	r3, [pc, #64]	; (4824 <sendArtistPKT+0x6c>)
    47e2:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
    47e4:	4b10      	ldr	r3, [pc, #64]	; (4828 <sendArtistPKT+0x70>)
    47e6:	4798      	blx	r3
	
	//printf("sendPKT : %d\n", line_count);
	sendBusy = true;
    47e8:	4b0a      	ldr	r3, [pc, #40]	; (4814 <sendArtistPKT+0x5c>)
    47ea:	701d      	strb	r5, [r3, #0]
	printf("%d complete\n", line_count);
    47ec:	6821      	ldr	r1, [r4, #0]
    47ee:	480f      	ldr	r0, [pc, #60]	; (482c <sendArtistPKT+0x74>)
    47f0:	4b0f      	ldr	r3, [pc, #60]	; (4830 <sendArtistPKT+0x78>)
    47f2:	4798      	blx	r3
	line_count++;
    47f4:	6823      	ldr	r3, [r4, #0]
    47f6:	3301      	adds	r3, #1
    47f8:	6023      	str	r3, [r4, #0]
	if(line_count == image_frame.height + 1) {
    47fa:	4a0e      	ldr	r2, [pc, #56]	; (4834 <sendArtistPKT+0x7c>)
    47fc:	7812      	ldrb	r2, [r2, #0]
    47fe:	3201      	adds	r2, #1
    4800:	4293      	cmp	r3, r2
    4802:	d105      	bne.n	4810 <sendArtistPKT+0x58>
		SYS_TimerStop(&sendT);
    4804:	480c      	ldr	r0, [pc, #48]	; (4838 <sendArtistPKT+0x80>)
    4806:	4b0d      	ldr	r3, [pc, #52]	; (483c <sendArtistPKT+0x84>)
    4808:	4798      	blx	r3
		line_count = 0;
    480a:	2200      	movs	r2, #0
    480c:	4b03      	ldr	r3, [pc, #12]	; (481c <sendArtistPKT+0x64>)
    480e:	601a      	str	r2, [r3, #0]
	}
}
    4810:	bd70      	pop	{r4, r5, r6, pc}
    4812:	46c0      	nop			; (mov r8, r8)
    4814:	2000072c 	.word	0x2000072c
    4818:	20000730 	.word	0x20000730
    481c:	20000728 	.word	0x20000728
    4820:	20000918 	.word	0x20000918
    4824:	000046f9 	.word	0x000046f9
    4828:	00002355 	.word	0x00002355
    482c:	00005fe0 	.word	0x00005fe0
    4830:	00004eb9 	.word	0x00004eb9
    4834:	200008e0 	.word	0x200008e0
    4838:	20000700 	.word	0x20000700
    483c:	000037f9 	.word	0x000037f9

00004840 <configure_usart>:

uint8_t ack[MAX_ACK_SIZE] = "okay\0";


void configure_usart(void)
{
    4840:	b570      	push	{r4, r5, r6, lr}
    4842:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    4844:	2380      	movs	r3, #128	; 0x80
    4846:	05db      	lsls	r3, r3, #23
    4848:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    484a:	2300      	movs	r3, #0
    484c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    484e:	22ff      	movs	r2, #255	; 0xff
    4850:	4669      	mov	r1, sp
    4852:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4854:	2200      	movs	r2, #0
    4856:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4858:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    485a:	2196      	movs	r1, #150	; 0x96
    485c:	0189      	lsls	r1, r1, #6
    485e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    4860:	2101      	movs	r1, #1
    4862:	2024      	movs	r0, #36	; 0x24
    4864:	466c      	mov	r4, sp
    4866:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    4868:	3001      	adds	r0, #1
    486a:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    486c:	3125      	adds	r1, #37	; 0x25
    486e:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    4870:	3101      	adds	r1, #1
    4872:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    4874:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    4876:	3105      	adds	r1, #5
    4878:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    487a:	3101      	adds	r1, #1
    487c:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    487e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    4880:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    4882:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    4884:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    4886:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    4888:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    488a:	2313      	movs	r3, #19
    488c:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    488e:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate		= 9600;
	config_usart.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
    4890:	2380      	movs	r3, #128	; 0x80
    4892:	035b      	lsls	r3, r3, #13
    4894:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
    4896:	4b2d      	ldr	r3, [pc, #180]	; (494c <configure_usart+0x10c>)
    4898:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
    489a:	4b2d      	ldr	r3, [pc, #180]	; (4950 <configure_usart+0x110>)
    489c:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
    489e:	2301      	movs	r3, #1
    48a0:	425b      	negs	r3, r3
    48a2:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
    48a4:	930f      	str	r3, [sp, #60]	; 0x3c

	while(usart_init(&usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
    48a6:	4d2b      	ldr	r5, [pc, #172]	; (4954 <configure_usart+0x114>)
    48a8:	4c2b      	ldr	r4, [pc, #172]	; (4958 <configure_usart+0x118>)
    48aa:	466a      	mov	r2, sp
    48ac:	492b      	ldr	r1, [pc, #172]	; (495c <configure_usart+0x11c>)
    48ae:	0028      	movs	r0, r5
    48b0:	47a0      	blx	r4
    48b2:	2800      	cmp	r0, #0
    48b4:	d1f9      	bne.n	48aa <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    48b6:	4d27      	ldr	r5, [pc, #156]	; (4954 <configure_usart+0x114>)
    48b8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    48ba:	0020      	movs	r0, r4
    48bc:	4b28      	ldr	r3, [pc, #160]	; (4960 <configure_usart+0x120>)
    48be:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    48c0:	231f      	movs	r3, #31
    48c2:	4018      	ands	r0, r3
    48c4:	3b1e      	subs	r3, #30
    48c6:	4083      	lsls	r3, r0
    48c8:	4a26      	ldr	r2, [pc, #152]	; (4964 <configure_usart+0x124>)
    48ca:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    48cc:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    48ce:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    48d0:	2b00      	cmp	r3, #0
    48d2:	d1fc      	bne.n	48ce <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    48d4:	6822      	ldr	r2, [r4, #0]
    48d6:	3302      	adds	r3, #2
    48d8:	4313      	orrs	r3, r2
    48da:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    48dc:	4c1d      	ldr	r4, [pc, #116]	; (4954 <configure_usart+0x114>)
    48de:	4b22      	ldr	r3, [pc, #136]	; (4968 <configure_usart+0x128>)
    48e0:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    48e2:	4a22      	ldr	r2, [pc, #136]	; (496c <configure_usart+0x12c>)
    48e4:	4b22      	ldr	r3, [pc, #136]	; (4970 <configure_usart+0x130>)
    48e6:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    48e8:	4a22      	ldr	r2, [pc, #136]	; (4974 <configure_usart+0x134>)
    48ea:	4b23      	ldr	r3, [pc, #140]	; (4978 <configure_usart+0x138>)
    48ec:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    48ee:	466a      	mov	r2, sp
    48f0:	491a      	ldr	r1, [pc, #104]	; (495c <configure_usart+0x11c>)
    48f2:	0020      	movs	r0, r4
    48f4:	4b18      	ldr	r3, [pc, #96]	; (4958 <configure_usart+0x118>)
    48f6:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    48f8:	4e20      	ldr	r6, [pc, #128]	; (497c <configure_usart+0x13c>)
    48fa:	6833      	ldr	r3, [r6, #0]
    48fc:	6898      	ldr	r0, [r3, #8]
    48fe:	2100      	movs	r1, #0
    4900:	4d1f      	ldr	r5, [pc, #124]	; (4980 <configure_usart+0x140>)
    4902:	47a8      	blx	r5
	setbuf(stdin, NULL);
    4904:	6833      	ldr	r3, [r6, #0]
    4906:	6858      	ldr	r0, [r3, #4]
    4908:	2100      	movs	r1, #0
    490a:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    490c:	6823      	ldr	r3, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    490e:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4910:	2a00      	cmp	r2, #0
    4912:	d1fc      	bne.n	490e <configure_usart+0xce>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    4914:	685a      	ldr	r2, [r3, #4]
    4916:	2180      	movs	r1, #128	; 0x80
    4918:	0249      	lsls	r1, r1, #9
    491a:	430a      	orrs	r2, r1
    491c:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    491e:	2101      	movs	r1, #1
    4920:	4a0c      	ldr	r2, [pc, #48]	; (4954 <configure_usart+0x114>)
    4922:	71d1      	strb	r1, [r2, #7]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4924:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4926:	2a00      	cmp	r2, #0
    4928:	d1fc      	bne.n	4924 <configure_usart+0xe4>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    492a:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    492c:	2a00      	cmp	r2, #0
    492e:	d1fc      	bne.n	492a <configure_usart+0xea>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    4930:	685a      	ldr	r2, [r3, #4]
    4932:	2180      	movs	r1, #128	; 0x80
    4934:	0289      	lsls	r1, r1, #10
    4936:	430a      	orrs	r2, r1
    4938:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    493a:	2101      	movs	r1, #1
    493c:	4a05      	ldr	r2, [pc, #20]	; (4954 <configure_usart+0x114>)
    493e:	7191      	strb	r1, [r2, #6]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4940:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4942:	2a00      	cmp	r2, #0
    4944:	d1fc      	bne.n	4940 <configure_usart+0x100>

	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &config_usart);
	
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_instance, USART_TRANSCEIVER_RX);
}
    4946:	b010      	add	sp, #64	; 0x40
    4948:	bd70      	pop	{r4, r5, r6, pc}
    494a:	46c0      	nop			; (mov r8, r8)
    494c:	00040003 	.word	0x00040003
    4950:	00050003 	.word	0x00050003
    4954:	200008e4 	.word	0x200008e4
    4958:	00000d2d 	.word	0x00000d2d
    495c:	42000800 	.word	0x42000800
    4960:	00000905 	.word	0x00000905
    4964:	e000e100 	.word	0xe000e100
    4968:	200007dc 	.word	0x200007dc
    496c:	0000473d 	.word	0x0000473d
    4970:	200007d8 	.word	0x200007d8
    4974:	00004711 	.word	0x00004711
    4978:	200007d4 	.word	0x200007d4
    497c:	20000074 	.word	0x20000074
    4980:	00004f65 	.word	0x00004f65

00004984 <receive_mode>:
	//SYS_TimerStart(&sendM);
	//SYS_TimerStop(&sendT);  // timer 
}
*/

void receive_mode () {
    4984:	b530      	push	{r4, r5, lr}
    4986:	b083      	sub	sp, #12
	
	uint8_t mode[5] = {0,};
    4988:	2205      	movs	r2, #5
    498a:	2100      	movs	r1, #0
    498c:	4668      	mov	r0, sp
    498e:	4b22      	ldr	r3, [pc, #136]	; (4a18 <receive_mode+0x94>)
    4990:	4798      	blx	r3
	
	while(true) {
		SYS_TaskHandler();
    4992:	4c22      	ldr	r4, [pc, #136]	; (4a1c <receive_mode+0x98>)
		if (usart_read_buffer_wait(&usart_instance, mode, sizeof(mode)) == STATUS_OK) {
			if( !strcmp(mode, "draw\0") || !strcmp(mode, "maze\0") ) {
    4994:	4d22      	ldr	r5, [pc, #136]	; (4a20 <receive_mode+0x9c>)
    4996:	3508      	adds	r5, #8
void receive_mode () {
	
	uint8_t mode[5] = {0,};
	
	while(true) {
		SYS_TaskHandler();
    4998:	47a0      	blx	r4
		if (usart_read_buffer_wait(&usart_instance, mode, sizeof(mode)) == STATUS_OK) {
    499a:	2205      	movs	r2, #5
    499c:	4669      	mov	r1, sp
    499e:	4821      	ldr	r0, [pc, #132]	; (4a24 <receive_mode+0xa0>)
    49a0:	4b21      	ldr	r3, [pc, #132]	; (4a28 <receive_mode+0xa4>)
    49a2:	4798      	blx	r3
    49a4:	2800      	cmp	r0, #0
    49a6:	d1f7      	bne.n	4998 <receive_mode+0x14>
			if( !strcmp(mode, "draw\0") || !strcmp(mode, "maze\0") ) {
    49a8:	491d      	ldr	r1, [pc, #116]	; (4a20 <receive_mode+0x9c>)
    49aa:	4668      	mov	r0, sp
    49ac:	4b1f      	ldr	r3, [pc, #124]	; (4a2c <receive_mode+0xa8>)
    49ae:	4798      	blx	r3
    49b0:	2800      	cmp	r0, #0
    49b2:	d005      	beq.n	49c0 <receive_mode+0x3c>
    49b4:	0029      	movs	r1, r5
    49b6:	4668      	mov	r0, sp
    49b8:	4b1c      	ldr	r3, [pc, #112]	; (4a2c <receive_mode+0xa8>)
    49ba:	4798      	blx	r3
    49bc:	2800      	cmp	r0, #0
    49be:	d1eb      	bne.n	4998 <receive_mode+0x14>
    49c0:	2280      	movs	r2, #128	; 0x80
    49c2:	0312      	lsls	r2, r2, #12
    49c4:	4b1a      	ldr	r3, [pc, #104]	; (4a30 <receive_mode+0xac>)
    49c6:	61da      	str	r2, [r3, #28]
				LED_Toggle(LED0);
				
				if(!strcmp(mode, "draw\0")) {
    49c8:	4915      	ldr	r1, [pc, #84]	; (4a20 <receive_mode+0x9c>)
    49ca:	4668      	mov	r0, sp
    49cc:	4b17      	ldr	r3, [pc, #92]	; (4a2c <receive_mode+0xa8>)
    49ce:	4798      	blx	r3
    49d0:	2800      	cmp	r0, #0
    49d2:	d109      	bne.n	49e8 <receive_mode+0x64>
					artistMode[0] = 0x01;
    49d4:	4b17      	ldr	r3, [pc, #92]	; (4a34 <receive_mode+0xb0>)
    49d6:	2201      	movs	r2, #1
    49d8:	701a      	strb	r2, [r3, #0]
					artistMode[1] = 0x02;
    49da:	3201      	adds	r2, #1
    49dc:	705a      	strb	r2, [r3, #1]
					artistMode[2] = 0xFF;
    49de:	32fd      	adds	r2, #253	; 0xfd
    49e0:	709a      	strb	r2, [r3, #2]
					artistMode[3] = 0xFF;
    49e2:	70da      	strb	r2, [r3, #3]
					artistMode[4] = 0x03;
    49e4:	3afc      	subs	r2, #252	; 0xfc
    49e6:	711a      	strb	r2, [r3, #4]
				}
				if(!strcmp(mode, "maze\0")) {
    49e8:	490d      	ldr	r1, [pc, #52]	; (4a20 <receive_mode+0x9c>)
    49ea:	3108      	adds	r1, #8
    49ec:	4668      	mov	r0, sp
    49ee:	4b0f      	ldr	r3, [pc, #60]	; (4a2c <receive_mode+0xa8>)
    49f0:	4798      	blx	r3
    49f2:	2800      	cmp	r0, #0
    49f4:	d109      	bne.n	4a0a <receive_mode+0x86>
					artistMode[0] = 0x01;
    49f6:	4b0f      	ldr	r3, [pc, #60]	; (4a34 <receive_mode+0xb0>)
    49f8:	2201      	movs	r2, #1
    49fa:	701a      	strb	r2, [r3, #0]
					artistMode[1] = 0x02;
    49fc:	3201      	adds	r2, #1
    49fe:	705a      	strb	r2, [r3, #1]
					artistMode[2] = 0xFF;
    4a00:	32fd      	adds	r2, #253	; 0xfd
    4a02:	709a      	strb	r2, [r3, #2]
					artistMode[3] = 0xFF;
    4a04:	70da      	strb	r2, [r3, #3]
					artistMode[4] = 0x04;
    4a06:	3afb      	subs	r2, #251	; 0xfb
    4a08:	711a      	strb	r2, [r3, #4]
				}
				
				usart_write_buffer_wait(&usart_instance, ack, sizeof(ack));
    4a0a:	2205      	movs	r2, #5
    4a0c:	490a      	ldr	r1, [pc, #40]	; (4a38 <receive_mode+0xb4>)
    4a0e:	4805      	ldr	r0, [pc, #20]	; (4a24 <receive_mode+0xa0>)
    4a10:	4b0a      	ldr	r3, [pc, #40]	; (4a3c <receive_mode+0xb8>)
    4a12:	4798      	blx	r3
				break;
			}
		}
	}
}
    4a14:	b003      	add	sp, #12
    4a16:	bd30      	pop	{r4, r5, pc}
    4a18:	00004ea7 	.word	0x00004ea7
    4a1c:	00003711 	.word	0x00003711
    4a20:	00005fc4 	.word	0x00005fc4
    4a24:	200008e4 	.word	0x200008e4
    4a28:	000011b9 	.word	0x000011b9
    4a2c:	000050d9 	.word	0x000050d9
    4a30:	41004400 	.word	0x41004400
    4a34:	20000cdc 	.word	0x20000cdc
    4a38:	2000000c 	.word	0x2000000c
    4a3c:	00001101 	.word	0x00001101

00004a40 <receive_frame>:

void receive_frame() {
    4a40:	b530      	push	{r4, r5, lr}
    4a42:	b083      	sub	sp, #12
	
	uint8_t frame[2] = {0, 0};
    4a44:	ab01      	add	r3, sp, #4
    4a46:	2200      	movs	r2, #0
    4a48:	701a      	strb	r2, [r3, #0]
    4a4a:	705a      	strb	r2, [r3, #1]
		
	while(true) {
		if (usart_read_buffer_wait(&usart_instance, frame, sizeof(frame)) == STATUS_OK) {
    4a4c:	4d0d      	ldr	r5, [pc, #52]	; (4a84 <receive_frame+0x44>)
    4a4e:	4c0e      	ldr	r4, [pc, #56]	; (4a88 <receive_frame+0x48>)
    4a50:	2202      	movs	r2, #2
    4a52:	a901      	add	r1, sp, #4
    4a54:	0028      	movs	r0, r5
    4a56:	47a0      	blx	r4
    4a58:	2800      	cmp	r0, #0
    4a5a:	d1f9      	bne.n	4a50 <receive_frame+0x10>
    4a5c:	2280      	movs	r2, #128	; 0x80
    4a5e:	0312      	lsls	r2, r2, #12
    4a60:	4b0a      	ldr	r3, [pc, #40]	; (4a8c <receive_frame+0x4c>)
    4a62:	61da      	str	r2, [r3, #28]
			LED_Toggle(LED0);
			
			image_frame.height = frame[0];
    4a64:	aa01      	add	r2, sp, #4
    4a66:	7811      	ldrb	r1, [r2, #0]
    4a68:	4b09      	ldr	r3, [pc, #36]	; (4a90 <receive_frame+0x50>)
    4a6a:	7019      	strb	r1, [r3, #0]
			image_frame.width = frame[1];
    4a6c:	7852      	ldrb	r2, [r2, #1]
    4a6e:	705a      	strb	r2, [r3, #1]
			
			for(int i = 0; i<2;i++) {
				r_data[0][i] = frame[i];
    4a70:	4b08      	ldr	r3, [pc, #32]	; (4a94 <receive_frame+0x54>)
    4a72:	7019      	strb	r1, [r3, #0]
    4a74:	705a      	strb	r2, [r3, #1]
			}
			
			usart_write_buffer_wait(&usart_instance, ack, sizeof(ack));
    4a76:	2205      	movs	r2, #5
    4a78:	4907      	ldr	r1, [pc, #28]	; (4a98 <receive_frame+0x58>)
    4a7a:	4802      	ldr	r0, [pc, #8]	; (4a84 <receive_frame+0x44>)
    4a7c:	4b07      	ldr	r3, [pc, #28]	; (4a9c <receive_frame+0x5c>)
    4a7e:	4798      	blx	r3
			break;
		}
	}
}
    4a80:	b003      	add	sp, #12
    4a82:	bd30      	pop	{r4, r5, pc}
    4a84:	200008e4 	.word	0x200008e4
    4a88:	000011b9 	.word	0x000011b9
    4a8c:	41004400 	.word	0x41004400
    4a90:	200008e0 	.word	0x200008e0
    4a94:	20000918 	.word	0x20000918
    4a98:	2000000c 	.word	0x2000000c
    4a9c:	00001101 	.word	0x00001101

00004aa0 <receive_picture>:

void receive_picture () {
    4aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	bool recvflag = true;
	bool sendflag = false;
	
	int line_num = 1;
    4aa2:	2501      	movs	r5, #1
	while (true) {
		
		if(recvflag) {
			if (usart_read_buffer_wait(&usart_instance, r_data[line_num], sizeof(r_data[line_num])) == STATUS_OK) {
    4aa4:	4f0d      	ldr	r7, [pc, #52]	; (4adc <receive_picture+0x3c>)
    4aa6:	4c0e      	ldr	r4, [pc, #56]	; (4ae0 <receive_picture+0x40>)
    4aa8:	4e0e      	ldr	r6, [pc, #56]	; (4ae4 <receive_picture+0x44>)
    4aaa:	0169      	lsls	r1, r5, #5
    4aac:	1b49      	subs	r1, r1, r5
    4aae:	19c9      	adds	r1, r1, r7
    4ab0:	221f      	movs	r2, #31
    4ab2:	0020      	movs	r0, r4
    4ab4:	47b0      	blx	r6
    4ab6:	2800      	cmp	r0, #0
    4ab8:	d1f7      	bne.n	4aaa <receive_picture+0xa>
    4aba:	2280      	movs	r2, #128	; 0x80
    4abc:	0312      	lsls	r2, r2, #12
    4abe:	4b0a      	ldr	r3, [pc, #40]	; (4ae8 <receive_picture+0x48>)
    4ac0:	61da      	str	r2, [r3, #28]
				LED_Toggle(LED0);
				
				recvflag = false;
				sendflag = true;
				
				line_num++;
    4ac2:	3501      	adds	r5, #1
			}
		}
		
		if(sendflag) {
			usart_write_buffer_wait(&usart_instance, ack, sizeof(ack));
    4ac4:	2205      	movs	r2, #5
    4ac6:	4909      	ldr	r1, [pc, #36]	; (4aec <receive_picture+0x4c>)
    4ac8:	4805      	ldr	r0, [pc, #20]	; (4ae0 <receive_picture+0x40>)
    4aca:	4b09      	ldr	r3, [pc, #36]	; (4af0 <receive_picture+0x50>)
    4acc:	4798      	blx	r3
			
			sendflag = false;
			recvflag = true;
			
			if(line_num >= image_frame.height + 1) {
    4ace:	4b09      	ldr	r3, [pc, #36]	; (4af4 <receive_picture+0x54>)
    4ad0:	781b      	ldrb	r3, [r3, #0]
    4ad2:	3301      	adds	r3, #1
    4ad4:	429d      	cmp	r5, r3
    4ad6:	dbe8      	blt.n	4aaa <receive_picture+0xa>
				line_num = 1;
				break;
			}
		}
	}
}
    4ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4ada:	46c0      	nop			; (mov r8, r8)
    4adc:	20000918 	.word	0x20000918
    4ae0:	200008e4 	.word	0x200008e4
    4ae4:	000011b9 	.word	0x000011b9
    4ae8:	41004400 	.word	0x41004400
    4aec:	2000000c 	.word	0x2000000c
    4af0:	00001101 	.word	0x00001101
    4af4:	200008e0 	.word	0x200008e0

00004af8 <main>:

int main (void)
{
    4af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	irq_initialize_vectors();
	system_init();
    4afa:	4b22      	ldr	r3, [pc, #136]	; (4b84 <main+0x8c>)
    4afc:	4798      	blx	r3
	delay_init();
    4afe:	4b22      	ldr	r3, [pc, #136]	; (4b88 <main+0x90>)
    4b00:	4798      	blx	r3
	SYS_Init();
    4b02:	4b22      	ldr	r3, [pc, #136]	; (4b8c <main+0x94>)
    4b04:	4798      	blx	r3
	
	configure_usart();
    4b06:	4b22      	ldr	r3, [pc, #136]	; (4b90 <main+0x98>)
    4b08:	4798      	blx	r3
	cpu_irq_enable();
    4b0a:	2401      	movs	r4, #1
    4b0c:	4b21      	ldr	r3, [pc, #132]	; (4b94 <main+0x9c>)
    4b0e:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4b10:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4b14:	b662      	cpsie	i
		line_count = 0;
	}
}

static void radioInit(void) {
	NWK_SetAddr(ARTIST_GROUND_ADDR);  // 
    4b16:	200a      	movs	r0, #10
    4b18:	4b1f      	ldr	r3, [pc, #124]	; (4b98 <main+0xa0>)
    4b1a:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
    4b1c:	481f      	ldr	r0, [pc, #124]	; (4b9c <main+0xa4>)
    4b1e:	4b20      	ldr	r3, [pc, #128]	; (4ba0 <main+0xa8>)
    4b20:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
    4b22:	200e      	movs	r0, #14
    4b24:	4b1f      	ldr	r3, [pc, #124]	; (4ba4 <main+0xac>)
    4b26:	4798      	blx	r3
	PHY_SetRxState(true);
    4b28:	2001      	movs	r0, #1
    4b2a:	4b1f      	ldr	r3, [pc, #124]	; (4ba8 <main+0xb0>)
    4b2c:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
    4b2e:	491f      	ldr	r1, [pc, #124]	; (4bac <main+0xb4>)
    4b30:	2001      	movs	r0, #1
    4b32:	4b1f      	ldr	r3, [pc, #124]	; (4bb0 <main+0xb8>)
    4b34:	4798      	blx	r3
	
	sendT.interval = 600; //interval 200ms , periodic 200ms   
    4b36:	4b1f      	ldr	r3, [pc, #124]	; (4bb4 <main+0xbc>)
    4b38:	2296      	movs	r2, #150	; 0x96
    4b3a:	0092      	lsls	r2, r2, #2
    4b3c:	609a      	str	r2, [r3, #8]
	sendT.mode =SYS_TIMER_PERIODIC_MODE;
    4b3e:	731c      	strb	r4, [r3, #12]
	sendT.handler = sendArtistPKT;
    4b40:	4a1d      	ldr	r2, [pc, #116]	; (4bb8 <main+0xc0>)
    4b42:	611a      	str	r2, [r3, #16]
	
	sendM.interval = 300;
    4b44:	4b1d      	ldr	r3, [pc, #116]	; (4bbc <main+0xc4>)
    4b46:	2296      	movs	r2, #150	; 0x96
    4b48:	0052      	lsls	r2, r2, #1
    4b4a:	609a      	str	r2, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
    4b4c:	2200      	movs	r2, #0
    4b4e:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendArtistMode;
    4b50:	4a1b      	ldr	r2, [pc, #108]	; (4bc0 <main+0xc8>)
    4b52:	611a      	str	r2, [r3, #16]
	cpu_irq_enable();
	
	radioInit();
	
	while(true) {
		SYS_TaskHandler();
    4b54:	4e1b      	ldr	r6, [pc, #108]	; (4bc4 <main+0xcc>)
		receive_mode();
    4b56:	4d1c      	ldr	r5, [pc, #112]	; (4bc8 <main+0xd0>)
		
		if(artistMode[4] == 0x03) {
    4b58:	4c1c      	ldr	r4, [pc, #112]	; (4bcc <main+0xd4>)
	cpu_irq_enable();
	
	radioInit();
	
	while(true) {
		SYS_TaskHandler();
    4b5a:	47b0      	blx	r6
		receive_mode();
    4b5c:	47a8      	blx	r5
		
		if(artistMode[4] == 0x03) {
    4b5e:	7923      	ldrb	r3, [r4, #4]
    4b60:	2b03      	cmp	r3, #3
    4b62:	d109      	bne.n	4b78 <main+0x80>
			receive_frame();
    4b64:	4b1a      	ldr	r3, [pc, #104]	; (4bd0 <main+0xd8>)
    4b66:	4798      	blx	r3
			receive_picture();	
    4b68:	4b1a      	ldr	r3, [pc, #104]	; (4bd4 <main+0xdc>)
    4b6a:	4798      	blx	r3
			
			SYS_TimerStart(&sendM);
    4b6c:	4813      	ldr	r0, [pc, #76]	; (4bbc <main+0xc4>)
    4b6e:	4f1a      	ldr	r7, [pc, #104]	; (4bd8 <main+0xe0>)
    4b70:	47b8      	blx	r7
			SYS_TimerStart(&sendT);	
    4b72:	4810      	ldr	r0, [pc, #64]	; (4bb4 <main+0xbc>)
    4b74:	47b8      	blx	r7
    4b76:	e7f0      	b.n	4b5a <main+0x62>
		}
		else if(artistMode[4] == 0x04) {
    4b78:	2b04      	cmp	r3, #4
    4b7a:	d1ee      	bne.n	4b5a <main+0x62>
			SYS_TimerStart(&sendM);
    4b7c:	480f      	ldr	r0, [pc, #60]	; (4bbc <main+0xc4>)
    4b7e:	4b16      	ldr	r3, [pc, #88]	; (4bd8 <main+0xe0>)
    4b80:	4798      	blx	r3
    4b82:	e7ea      	b.n	4b5a <main+0x62>
    4b84:	00001c6d 	.word	0x00001c6d
    4b88:	00000115 	.word	0x00000115
    4b8c:	000036ed 	.word	0x000036ed
    4b90:	00004841 	.word	0x00004841
    4b94:	20000008 	.word	0x20000008
    4b98:	000022ad 	.word	0x000022ad
    4b9c:	00004567 	.word	0x00004567
    4ba0:	000022c1 	.word	0x000022c1
    4ba4:	00003545 	.word	0x00003545
    4ba8:	00003531 	.word	0x00003531
    4bac:	00004795 	.word	0x00004795
    4bb0:	000022d5 	.word	0x000022d5
    4bb4:	20000700 	.word	0x20000700
    4bb8:	000047b9 	.word	0x000047b9
    4bbc:	20000714 	.word	0x20000714
    4bc0:	00004755 	.word	0x00004755
    4bc4:	00003711 	.word	0x00003711
    4bc8:	00004985 	.word	0x00004985
    4bcc:	20000cdc 	.word	0x20000cdc
    4bd0:	00004a41 	.word	0x00004a41
    4bd4:	00004aa1 	.word	0x00004aa1
    4bd8:	00003869 	.word	0x00003869

00004bdc <common_tc_delay>:
    4bdc:	b510      	push	{r4, lr}
    4bde:	1c04      	adds	r4, r0, #0
    4be0:	4b13      	ldr	r3, [pc, #76]	; (4c30 <common_tc_delay+0x54>)
    4be2:	4798      	blx	r3
    4be4:	4b13      	ldr	r3, [pc, #76]	; (4c34 <common_tc_delay+0x58>)
    4be6:	781a      	ldrb	r2, [r3, #0]
    4be8:	4362      	muls	r2, r4
    4bea:	1881      	adds	r1, r0, r2
    4bec:	4b12      	ldr	r3, [pc, #72]	; (4c38 <common_tc_delay+0x5c>)
    4bee:	6059      	str	r1, [r3, #4]
    4bf0:	6859      	ldr	r1, [r3, #4]
    4bf2:	0c09      	lsrs	r1, r1, #16
    4bf4:	6059      	str	r1, [r3, #4]
    4bf6:	685b      	ldr	r3, [r3, #4]
    4bf8:	2b00      	cmp	r3, #0
    4bfa:	d007      	beq.n	4c0c <common_tc_delay+0x30>
    4bfc:	4b0e      	ldr	r3, [pc, #56]	; (4c38 <common_tc_delay+0x5c>)
    4bfe:	6859      	ldr	r1, [r3, #4]
    4c00:	3201      	adds	r2, #1
    4c02:	1880      	adds	r0, r0, r2
    4c04:	8118      	strh	r0, [r3, #8]
    4c06:	4b0d      	ldr	r3, [pc, #52]	; (4c3c <common_tc_delay+0x60>)
    4c08:	4798      	blx	r3
    4c0a:	e004      	b.n	4c16 <common_tc_delay+0x3a>
    4c0c:	1882      	adds	r2, r0, r2
    4c0e:	4b0a      	ldr	r3, [pc, #40]	; (4c38 <common_tc_delay+0x5c>)
    4c10:	811a      	strh	r2, [r3, #8]
    4c12:	4b0b      	ldr	r3, [pc, #44]	; (4c40 <common_tc_delay+0x64>)
    4c14:	4798      	blx	r3
    4c16:	4b08      	ldr	r3, [pc, #32]	; (4c38 <common_tc_delay+0x5c>)
    4c18:	891b      	ldrh	r3, [r3, #8]
    4c1a:	2b63      	cmp	r3, #99	; 0x63
    4c1c:	d802      	bhi.n	4c24 <common_tc_delay+0x48>
    4c1e:	3364      	adds	r3, #100	; 0x64
    4c20:	4a05      	ldr	r2, [pc, #20]	; (4c38 <common_tc_delay+0x5c>)
    4c22:	8113      	strh	r3, [r2, #8]
    4c24:	4b04      	ldr	r3, [pc, #16]	; (4c38 <common_tc_delay+0x5c>)
    4c26:	8918      	ldrh	r0, [r3, #8]
    4c28:	4b06      	ldr	r3, [pc, #24]	; (4c44 <common_tc_delay+0x68>)
    4c2a:	4798      	blx	r3
    4c2c:	bd10      	pop	{r4, pc}
    4c2e:	46c0      	nop			; (mov r8, r8)
    4c30:	00003925 	.word	0x00003925
    4c34:	20000ce1 	.word	0x20000ce1
    4c38:	20000750 	.word	0x20000750
    4c3c:	00003939 	.word	0x00003939
    4c40:	0000394d 	.word	0x0000394d
    4c44:	00003989 	.word	0x00003989

00004c48 <common_tc_init>:
    4c48:	b508      	push	{r3, lr}
    4c4a:	2200      	movs	r2, #0
    4c4c:	4b03      	ldr	r3, [pc, #12]	; (4c5c <common_tc_init+0x14>)
    4c4e:	701a      	strb	r2, [r3, #0]
    4c50:	4b03      	ldr	r3, [pc, #12]	; (4c60 <common_tc_init+0x18>)
    4c52:	4798      	blx	r3
    4c54:	4b03      	ldr	r3, [pc, #12]	; (4c64 <common_tc_init+0x1c>)
    4c56:	7018      	strb	r0, [r3, #0]
    4c58:	bd08      	pop	{r3, pc}
    4c5a:	46c0      	nop			; (mov r8, r8)
    4c5c:	20000750 	.word	0x20000750
    4c60:	000039a1 	.word	0x000039a1
    4c64:	20000ce1 	.word	0x20000ce1

00004c68 <tmr_ovf_callback>:
    4c68:	b508      	push	{r3, lr}
    4c6a:	4b0e      	ldr	r3, [pc, #56]	; (4ca4 <tmr_ovf_callback+0x3c>)
    4c6c:	685b      	ldr	r3, [r3, #4]
    4c6e:	2b00      	cmp	r3, #0
    4c70:	d007      	beq.n	4c82 <tmr_ovf_callback+0x1a>
    4c72:	4a0c      	ldr	r2, [pc, #48]	; (4ca4 <tmr_ovf_callback+0x3c>)
    4c74:	6853      	ldr	r3, [r2, #4]
    4c76:	3b01      	subs	r3, #1
    4c78:	6053      	str	r3, [r2, #4]
    4c7a:	2b00      	cmp	r3, #0
    4c7c:	d101      	bne.n	4c82 <tmr_ovf_callback+0x1a>
    4c7e:	4b0a      	ldr	r3, [pc, #40]	; (4ca8 <tmr_ovf_callback+0x40>)
    4c80:	4798      	blx	r3
    4c82:	4a08      	ldr	r2, [pc, #32]	; (4ca4 <tmr_ovf_callback+0x3c>)
    4c84:	7813      	ldrb	r3, [r2, #0]
    4c86:	3301      	adds	r3, #1
    4c88:	b2db      	uxtb	r3, r3
    4c8a:	7013      	strb	r3, [r2, #0]
    4c8c:	4a07      	ldr	r2, [pc, #28]	; (4cac <tmr_ovf_callback+0x44>)
    4c8e:	7812      	ldrb	r2, [r2, #0]
    4c90:	429a      	cmp	r2, r3
    4c92:	d806      	bhi.n	4ca2 <tmr_ovf_callback+0x3a>
    4c94:	4b03      	ldr	r3, [pc, #12]	; (4ca4 <tmr_ovf_callback+0x3c>)
    4c96:	2200      	movs	r2, #0
    4c98:	701a      	strb	r2, [r3, #0]
    4c9a:	68db      	ldr	r3, [r3, #12]
    4c9c:	2b00      	cmp	r3, #0
    4c9e:	d000      	beq.n	4ca2 <tmr_ovf_callback+0x3a>
    4ca0:	4798      	blx	r3
    4ca2:	bd08      	pop	{r3, pc}
    4ca4:	20000750 	.word	0x20000750
    4ca8:	0000394d 	.word	0x0000394d
    4cac:	20000ce1 	.word	0x20000ce1

00004cb0 <tmr_cca_callback>:
    4cb0:	b508      	push	{r3, lr}
    4cb2:	4b04      	ldr	r3, [pc, #16]	; (4cc4 <tmr_cca_callback+0x14>)
    4cb4:	4798      	blx	r3
    4cb6:	4b04      	ldr	r3, [pc, #16]	; (4cc8 <tmr_cca_callback+0x18>)
    4cb8:	691b      	ldr	r3, [r3, #16]
    4cba:	2b00      	cmp	r3, #0
    4cbc:	d000      	beq.n	4cc0 <tmr_cca_callback+0x10>
    4cbe:	4798      	blx	r3
    4cc0:	bd08      	pop	{r3, pc}
    4cc2:	46c0      	nop			; (mov r8, r8)
    4cc4:	00003939 	.word	0x00003939
    4cc8:	20000750 	.word	0x20000750

00004ccc <set_common_tc_expiry_callback>:
    4ccc:	4b01      	ldr	r3, [pc, #4]	; (4cd4 <set_common_tc_expiry_callback+0x8>)
    4cce:	6118      	str	r0, [r3, #16]
    4cd0:	4770      	bx	lr
    4cd2:	46c0      	nop			; (mov r8, r8)
    4cd4:	20000750 	.word	0x20000750

00004cd8 <__aeabi_uidiv>:
    4cd8:	2200      	movs	r2, #0
    4cda:	0843      	lsrs	r3, r0, #1
    4cdc:	428b      	cmp	r3, r1
    4cde:	d374      	bcc.n	4dca <__aeabi_uidiv+0xf2>
    4ce0:	0903      	lsrs	r3, r0, #4
    4ce2:	428b      	cmp	r3, r1
    4ce4:	d35f      	bcc.n	4da6 <__aeabi_uidiv+0xce>
    4ce6:	0a03      	lsrs	r3, r0, #8
    4ce8:	428b      	cmp	r3, r1
    4cea:	d344      	bcc.n	4d76 <__aeabi_uidiv+0x9e>
    4cec:	0b03      	lsrs	r3, r0, #12
    4cee:	428b      	cmp	r3, r1
    4cf0:	d328      	bcc.n	4d44 <__aeabi_uidiv+0x6c>
    4cf2:	0c03      	lsrs	r3, r0, #16
    4cf4:	428b      	cmp	r3, r1
    4cf6:	d30d      	bcc.n	4d14 <__aeabi_uidiv+0x3c>
    4cf8:	22ff      	movs	r2, #255	; 0xff
    4cfa:	0209      	lsls	r1, r1, #8
    4cfc:	ba12      	rev	r2, r2
    4cfe:	0c03      	lsrs	r3, r0, #16
    4d00:	428b      	cmp	r3, r1
    4d02:	d302      	bcc.n	4d0a <__aeabi_uidiv+0x32>
    4d04:	1212      	asrs	r2, r2, #8
    4d06:	0209      	lsls	r1, r1, #8
    4d08:	d065      	beq.n	4dd6 <__aeabi_uidiv+0xfe>
    4d0a:	0b03      	lsrs	r3, r0, #12
    4d0c:	428b      	cmp	r3, r1
    4d0e:	d319      	bcc.n	4d44 <__aeabi_uidiv+0x6c>
    4d10:	e000      	b.n	4d14 <__aeabi_uidiv+0x3c>
    4d12:	0a09      	lsrs	r1, r1, #8
    4d14:	0bc3      	lsrs	r3, r0, #15
    4d16:	428b      	cmp	r3, r1
    4d18:	d301      	bcc.n	4d1e <__aeabi_uidiv+0x46>
    4d1a:	03cb      	lsls	r3, r1, #15
    4d1c:	1ac0      	subs	r0, r0, r3
    4d1e:	4152      	adcs	r2, r2
    4d20:	0b83      	lsrs	r3, r0, #14
    4d22:	428b      	cmp	r3, r1
    4d24:	d301      	bcc.n	4d2a <__aeabi_uidiv+0x52>
    4d26:	038b      	lsls	r3, r1, #14
    4d28:	1ac0      	subs	r0, r0, r3
    4d2a:	4152      	adcs	r2, r2
    4d2c:	0b43      	lsrs	r3, r0, #13
    4d2e:	428b      	cmp	r3, r1
    4d30:	d301      	bcc.n	4d36 <__aeabi_uidiv+0x5e>
    4d32:	034b      	lsls	r3, r1, #13
    4d34:	1ac0      	subs	r0, r0, r3
    4d36:	4152      	adcs	r2, r2
    4d38:	0b03      	lsrs	r3, r0, #12
    4d3a:	428b      	cmp	r3, r1
    4d3c:	d301      	bcc.n	4d42 <__aeabi_uidiv+0x6a>
    4d3e:	030b      	lsls	r3, r1, #12
    4d40:	1ac0      	subs	r0, r0, r3
    4d42:	4152      	adcs	r2, r2
    4d44:	0ac3      	lsrs	r3, r0, #11
    4d46:	428b      	cmp	r3, r1
    4d48:	d301      	bcc.n	4d4e <__aeabi_uidiv+0x76>
    4d4a:	02cb      	lsls	r3, r1, #11
    4d4c:	1ac0      	subs	r0, r0, r3
    4d4e:	4152      	adcs	r2, r2
    4d50:	0a83      	lsrs	r3, r0, #10
    4d52:	428b      	cmp	r3, r1
    4d54:	d301      	bcc.n	4d5a <__aeabi_uidiv+0x82>
    4d56:	028b      	lsls	r3, r1, #10
    4d58:	1ac0      	subs	r0, r0, r3
    4d5a:	4152      	adcs	r2, r2
    4d5c:	0a43      	lsrs	r3, r0, #9
    4d5e:	428b      	cmp	r3, r1
    4d60:	d301      	bcc.n	4d66 <__aeabi_uidiv+0x8e>
    4d62:	024b      	lsls	r3, r1, #9
    4d64:	1ac0      	subs	r0, r0, r3
    4d66:	4152      	adcs	r2, r2
    4d68:	0a03      	lsrs	r3, r0, #8
    4d6a:	428b      	cmp	r3, r1
    4d6c:	d301      	bcc.n	4d72 <__aeabi_uidiv+0x9a>
    4d6e:	020b      	lsls	r3, r1, #8
    4d70:	1ac0      	subs	r0, r0, r3
    4d72:	4152      	adcs	r2, r2
    4d74:	d2cd      	bcs.n	4d12 <__aeabi_uidiv+0x3a>
    4d76:	09c3      	lsrs	r3, r0, #7
    4d78:	428b      	cmp	r3, r1
    4d7a:	d301      	bcc.n	4d80 <__aeabi_uidiv+0xa8>
    4d7c:	01cb      	lsls	r3, r1, #7
    4d7e:	1ac0      	subs	r0, r0, r3
    4d80:	4152      	adcs	r2, r2
    4d82:	0983      	lsrs	r3, r0, #6
    4d84:	428b      	cmp	r3, r1
    4d86:	d301      	bcc.n	4d8c <__aeabi_uidiv+0xb4>
    4d88:	018b      	lsls	r3, r1, #6
    4d8a:	1ac0      	subs	r0, r0, r3
    4d8c:	4152      	adcs	r2, r2
    4d8e:	0943      	lsrs	r3, r0, #5
    4d90:	428b      	cmp	r3, r1
    4d92:	d301      	bcc.n	4d98 <__aeabi_uidiv+0xc0>
    4d94:	014b      	lsls	r3, r1, #5
    4d96:	1ac0      	subs	r0, r0, r3
    4d98:	4152      	adcs	r2, r2
    4d9a:	0903      	lsrs	r3, r0, #4
    4d9c:	428b      	cmp	r3, r1
    4d9e:	d301      	bcc.n	4da4 <__aeabi_uidiv+0xcc>
    4da0:	010b      	lsls	r3, r1, #4
    4da2:	1ac0      	subs	r0, r0, r3
    4da4:	4152      	adcs	r2, r2
    4da6:	08c3      	lsrs	r3, r0, #3
    4da8:	428b      	cmp	r3, r1
    4daa:	d301      	bcc.n	4db0 <__aeabi_uidiv+0xd8>
    4dac:	00cb      	lsls	r3, r1, #3
    4dae:	1ac0      	subs	r0, r0, r3
    4db0:	4152      	adcs	r2, r2
    4db2:	0883      	lsrs	r3, r0, #2
    4db4:	428b      	cmp	r3, r1
    4db6:	d301      	bcc.n	4dbc <__aeabi_uidiv+0xe4>
    4db8:	008b      	lsls	r3, r1, #2
    4dba:	1ac0      	subs	r0, r0, r3
    4dbc:	4152      	adcs	r2, r2
    4dbe:	0843      	lsrs	r3, r0, #1
    4dc0:	428b      	cmp	r3, r1
    4dc2:	d301      	bcc.n	4dc8 <__aeabi_uidiv+0xf0>
    4dc4:	004b      	lsls	r3, r1, #1
    4dc6:	1ac0      	subs	r0, r0, r3
    4dc8:	4152      	adcs	r2, r2
    4dca:	1a41      	subs	r1, r0, r1
    4dcc:	d200      	bcs.n	4dd0 <__aeabi_uidiv+0xf8>
    4dce:	4601      	mov	r1, r0
    4dd0:	4152      	adcs	r2, r2
    4dd2:	4610      	mov	r0, r2
    4dd4:	4770      	bx	lr
    4dd6:	e7ff      	b.n	4dd8 <__aeabi_uidiv+0x100>
    4dd8:	b501      	push	{r0, lr}
    4dda:	2000      	movs	r0, #0
    4ddc:	f000 f806 	bl	4dec <__aeabi_idiv0>
    4de0:	bd02      	pop	{r1, pc}
    4de2:	46c0      	nop			; (mov r8, r8)

00004de4 <__aeabi_uidivmod>:
    4de4:	2900      	cmp	r1, #0
    4de6:	d0f7      	beq.n	4dd8 <__aeabi_uidiv+0x100>
    4de8:	e776      	b.n	4cd8 <__aeabi_uidiv>
    4dea:	4770      	bx	lr

00004dec <__aeabi_idiv0>:
    4dec:	4770      	bx	lr
    4dee:	46c0      	nop			; (mov r8, r8)

00004df0 <__aeabi_lmul>:
    4df0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4df2:	464f      	mov	r7, r9
    4df4:	4646      	mov	r6, r8
    4df6:	b4c0      	push	{r6, r7}
    4df8:	0416      	lsls	r6, r2, #16
    4dfa:	0c36      	lsrs	r6, r6, #16
    4dfc:	4699      	mov	r9, r3
    4dfe:	0033      	movs	r3, r6
    4e00:	0405      	lsls	r5, r0, #16
    4e02:	0c2c      	lsrs	r4, r5, #16
    4e04:	0c07      	lsrs	r7, r0, #16
    4e06:	0c15      	lsrs	r5, r2, #16
    4e08:	4363      	muls	r3, r4
    4e0a:	437e      	muls	r6, r7
    4e0c:	436f      	muls	r7, r5
    4e0e:	4365      	muls	r5, r4
    4e10:	0c1c      	lsrs	r4, r3, #16
    4e12:	19ad      	adds	r5, r5, r6
    4e14:	1964      	adds	r4, r4, r5
    4e16:	469c      	mov	ip, r3
    4e18:	42a6      	cmp	r6, r4
    4e1a:	d903      	bls.n	4e24 <__aeabi_lmul+0x34>
    4e1c:	2380      	movs	r3, #128	; 0x80
    4e1e:	025b      	lsls	r3, r3, #9
    4e20:	4698      	mov	r8, r3
    4e22:	4447      	add	r7, r8
    4e24:	4663      	mov	r3, ip
    4e26:	0c25      	lsrs	r5, r4, #16
    4e28:	19ef      	adds	r7, r5, r7
    4e2a:	041d      	lsls	r5, r3, #16
    4e2c:	464b      	mov	r3, r9
    4e2e:	434a      	muls	r2, r1
    4e30:	4343      	muls	r3, r0
    4e32:	0c2d      	lsrs	r5, r5, #16
    4e34:	0424      	lsls	r4, r4, #16
    4e36:	1964      	adds	r4, r4, r5
    4e38:	1899      	adds	r1, r3, r2
    4e3a:	19c9      	adds	r1, r1, r7
    4e3c:	0020      	movs	r0, r4
    4e3e:	bc0c      	pop	{r2, r3}
    4e40:	4690      	mov	r8, r2
    4e42:	4699      	mov	r9, r3
    4e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e46:	46c0      	nop			; (mov r8, r8)

00004e48 <__libc_init_array>:
    4e48:	4b0e      	ldr	r3, [pc, #56]	; (4e84 <__libc_init_array+0x3c>)
    4e4a:	b570      	push	{r4, r5, r6, lr}
    4e4c:	2500      	movs	r5, #0
    4e4e:	001e      	movs	r6, r3
    4e50:	4c0d      	ldr	r4, [pc, #52]	; (4e88 <__libc_init_array+0x40>)
    4e52:	1ae4      	subs	r4, r4, r3
    4e54:	10a4      	asrs	r4, r4, #2
    4e56:	42a5      	cmp	r5, r4
    4e58:	d004      	beq.n	4e64 <__libc_init_array+0x1c>
    4e5a:	00ab      	lsls	r3, r5, #2
    4e5c:	58f3      	ldr	r3, [r6, r3]
    4e5e:	4798      	blx	r3
    4e60:	3501      	adds	r5, #1
    4e62:	e7f8      	b.n	4e56 <__libc_init_array+0xe>
    4e64:	f001 f912 	bl	608c <_init>
    4e68:	4b08      	ldr	r3, [pc, #32]	; (4e8c <__libc_init_array+0x44>)
    4e6a:	2500      	movs	r5, #0
    4e6c:	001e      	movs	r6, r3
    4e6e:	4c08      	ldr	r4, [pc, #32]	; (4e90 <__libc_init_array+0x48>)
    4e70:	1ae4      	subs	r4, r4, r3
    4e72:	10a4      	asrs	r4, r4, #2
    4e74:	42a5      	cmp	r5, r4
    4e76:	d004      	beq.n	4e82 <__libc_init_array+0x3a>
    4e78:	00ab      	lsls	r3, r5, #2
    4e7a:	58f3      	ldr	r3, [r6, r3]
    4e7c:	4798      	blx	r3
    4e7e:	3501      	adds	r5, #1
    4e80:	e7f8      	b.n	4e74 <__libc_init_array+0x2c>
    4e82:	bd70      	pop	{r4, r5, r6, pc}
    4e84:	00006098 	.word	0x00006098
    4e88:	00006098 	.word	0x00006098
    4e8c:	00006098 	.word	0x00006098
    4e90:	0000609c 	.word	0x0000609c

00004e94 <memcpy>:
    4e94:	2300      	movs	r3, #0
    4e96:	b510      	push	{r4, lr}
    4e98:	429a      	cmp	r2, r3
    4e9a:	d003      	beq.n	4ea4 <memcpy+0x10>
    4e9c:	5ccc      	ldrb	r4, [r1, r3]
    4e9e:	54c4      	strb	r4, [r0, r3]
    4ea0:	3301      	adds	r3, #1
    4ea2:	e7f9      	b.n	4e98 <memcpy+0x4>
    4ea4:	bd10      	pop	{r4, pc}

00004ea6 <memset>:
    4ea6:	0003      	movs	r3, r0
    4ea8:	1882      	adds	r2, r0, r2
    4eaa:	4293      	cmp	r3, r2
    4eac:	d002      	beq.n	4eb4 <memset+0xe>
    4eae:	7019      	strb	r1, [r3, #0]
    4eb0:	3301      	adds	r3, #1
    4eb2:	e7fa      	b.n	4eaa <memset+0x4>
    4eb4:	4770      	bx	lr
	...

00004eb8 <iprintf>:
    4eb8:	b40f      	push	{r0, r1, r2, r3}
    4eba:	4b0b      	ldr	r3, [pc, #44]	; (4ee8 <iprintf+0x30>)
    4ebc:	b513      	push	{r0, r1, r4, lr}
    4ebe:	681c      	ldr	r4, [r3, #0]
    4ec0:	2c00      	cmp	r4, #0
    4ec2:	d005      	beq.n	4ed0 <iprintf+0x18>
    4ec4:	69a3      	ldr	r3, [r4, #24]
    4ec6:	2b00      	cmp	r3, #0
    4ec8:	d102      	bne.n	4ed0 <iprintf+0x18>
    4eca:	0020      	movs	r0, r4
    4ecc:	f000 fa02 	bl	52d4 <__sinit>
    4ed0:	ab05      	add	r3, sp, #20
    4ed2:	9a04      	ldr	r2, [sp, #16]
    4ed4:	68a1      	ldr	r1, [r4, #8]
    4ed6:	0020      	movs	r0, r4
    4ed8:	9301      	str	r3, [sp, #4]
    4eda:	f000 fbc1 	bl	5660 <_vfiprintf_r>
    4ede:	bc16      	pop	{r1, r2, r4}
    4ee0:	bc08      	pop	{r3}
    4ee2:	b004      	add	sp, #16
    4ee4:	4718      	bx	r3
    4ee6:	46c0      	nop			; (mov r8, r8)
    4ee8:	20000074 	.word	0x20000074

00004eec <rand>:
    4eec:	4b15      	ldr	r3, [pc, #84]	; (4f44 <rand+0x58>)
    4eee:	b510      	push	{r4, lr}
    4ef0:	681c      	ldr	r4, [r3, #0]
    4ef2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4ef4:	2b00      	cmp	r3, #0
    4ef6:	d115      	bne.n	4f24 <rand+0x38>
    4ef8:	2018      	movs	r0, #24
    4efa:	f000 fae3 	bl	54c4 <malloc>
    4efe:	4b12      	ldr	r3, [pc, #72]	; (4f48 <rand+0x5c>)
    4f00:	63a0      	str	r0, [r4, #56]	; 0x38
    4f02:	8003      	strh	r3, [r0, #0]
    4f04:	4b11      	ldr	r3, [pc, #68]	; (4f4c <rand+0x60>)
    4f06:	2201      	movs	r2, #1
    4f08:	8043      	strh	r3, [r0, #2]
    4f0a:	4b11      	ldr	r3, [pc, #68]	; (4f50 <rand+0x64>)
    4f0c:	8083      	strh	r3, [r0, #4]
    4f0e:	4b11      	ldr	r3, [pc, #68]	; (4f54 <rand+0x68>)
    4f10:	80c3      	strh	r3, [r0, #6]
    4f12:	4b11      	ldr	r3, [pc, #68]	; (4f58 <rand+0x6c>)
    4f14:	8103      	strh	r3, [r0, #8]
    4f16:	2305      	movs	r3, #5
    4f18:	8143      	strh	r3, [r0, #10]
    4f1a:	3306      	adds	r3, #6
    4f1c:	8183      	strh	r3, [r0, #12]
    4f1e:	2300      	movs	r3, #0
    4f20:	6102      	str	r2, [r0, #16]
    4f22:	6143      	str	r3, [r0, #20]
    4f24:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    4f26:	4a0d      	ldr	r2, [pc, #52]	; (4f5c <rand+0x70>)
    4f28:	6920      	ldr	r0, [r4, #16]
    4f2a:	6961      	ldr	r1, [r4, #20]
    4f2c:	4b0c      	ldr	r3, [pc, #48]	; (4f60 <rand+0x74>)
    4f2e:	f7ff ff5f 	bl	4df0 <__aeabi_lmul>
    4f32:	2201      	movs	r2, #1
    4f34:	2300      	movs	r3, #0
    4f36:	1880      	adds	r0, r0, r2
    4f38:	4159      	adcs	r1, r3
    4f3a:	6120      	str	r0, [r4, #16]
    4f3c:	6161      	str	r1, [r4, #20]
    4f3e:	0048      	lsls	r0, r1, #1
    4f40:	0840      	lsrs	r0, r0, #1
    4f42:	bd10      	pop	{r4, pc}
    4f44:	20000074 	.word	0x20000074
    4f48:	0000330e 	.word	0x0000330e
    4f4c:	ffffabcd 	.word	0xffffabcd
    4f50:	00001234 	.word	0x00001234
    4f54:	ffffe66d 	.word	0xffffe66d
    4f58:	ffffdeec 	.word	0xffffdeec
    4f5c:	4c957f2d 	.word	0x4c957f2d
    4f60:	5851f42d 	.word	0x5851f42d

00004f64 <setbuf>:
    4f64:	424a      	negs	r2, r1
    4f66:	414a      	adcs	r2, r1
    4f68:	2380      	movs	r3, #128	; 0x80
    4f6a:	b510      	push	{r4, lr}
    4f6c:	0052      	lsls	r2, r2, #1
    4f6e:	00db      	lsls	r3, r3, #3
    4f70:	f000 f802 	bl	4f78 <setvbuf>
    4f74:	bd10      	pop	{r4, pc}
	...

00004f78 <setvbuf>:
    4f78:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f7a:	001d      	movs	r5, r3
    4f7c:	4b51      	ldr	r3, [pc, #324]	; (50c4 <setvbuf+0x14c>)
    4f7e:	b085      	sub	sp, #20
    4f80:	681e      	ldr	r6, [r3, #0]
    4f82:	0004      	movs	r4, r0
    4f84:	000f      	movs	r7, r1
    4f86:	9200      	str	r2, [sp, #0]
    4f88:	2e00      	cmp	r6, #0
    4f8a:	d005      	beq.n	4f98 <setvbuf+0x20>
    4f8c:	69b3      	ldr	r3, [r6, #24]
    4f8e:	2b00      	cmp	r3, #0
    4f90:	d102      	bne.n	4f98 <setvbuf+0x20>
    4f92:	0030      	movs	r0, r6
    4f94:	f000 f99e 	bl	52d4 <__sinit>
    4f98:	4b4b      	ldr	r3, [pc, #300]	; (50c8 <setvbuf+0x150>)
    4f9a:	429c      	cmp	r4, r3
    4f9c:	d101      	bne.n	4fa2 <setvbuf+0x2a>
    4f9e:	6874      	ldr	r4, [r6, #4]
    4fa0:	e008      	b.n	4fb4 <setvbuf+0x3c>
    4fa2:	4b4a      	ldr	r3, [pc, #296]	; (50cc <setvbuf+0x154>)
    4fa4:	429c      	cmp	r4, r3
    4fa6:	d101      	bne.n	4fac <setvbuf+0x34>
    4fa8:	68b4      	ldr	r4, [r6, #8]
    4faa:	e003      	b.n	4fb4 <setvbuf+0x3c>
    4fac:	4b48      	ldr	r3, [pc, #288]	; (50d0 <setvbuf+0x158>)
    4fae:	429c      	cmp	r4, r3
    4fb0:	d100      	bne.n	4fb4 <setvbuf+0x3c>
    4fb2:	68f4      	ldr	r4, [r6, #12]
    4fb4:	9b00      	ldr	r3, [sp, #0]
    4fb6:	2b02      	cmp	r3, #2
    4fb8:	d005      	beq.n	4fc6 <setvbuf+0x4e>
    4fba:	2b01      	cmp	r3, #1
    4fbc:	d900      	bls.n	4fc0 <setvbuf+0x48>
    4fbe:	e07c      	b.n	50ba <setvbuf+0x142>
    4fc0:	2d00      	cmp	r5, #0
    4fc2:	da00      	bge.n	4fc6 <setvbuf+0x4e>
    4fc4:	e079      	b.n	50ba <setvbuf+0x142>
    4fc6:	0021      	movs	r1, r4
    4fc8:	0030      	movs	r0, r6
    4fca:	f000 f915 	bl	51f8 <_fflush_r>
    4fce:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4fd0:	2900      	cmp	r1, #0
    4fd2:	d008      	beq.n	4fe6 <setvbuf+0x6e>
    4fd4:	0023      	movs	r3, r4
    4fd6:	3344      	adds	r3, #68	; 0x44
    4fd8:	4299      	cmp	r1, r3
    4fda:	d002      	beq.n	4fe2 <setvbuf+0x6a>
    4fdc:	0030      	movs	r0, r6
    4fde:	f000 fa7b 	bl	54d8 <_free_r>
    4fe2:	2300      	movs	r3, #0
    4fe4:	6363      	str	r3, [r4, #52]	; 0x34
    4fe6:	2300      	movs	r3, #0
    4fe8:	61a3      	str	r3, [r4, #24]
    4fea:	6063      	str	r3, [r4, #4]
    4fec:	89a3      	ldrh	r3, [r4, #12]
    4fee:	061b      	lsls	r3, r3, #24
    4ff0:	d503      	bpl.n	4ffa <setvbuf+0x82>
    4ff2:	6921      	ldr	r1, [r4, #16]
    4ff4:	0030      	movs	r0, r6
    4ff6:	f000 fa6f 	bl	54d8 <_free_r>
    4ffa:	89a2      	ldrh	r2, [r4, #12]
    4ffc:	4b35      	ldr	r3, [pc, #212]	; (50d4 <setvbuf+0x15c>)
    4ffe:	4013      	ands	r3, r2
    5000:	81a3      	strh	r3, [r4, #12]
    5002:	9b00      	ldr	r3, [sp, #0]
    5004:	2b02      	cmp	r3, #2
    5006:	d021      	beq.n	504c <setvbuf+0xd4>
    5008:	ab03      	add	r3, sp, #12
    500a:	aa02      	add	r2, sp, #8
    500c:	0021      	movs	r1, r4
    500e:	0030      	movs	r0, r6
    5010:	f000 f9f4 	bl	53fc <__swhatbuf_r>
    5014:	89a3      	ldrh	r3, [r4, #12]
    5016:	4318      	orrs	r0, r3
    5018:	81a0      	strh	r0, [r4, #12]
    501a:	2d00      	cmp	r5, #0
    501c:	d101      	bne.n	5022 <setvbuf+0xaa>
    501e:	9d02      	ldr	r5, [sp, #8]
    5020:	e001      	b.n	5026 <setvbuf+0xae>
    5022:	2f00      	cmp	r7, #0
    5024:	d125      	bne.n	5072 <setvbuf+0xfa>
    5026:	0028      	movs	r0, r5
    5028:	f000 fa4c 	bl	54c4 <malloc>
    502c:	9501      	str	r5, [sp, #4]
    502e:	1e07      	subs	r7, r0, #0
    5030:	d11a      	bne.n	5068 <setvbuf+0xf0>
    5032:	9b02      	ldr	r3, [sp, #8]
    5034:	9301      	str	r3, [sp, #4]
    5036:	42ab      	cmp	r3, r5
    5038:	d102      	bne.n	5040 <setvbuf+0xc8>
    503a:	2001      	movs	r0, #1
    503c:	4240      	negs	r0, r0
    503e:	e006      	b.n	504e <setvbuf+0xd6>
    5040:	9801      	ldr	r0, [sp, #4]
    5042:	f000 fa3f 	bl	54c4 <malloc>
    5046:	1e07      	subs	r7, r0, #0
    5048:	d10e      	bne.n	5068 <setvbuf+0xf0>
    504a:	e7f6      	b.n	503a <setvbuf+0xc2>
    504c:	2000      	movs	r0, #0
    504e:	2202      	movs	r2, #2
    5050:	89a3      	ldrh	r3, [r4, #12]
    5052:	4313      	orrs	r3, r2
    5054:	81a3      	strh	r3, [r4, #12]
    5056:	2300      	movs	r3, #0
    5058:	60a3      	str	r3, [r4, #8]
    505a:	0023      	movs	r3, r4
    505c:	3347      	adds	r3, #71	; 0x47
    505e:	6023      	str	r3, [r4, #0]
    5060:	6123      	str	r3, [r4, #16]
    5062:	2301      	movs	r3, #1
    5064:	6163      	str	r3, [r4, #20]
    5066:	e02a      	b.n	50be <setvbuf+0x146>
    5068:	2280      	movs	r2, #128	; 0x80
    506a:	89a3      	ldrh	r3, [r4, #12]
    506c:	9d01      	ldr	r5, [sp, #4]
    506e:	4313      	orrs	r3, r2
    5070:	81a3      	strh	r3, [r4, #12]
    5072:	69b3      	ldr	r3, [r6, #24]
    5074:	2b00      	cmp	r3, #0
    5076:	d102      	bne.n	507e <setvbuf+0x106>
    5078:	0030      	movs	r0, r6
    507a:	f000 f92b 	bl	52d4 <__sinit>
    507e:	9b00      	ldr	r3, [sp, #0]
    5080:	2b01      	cmp	r3, #1
    5082:	d103      	bne.n	508c <setvbuf+0x114>
    5084:	89a3      	ldrh	r3, [r4, #12]
    5086:	9a00      	ldr	r2, [sp, #0]
    5088:	431a      	orrs	r2, r3
    508a:	81a2      	strh	r2, [r4, #12]
    508c:	2308      	movs	r3, #8
    508e:	89a2      	ldrh	r2, [r4, #12]
    5090:	6027      	str	r7, [r4, #0]
    5092:	4013      	ands	r3, r2
    5094:	6127      	str	r7, [r4, #16]
    5096:	6165      	str	r5, [r4, #20]
    5098:	1e18      	subs	r0, r3, #0
    509a:	d00c      	beq.n	50b6 <setvbuf+0x13e>
    509c:	2301      	movs	r3, #1
    509e:	401a      	ands	r2, r3
    50a0:	2300      	movs	r3, #0
    50a2:	1e10      	subs	r0, r2, #0
    50a4:	4298      	cmp	r0, r3
    50a6:	d004      	beq.n	50b2 <setvbuf+0x13a>
    50a8:	426d      	negs	r5, r5
    50aa:	60a3      	str	r3, [r4, #8]
    50ac:	61a5      	str	r5, [r4, #24]
    50ae:	0018      	movs	r0, r3
    50b0:	e005      	b.n	50be <setvbuf+0x146>
    50b2:	60a5      	str	r5, [r4, #8]
    50b4:	e003      	b.n	50be <setvbuf+0x146>
    50b6:	60a3      	str	r3, [r4, #8]
    50b8:	e001      	b.n	50be <setvbuf+0x146>
    50ba:	2001      	movs	r0, #1
    50bc:	4240      	negs	r0, r0
    50be:	b005      	add	sp, #20
    50c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50c2:	46c0      	nop			; (mov r8, r8)
    50c4:	20000074 	.word	0x20000074
    50c8:	00005ff8 	.word	0x00005ff8
    50cc:	00006018 	.word	0x00006018
    50d0:	00006038 	.word	0x00006038
    50d4:	fffff35c 	.word	0xfffff35c

000050d8 <strcmp>:
    50d8:	7802      	ldrb	r2, [r0, #0]
    50da:	780b      	ldrb	r3, [r1, #0]
    50dc:	2a00      	cmp	r2, #0
    50de:	d003      	beq.n	50e8 <strcmp+0x10>
    50e0:	3001      	adds	r0, #1
    50e2:	3101      	adds	r1, #1
    50e4:	429a      	cmp	r2, r3
    50e6:	d0f7      	beq.n	50d8 <strcmp>
    50e8:	1ad0      	subs	r0, r2, r3
    50ea:	4770      	bx	lr

000050ec <__sflush_r>:
    50ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    50ee:	898a      	ldrh	r2, [r1, #12]
    50f0:	0005      	movs	r5, r0
    50f2:	000c      	movs	r4, r1
    50f4:	0713      	lsls	r3, r2, #28
    50f6:	d45a      	bmi.n	51ae <__sflush_r+0xc2>
    50f8:	684b      	ldr	r3, [r1, #4]
    50fa:	2b00      	cmp	r3, #0
    50fc:	dc02      	bgt.n	5104 <__sflush_r+0x18>
    50fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    5100:	2b00      	cmp	r3, #0
    5102:	dd19      	ble.n	5138 <__sflush_r+0x4c>
    5104:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5106:	2f00      	cmp	r7, #0
    5108:	d016      	beq.n	5138 <__sflush_r+0x4c>
    510a:	2300      	movs	r3, #0
    510c:	682e      	ldr	r6, [r5, #0]
    510e:	602b      	str	r3, [r5, #0]
    5110:	2380      	movs	r3, #128	; 0x80
    5112:	015b      	lsls	r3, r3, #5
    5114:	401a      	ands	r2, r3
    5116:	d001      	beq.n	511c <__sflush_r+0x30>
    5118:	6d60      	ldr	r0, [r4, #84]	; 0x54
    511a:	e014      	b.n	5146 <__sflush_r+0x5a>
    511c:	2301      	movs	r3, #1
    511e:	6a21      	ldr	r1, [r4, #32]
    5120:	0028      	movs	r0, r5
    5122:	47b8      	blx	r7
    5124:	1c43      	adds	r3, r0, #1
    5126:	d10e      	bne.n	5146 <__sflush_r+0x5a>
    5128:	682b      	ldr	r3, [r5, #0]
    512a:	2b00      	cmp	r3, #0
    512c:	d00b      	beq.n	5146 <__sflush_r+0x5a>
    512e:	2b1d      	cmp	r3, #29
    5130:	d001      	beq.n	5136 <__sflush_r+0x4a>
    5132:	2b16      	cmp	r3, #22
    5134:	d102      	bne.n	513c <__sflush_r+0x50>
    5136:	602e      	str	r6, [r5, #0]
    5138:	2000      	movs	r0, #0
    513a:	e05a      	b.n	51f2 <__sflush_r+0x106>
    513c:	2240      	movs	r2, #64	; 0x40
    513e:	89a3      	ldrh	r3, [r4, #12]
    5140:	4313      	orrs	r3, r2
    5142:	81a3      	strh	r3, [r4, #12]
    5144:	e055      	b.n	51f2 <__sflush_r+0x106>
    5146:	89a3      	ldrh	r3, [r4, #12]
    5148:	075b      	lsls	r3, r3, #29
    514a:	d506      	bpl.n	515a <__sflush_r+0x6e>
    514c:	6863      	ldr	r3, [r4, #4]
    514e:	1ac0      	subs	r0, r0, r3
    5150:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5152:	2b00      	cmp	r3, #0
    5154:	d001      	beq.n	515a <__sflush_r+0x6e>
    5156:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5158:	1ac0      	subs	r0, r0, r3
    515a:	2300      	movs	r3, #0
    515c:	0002      	movs	r2, r0
    515e:	6a21      	ldr	r1, [r4, #32]
    5160:	0028      	movs	r0, r5
    5162:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5164:	47b8      	blx	r7
    5166:	89a3      	ldrh	r3, [r4, #12]
    5168:	1c42      	adds	r2, r0, #1
    516a:	d106      	bne.n	517a <__sflush_r+0x8e>
    516c:	6829      	ldr	r1, [r5, #0]
    516e:	291d      	cmp	r1, #29
    5170:	d83a      	bhi.n	51e8 <__sflush_r+0xfc>
    5172:	4a20      	ldr	r2, [pc, #128]	; (51f4 <__sflush_r+0x108>)
    5174:	40ca      	lsrs	r2, r1
    5176:	07d2      	lsls	r2, r2, #31
    5178:	d536      	bpl.n	51e8 <__sflush_r+0xfc>
    517a:	2200      	movs	r2, #0
    517c:	6062      	str	r2, [r4, #4]
    517e:	6922      	ldr	r2, [r4, #16]
    5180:	6022      	str	r2, [r4, #0]
    5182:	04db      	lsls	r3, r3, #19
    5184:	d505      	bpl.n	5192 <__sflush_r+0xa6>
    5186:	1c43      	adds	r3, r0, #1
    5188:	d102      	bne.n	5190 <__sflush_r+0xa4>
    518a:	682b      	ldr	r3, [r5, #0]
    518c:	2b00      	cmp	r3, #0
    518e:	d100      	bne.n	5192 <__sflush_r+0xa6>
    5190:	6560      	str	r0, [r4, #84]	; 0x54
    5192:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5194:	602e      	str	r6, [r5, #0]
    5196:	2900      	cmp	r1, #0
    5198:	d0ce      	beq.n	5138 <__sflush_r+0x4c>
    519a:	0023      	movs	r3, r4
    519c:	3344      	adds	r3, #68	; 0x44
    519e:	4299      	cmp	r1, r3
    51a0:	d002      	beq.n	51a8 <__sflush_r+0xbc>
    51a2:	0028      	movs	r0, r5
    51a4:	f000 f998 	bl	54d8 <_free_r>
    51a8:	2000      	movs	r0, #0
    51aa:	6360      	str	r0, [r4, #52]	; 0x34
    51ac:	e021      	b.n	51f2 <__sflush_r+0x106>
    51ae:	690f      	ldr	r7, [r1, #16]
    51b0:	2f00      	cmp	r7, #0
    51b2:	d0c1      	beq.n	5138 <__sflush_r+0x4c>
    51b4:	680b      	ldr	r3, [r1, #0]
    51b6:	600f      	str	r7, [r1, #0]
    51b8:	1bdb      	subs	r3, r3, r7
    51ba:	9301      	str	r3, [sp, #4]
    51bc:	2300      	movs	r3, #0
    51be:	0792      	lsls	r2, r2, #30
    51c0:	d100      	bne.n	51c4 <__sflush_r+0xd8>
    51c2:	694b      	ldr	r3, [r1, #20]
    51c4:	60a3      	str	r3, [r4, #8]
    51c6:	e003      	b.n	51d0 <__sflush_r+0xe4>
    51c8:	9b01      	ldr	r3, [sp, #4]
    51ca:	183f      	adds	r7, r7, r0
    51cc:	1a1b      	subs	r3, r3, r0
    51ce:	9301      	str	r3, [sp, #4]
    51d0:	9b01      	ldr	r3, [sp, #4]
    51d2:	2b00      	cmp	r3, #0
    51d4:	ddb0      	ble.n	5138 <__sflush_r+0x4c>
    51d6:	9b01      	ldr	r3, [sp, #4]
    51d8:	003a      	movs	r2, r7
    51da:	6a21      	ldr	r1, [r4, #32]
    51dc:	0028      	movs	r0, r5
    51de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    51e0:	47b0      	blx	r6
    51e2:	2800      	cmp	r0, #0
    51e4:	dcf0      	bgt.n	51c8 <__sflush_r+0xdc>
    51e6:	89a3      	ldrh	r3, [r4, #12]
    51e8:	2240      	movs	r2, #64	; 0x40
    51ea:	2001      	movs	r0, #1
    51ec:	4313      	orrs	r3, r2
    51ee:	81a3      	strh	r3, [r4, #12]
    51f0:	4240      	negs	r0, r0
    51f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    51f4:	20400001 	.word	0x20400001

000051f8 <_fflush_r>:
    51f8:	690b      	ldr	r3, [r1, #16]
    51fa:	b570      	push	{r4, r5, r6, lr}
    51fc:	0005      	movs	r5, r0
    51fe:	000c      	movs	r4, r1
    5200:	2b00      	cmp	r3, #0
    5202:	d101      	bne.n	5208 <_fflush_r+0x10>
    5204:	2000      	movs	r0, #0
    5206:	e01c      	b.n	5242 <_fflush_r+0x4a>
    5208:	2800      	cmp	r0, #0
    520a:	d004      	beq.n	5216 <_fflush_r+0x1e>
    520c:	6983      	ldr	r3, [r0, #24]
    520e:	2b00      	cmp	r3, #0
    5210:	d101      	bne.n	5216 <_fflush_r+0x1e>
    5212:	f000 f85f 	bl	52d4 <__sinit>
    5216:	4b0b      	ldr	r3, [pc, #44]	; (5244 <_fflush_r+0x4c>)
    5218:	429c      	cmp	r4, r3
    521a:	d101      	bne.n	5220 <_fflush_r+0x28>
    521c:	686c      	ldr	r4, [r5, #4]
    521e:	e008      	b.n	5232 <_fflush_r+0x3a>
    5220:	4b09      	ldr	r3, [pc, #36]	; (5248 <_fflush_r+0x50>)
    5222:	429c      	cmp	r4, r3
    5224:	d101      	bne.n	522a <_fflush_r+0x32>
    5226:	68ac      	ldr	r4, [r5, #8]
    5228:	e003      	b.n	5232 <_fflush_r+0x3a>
    522a:	4b08      	ldr	r3, [pc, #32]	; (524c <_fflush_r+0x54>)
    522c:	429c      	cmp	r4, r3
    522e:	d100      	bne.n	5232 <_fflush_r+0x3a>
    5230:	68ec      	ldr	r4, [r5, #12]
    5232:	220c      	movs	r2, #12
    5234:	5ea3      	ldrsh	r3, [r4, r2]
    5236:	2b00      	cmp	r3, #0
    5238:	d0e4      	beq.n	5204 <_fflush_r+0xc>
    523a:	0021      	movs	r1, r4
    523c:	0028      	movs	r0, r5
    523e:	f7ff ff55 	bl	50ec <__sflush_r>
    5242:	bd70      	pop	{r4, r5, r6, pc}
    5244:	00005ff8 	.word	0x00005ff8
    5248:	00006018 	.word	0x00006018
    524c:	00006038 	.word	0x00006038

00005250 <_cleanup_r>:
    5250:	b510      	push	{r4, lr}
    5252:	4902      	ldr	r1, [pc, #8]	; (525c <_cleanup_r+0xc>)
    5254:	f000 f8b0 	bl	53b8 <_fwalk_reent>
    5258:	bd10      	pop	{r4, pc}
    525a:	46c0      	nop			; (mov r8, r8)
    525c:	000051f9 	.word	0x000051f9

00005260 <std.isra.0>:
    5260:	2300      	movs	r3, #0
    5262:	b510      	push	{r4, lr}
    5264:	0004      	movs	r4, r0
    5266:	6003      	str	r3, [r0, #0]
    5268:	6043      	str	r3, [r0, #4]
    526a:	6083      	str	r3, [r0, #8]
    526c:	8181      	strh	r1, [r0, #12]
    526e:	6643      	str	r3, [r0, #100]	; 0x64
    5270:	81c2      	strh	r2, [r0, #14]
    5272:	6103      	str	r3, [r0, #16]
    5274:	6143      	str	r3, [r0, #20]
    5276:	6183      	str	r3, [r0, #24]
    5278:	0019      	movs	r1, r3
    527a:	2208      	movs	r2, #8
    527c:	305c      	adds	r0, #92	; 0x5c
    527e:	f7ff fe12 	bl	4ea6 <memset>
    5282:	4b05      	ldr	r3, [pc, #20]	; (5298 <std.isra.0+0x38>)
    5284:	6224      	str	r4, [r4, #32]
    5286:	6263      	str	r3, [r4, #36]	; 0x24
    5288:	4b04      	ldr	r3, [pc, #16]	; (529c <std.isra.0+0x3c>)
    528a:	62a3      	str	r3, [r4, #40]	; 0x28
    528c:	4b04      	ldr	r3, [pc, #16]	; (52a0 <std.isra.0+0x40>)
    528e:	62e3      	str	r3, [r4, #44]	; 0x2c
    5290:	4b04      	ldr	r3, [pc, #16]	; (52a4 <std.isra.0+0x44>)
    5292:	6323      	str	r3, [r4, #48]	; 0x30
    5294:	bd10      	pop	{r4, pc}
    5296:	46c0      	nop			; (mov r8, r8)
    5298:	00005bdd 	.word	0x00005bdd
    529c:	00005c05 	.word	0x00005c05
    52a0:	00005c3d 	.word	0x00005c3d
    52a4:	00005c69 	.word	0x00005c69

000052a8 <__sfmoreglue>:
    52a8:	b570      	push	{r4, r5, r6, lr}
    52aa:	2568      	movs	r5, #104	; 0x68
    52ac:	1e4b      	subs	r3, r1, #1
    52ae:	435d      	muls	r5, r3
    52b0:	000e      	movs	r6, r1
    52b2:	0029      	movs	r1, r5
    52b4:	3174      	adds	r1, #116	; 0x74
    52b6:	f000 f955 	bl	5564 <_malloc_r>
    52ba:	1e04      	subs	r4, r0, #0
    52bc:	d008      	beq.n	52d0 <__sfmoreglue+0x28>
    52be:	2100      	movs	r1, #0
    52c0:	002a      	movs	r2, r5
    52c2:	6001      	str	r1, [r0, #0]
    52c4:	6046      	str	r6, [r0, #4]
    52c6:	300c      	adds	r0, #12
    52c8:	60a0      	str	r0, [r4, #8]
    52ca:	3268      	adds	r2, #104	; 0x68
    52cc:	f7ff fdeb 	bl	4ea6 <memset>
    52d0:	0020      	movs	r0, r4
    52d2:	bd70      	pop	{r4, r5, r6, pc}

000052d4 <__sinit>:
    52d4:	6983      	ldr	r3, [r0, #24]
    52d6:	b513      	push	{r0, r1, r4, lr}
    52d8:	0004      	movs	r4, r0
    52da:	2b00      	cmp	r3, #0
    52dc:	d128      	bne.n	5330 <__sinit+0x5c>
    52de:	6483      	str	r3, [r0, #72]	; 0x48
    52e0:	64c3      	str	r3, [r0, #76]	; 0x4c
    52e2:	6503      	str	r3, [r0, #80]	; 0x50
    52e4:	4b13      	ldr	r3, [pc, #76]	; (5334 <__sinit+0x60>)
    52e6:	4a14      	ldr	r2, [pc, #80]	; (5338 <__sinit+0x64>)
    52e8:	681b      	ldr	r3, [r3, #0]
    52ea:	6282      	str	r2, [r0, #40]	; 0x28
    52ec:	9301      	str	r3, [sp, #4]
    52ee:	4298      	cmp	r0, r3
    52f0:	d101      	bne.n	52f6 <__sinit+0x22>
    52f2:	2301      	movs	r3, #1
    52f4:	6183      	str	r3, [r0, #24]
    52f6:	0020      	movs	r0, r4
    52f8:	f000 f820 	bl	533c <__sfp>
    52fc:	6060      	str	r0, [r4, #4]
    52fe:	0020      	movs	r0, r4
    5300:	f000 f81c 	bl	533c <__sfp>
    5304:	60a0      	str	r0, [r4, #8]
    5306:	0020      	movs	r0, r4
    5308:	f000 f818 	bl	533c <__sfp>
    530c:	2200      	movs	r2, #0
    530e:	60e0      	str	r0, [r4, #12]
    5310:	2104      	movs	r1, #4
    5312:	6860      	ldr	r0, [r4, #4]
    5314:	f7ff ffa4 	bl	5260 <std.isra.0>
    5318:	2201      	movs	r2, #1
    531a:	2109      	movs	r1, #9
    531c:	68a0      	ldr	r0, [r4, #8]
    531e:	f7ff ff9f 	bl	5260 <std.isra.0>
    5322:	2202      	movs	r2, #2
    5324:	2112      	movs	r1, #18
    5326:	68e0      	ldr	r0, [r4, #12]
    5328:	f7ff ff9a 	bl	5260 <std.isra.0>
    532c:	2301      	movs	r3, #1
    532e:	61a3      	str	r3, [r4, #24]
    5330:	bd13      	pop	{r0, r1, r4, pc}
    5332:	46c0      	nop			; (mov r8, r8)
    5334:	00005ff4 	.word	0x00005ff4
    5338:	00005251 	.word	0x00005251

0000533c <__sfp>:
    533c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    533e:	4b1d      	ldr	r3, [pc, #116]	; (53b4 <__sfp+0x78>)
    5340:	0006      	movs	r6, r0
    5342:	681d      	ldr	r5, [r3, #0]
    5344:	69ab      	ldr	r3, [r5, #24]
    5346:	2b00      	cmp	r3, #0
    5348:	d102      	bne.n	5350 <__sfp+0x14>
    534a:	0028      	movs	r0, r5
    534c:	f7ff ffc2 	bl	52d4 <__sinit>
    5350:	3548      	adds	r5, #72	; 0x48
    5352:	68ac      	ldr	r4, [r5, #8]
    5354:	686b      	ldr	r3, [r5, #4]
    5356:	3b01      	subs	r3, #1
    5358:	d405      	bmi.n	5366 <__sfp+0x2a>
    535a:	220c      	movs	r2, #12
    535c:	5ea7      	ldrsh	r7, [r4, r2]
    535e:	2f00      	cmp	r7, #0
    5360:	d010      	beq.n	5384 <__sfp+0x48>
    5362:	3468      	adds	r4, #104	; 0x68
    5364:	e7f7      	b.n	5356 <__sfp+0x1a>
    5366:	682b      	ldr	r3, [r5, #0]
    5368:	2b00      	cmp	r3, #0
    536a:	d001      	beq.n	5370 <__sfp+0x34>
    536c:	682d      	ldr	r5, [r5, #0]
    536e:	e7f0      	b.n	5352 <__sfp+0x16>
    5370:	2104      	movs	r1, #4
    5372:	0030      	movs	r0, r6
    5374:	f7ff ff98 	bl	52a8 <__sfmoreglue>
    5378:	6028      	str	r0, [r5, #0]
    537a:	2800      	cmp	r0, #0
    537c:	d1f6      	bne.n	536c <__sfp+0x30>
    537e:	230c      	movs	r3, #12
    5380:	6033      	str	r3, [r6, #0]
    5382:	e016      	b.n	53b2 <__sfp+0x76>
    5384:	2301      	movs	r3, #1
    5386:	0020      	movs	r0, r4
    5388:	425b      	negs	r3, r3
    538a:	81e3      	strh	r3, [r4, #14]
    538c:	3302      	adds	r3, #2
    538e:	81a3      	strh	r3, [r4, #12]
    5390:	6667      	str	r7, [r4, #100]	; 0x64
    5392:	6027      	str	r7, [r4, #0]
    5394:	60a7      	str	r7, [r4, #8]
    5396:	6067      	str	r7, [r4, #4]
    5398:	6127      	str	r7, [r4, #16]
    539a:	6167      	str	r7, [r4, #20]
    539c:	61a7      	str	r7, [r4, #24]
    539e:	305c      	adds	r0, #92	; 0x5c
    53a0:	2208      	movs	r2, #8
    53a2:	0039      	movs	r1, r7
    53a4:	f7ff fd7f 	bl	4ea6 <memset>
    53a8:	0020      	movs	r0, r4
    53aa:	6367      	str	r7, [r4, #52]	; 0x34
    53ac:	63a7      	str	r7, [r4, #56]	; 0x38
    53ae:	64a7      	str	r7, [r4, #72]	; 0x48
    53b0:	64e7      	str	r7, [r4, #76]	; 0x4c
    53b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    53b4:	00005ff4 	.word	0x00005ff4

000053b8 <_fwalk_reent>:
    53b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    53ba:	0004      	movs	r4, r0
    53bc:	0007      	movs	r7, r0
    53be:	2600      	movs	r6, #0
    53c0:	9101      	str	r1, [sp, #4]
    53c2:	3448      	adds	r4, #72	; 0x48
    53c4:	2c00      	cmp	r4, #0
    53c6:	d016      	beq.n	53f6 <_fwalk_reent+0x3e>
    53c8:	6863      	ldr	r3, [r4, #4]
    53ca:	68a5      	ldr	r5, [r4, #8]
    53cc:	9300      	str	r3, [sp, #0]
    53ce:	9b00      	ldr	r3, [sp, #0]
    53d0:	3b01      	subs	r3, #1
    53d2:	9300      	str	r3, [sp, #0]
    53d4:	d40d      	bmi.n	53f2 <_fwalk_reent+0x3a>
    53d6:	89ab      	ldrh	r3, [r5, #12]
    53d8:	2b01      	cmp	r3, #1
    53da:	d908      	bls.n	53ee <_fwalk_reent+0x36>
    53dc:	220e      	movs	r2, #14
    53de:	5eab      	ldrsh	r3, [r5, r2]
    53e0:	3301      	adds	r3, #1
    53e2:	d004      	beq.n	53ee <_fwalk_reent+0x36>
    53e4:	0029      	movs	r1, r5
    53e6:	0038      	movs	r0, r7
    53e8:	9b01      	ldr	r3, [sp, #4]
    53ea:	4798      	blx	r3
    53ec:	4306      	orrs	r6, r0
    53ee:	3568      	adds	r5, #104	; 0x68
    53f0:	e7ed      	b.n	53ce <_fwalk_reent+0x16>
    53f2:	6824      	ldr	r4, [r4, #0]
    53f4:	e7e6      	b.n	53c4 <_fwalk_reent+0xc>
    53f6:	0030      	movs	r0, r6
    53f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000053fc <__swhatbuf_r>:
    53fc:	b570      	push	{r4, r5, r6, lr}
    53fe:	000e      	movs	r6, r1
    5400:	001d      	movs	r5, r3
    5402:	230e      	movs	r3, #14
    5404:	5ec9      	ldrsh	r1, [r1, r3]
    5406:	b090      	sub	sp, #64	; 0x40
    5408:	0014      	movs	r4, r2
    540a:	2900      	cmp	r1, #0
    540c:	da06      	bge.n	541c <__swhatbuf_r+0x20>
    540e:	2300      	movs	r3, #0
    5410:	602b      	str	r3, [r5, #0]
    5412:	89b3      	ldrh	r3, [r6, #12]
    5414:	061b      	lsls	r3, r3, #24
    5416:	d50f      	bpl.n	5438 <__swhatbuf_r+0x3c>
    5418:	2340      	movs	r3, #64	; 0x40
    541a:	e00f      	b.n	543c <__swhatbuf_r+0x40>
    541c:	aa01      	add	r2, sp, #4
    541e:	f000 fd1d 	bl	5e5c <_fstat_r>
    5422:	2800      	cmp	r0, #0
    5424:	dbf3      	blt.n	540e <__swhatbuf_r+0x12>
    5426:	23f0      	movs	r3, #240	; 0xf0
    5428:	9a02      	ldr	r2, [sp, #8]
    542a:	021b      	lsls	r3, r3, #8
    542c:	4013      	ands	r3, r2
    542e:	4a05      	ldr	r2, [pc, #20]	; (5444 <__swhatbuf_r+0x48>)
    5430:	189b      	adds	r3, r3, r2
    5432:	425a      	negs	r2, r3
    5434:	4153      	adcs	r3, r2
    5436:	602b      	str	r3, [r5, #0]
    5438:	2380      	movs	r3, #128	; 0x80
    543a:	00db      	lsls	r3, r3, #3
    543c:	2000      	movs	r0, #0
    543e:	6023      	str	r3, [r4, #0]
    5440:	b010      	add	sp, #64	; 0x40
    5442:	bd70      	pop	{r4, r5, r6, pc}
    5444:	ffffe000 	.word	0xffffe000

00005448 <__smakebuf_r>:
    5448:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    544a:	2602      	movs	r6, #2
    544c:	898b      	ldrh	r3, [r1, #12]
    544e:	0005      	movs	r5, r0
    5450:	000c      	movs	r4, r1
    5452:	4233      	tst	r3, r6
    5454:	d110      	bne.n	5478 <__smakebuf_r+0x30>
    5456:	ab01      	add	r3, sp, #4
    5458:	466a      	mov	r2, sp
    545a:	f7ff ffcf 	bl	53fc <__swhatbuf_r>
    545e:	9900      	ldr	r1, [sp, #0]
    5460:	0007      	movs	r7, r0
    5462:	0028      	movs	r0, r5
    5464:	f000 f87e 	bl	5564 <_malloc_r>
    5468:	2800      	cmp	r0, #0
    546a:	d10c      	bne.n	5486 <__smakebuf_r+0x3e>
    546c:	220c      	movs	r2, #12
    546e:	5ea3      	ldrsh	r3, [r4, r2]
    5470:	059a      	lsls	r2, r3, #22
    5472:	d423      	bmi.n	54bc <__smakebuf_r+0x74>
    5474:	4333      	orrs	r3, r6
    5476:	81a3      	strh	r3, [r4, #12]
    5478:	0023      	movs	r3, r4
    547a:	3347      	adds	r3, #71	; 0x47
    547c:	6023      	str	r3, [r4, #0]
    547e:	6123      	str	r3, [r4, #16]
    5480:	2301      	movs	r3, #1
    5482:	6163      	str	r3, [r4, #20]
    5484:	e01a      	b.n	54bc <__smakebuf_r+0x74>
    5486:	2280      	movs	r2, #128	; 0x80
    5488:	4b0d      	ldr	r3, [pc, #52]	; (54c0 <__smakebuf_r+0x78>)
    548a:	62ab      	str	r3, [r5, #40]	; 0x28
    548c:	89a3      	ldrh	r3, [r4, #12]
    548e:	6020      	str	r0, [r4, #0]
    5490:	4313      	orrs	r3, r2
    5492:	81a3      	strh	r3, [r4, #12]
    5494:	9b00      	ldr	r3, [sp, #0]
    5496:	6120      	str	r0, [r4, #16]
    5498:	6163      	str	r3, [r4, #20]
    549a:	9b01      	ldr	r3, [sp, #4]
    549c:	2b00      	cmp	r3, #0
    549e:	d00a      	beq.n	54b6 <__smakebuf_r+0x6e>
    54a0:	230e      	movs	r3, #14
    54a2:	5ee1      	ldrsh	r1, [r4, r3]
    54a4:	0028      	movs	r0, r5
    54a6:	f000 fceb 	bl	5e80 <_isatty_r>
    54aa:	2800      	cmp	r0, #0
    54ac:	d003      	beq.n	54b6 <__smakebuf_r+0x6e>
    54ae:	2201      	movs	r2, #1
    54b0:	89a3      	ldrh	r3, [r4, #12]
    54b2:	4313      	orrs	r3, r2
    54b4:	81a3      	strh	r3, [r4, #12]
    54b6:	89a3      	ldrh	r3, [r4, #12]
    54b8:	431f      	orrs	r7, r3
    54ba:	81a7      	strh	r7, [r4, #12]
    54bc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    54be:	46c0      	nop			; (mov r8, r8)
    54c0:	00005251 	.word	0x00005251

000054c4 <malloc>:
    54c4:	b510      	push	{r4, lr}
    54c6:	4b03      	ldr	r3, [pc, #12]	; (54d4 <malloc+0x10>)
    54c8:	0001      	movs	r1, r0
    54ca:	6818      	ldr	r0, [r3, #0]
    54cc:	f000 f84a 	bl	5564 <_malloc_r>
    54d0:	bd10      	pop	{r4, pc}
    54d2:	46c0      	nop			; (mov r8, r8)
    54d4:	20000074 	.word	0x20000074

000054d8 <_free_r>:
    54d8:	b530      	push	{r4, r5, lr}
    54da:	2900      	cmp	r1, #0
    54dc:	d03e      	beq.n	555c <_free_r+0x84>
    54de:	3904      	subs	r1, #4
    54e0:	680b      	ldr	r3, [r1, #0]
    54e2:	2b00      	cmp	r3, #0
    54e4:	da00      	bge.n	54e8 <_free_r+0x10>
    54e6:	18c9      	adds	r1, r1, r3
    54e8:	4a1d      	ldr	r2, [pc, #116]	; (5560 <_free_r+0x88>)
    54ea:	6813      	ldr	r3, [r2, #0]
    54ec:	0014      	movs	r4, r2
    54ee:	2b00      	cmp	r3, #0
    54f0:	d102      	bne.n	54f8 <_free_r+0x20>
    54f2:	604b      	str	r3, [r1, #4]
    54f4:	6011      	str	r1, [r2, #0]
    54f6:	e031      	b.n	555c <_free_r+0x84>
    54f8:	428b      	cmp	r3, r1
    54fa:	d90d      	bls.n	5518 <_free_r+0x40>
    54fc:	680a      	ldr	r2, [r1, #0]
    54fe:	1888      	adds	r0, r1, r2
    5500:	4283      	cmp	r3, r0
    5502:	d103      	bne.n	550c <_free_r+0x34>
    5504:	6818      	ldr	r0, [r3, #0]
    5506:	685b      	ldr	r3, [r3, #4]
    5508:	1882      	adds	r2, r0, r2
    550a:	600a      	str	r2, [r1, #0]
    550c:	604b      	str	r3, [r1, #4]
    550e:	6021      	str	r1, [r4, #0]
    5510:	e024      	b.n	555c <_free_r+0x84>
    5512:	428a      	cmp	r2, r1
    5514:	d803      	bhi.n	551e <_free_r+0x46>
    5516:	0013      	movs	r3, r2
    5518:	685a      	ldr	r2, [r3, #4]
    551a:	2a00      	cmp	r2, #0
    551c:	d1f9      	bne.n	5512 <_free_r+0x3a>
    551e:	681d      	ldr	r5, [r3, #0]
    5520:	195c      	adds	r4, r3, r5
    5522:	428c      	cmp	r4, r1
    5524:	d10b      	bne.n	553e <_free_r+0x66>
    5526:	6809      	ldr	r1, [r1, #0]
    5528:	1869      	adds	r1, r5, r1
    552a:	1858      	adds	r0, r3, r1
    552c:	6019      	str	r1, [r3, #0]
    552e:	4282      	cmp	r2, r0
    5530:	d114      	bne.n	555c <_free_r+0x84>
    5532:	6810      	ldr	r0, [r2, #0]
    5534:	6852      	ldr	r2, [r2, #4]
    5536:	1841      	adds	r1, r0, r1
    5538:	6019      	str	r1, [r3, #0]
    553a:	605a      	str	r2, [r3, #4]
    553c:	e00e      	b.n	555c <_free_r+0x84>
    553e:	428c      	cmp	r4, r1
    5540:	d902      	bls.n	5548 <_free_r+0x70>
    5542:	230c      	movs	r3, #12
    5544:	6003      	str	r3, [r0, #0]
    5546:	e009      	b.n	555c <_free_r+0x84>
    5548:	6808      	ldr	r0, [r1, #0]
    554a:	180c      	adds	r4, r1, r0
    554c:	42a2      	cmp	r2, r4
    554e:	d103      	bne.n	5558 <_free_r+0x80>
    5550:	6814      	ldr	r4, [r2, #0]
    5552:	6852      	ldr	r2, [r2, #4]
    5554:	1820      	adds	r0, r4, r0
    5556:	6008      	str	r0, [r1, #0]
    5558:	604a      	str	r2, [r1, #4]
    555a:	6059      	str	r1, [r3, #4]
    555c:	bd30      	pop	{r4, r5, pc}
    555e:	46c0      	nop			; (mov r8, r8)
    5560:	20000768 	.word	0x20000768

00005564 <_malloc_r>:
    5564:	2303      	movs	r3, #3
    5566:	b570      	push	{r4, r5, r6, lr}
    5568:	1ccd      	adds	r5, r1, #3
    556a:	439d      	bics	r5, r3
    556c:	3508      	adds	r5, #8
    556e:	0006      	movs	r6, r0
    5570:	2d0c      	cmp	r5, #12
    5572:	d201      	bcs.n	5578 <_malloc_r+0x14>
    5574:	250c      	movs	r5, #12
    5576:	e005      	b.n	5584 <_malloc_r+0x20>
    5578:	2d00      	cmp	r5, #0
    557a:	da03      	bge.n	5584 <_malloc_r+0x20>
    557c:	230c      	movs	r3, #12
    557e:	2000      	movs	r0, #0
    5580:	6033      	str	r3, [r6, #0]
    5582:	e040      	b.n	5606 <_malloc_r+0xa2>
    5584:	42a9      	cmp	r1, r5
    5586:	d8f9      	bhi.n	557c <_malloc_r+0x18>
    5588:	4b1f      	ldr	r3, [pc, #124]	; (5608 <_malloc_r+0xa4>)
    558a:	681c      	ldr	r4, [r3, #0]
    558c:	001a      	movs	r2, r3
    558e:	0021      	movs	r1, r4
    5590:	2900      	cmp	r1, #0
    5592:	d013      	beq.n	55bc <_malloc_r+0x58>
    5594:	680b      	ldr	r3, [r1, #0]
    5596:	1b5b      	subs	r3, r3, r5
    5598:	d40d      	bmi.n	55b6 <_malloc_r+0x52>
    559a:	2b0b      	cmp	r3, #11
    559c:	d902      	bls.n	55a4 <_malloc_r+0x40>
    559e:	600b      	str	r3, [r1, #0]
    55a0:	18cc      	adds	r4, r1, r3
    55a2:	e01e      	b.n	55e2 <_malloc_r+0x7e>
    55a4:	428c      	cmp	r4, r1
    55a6:	d102      	bne.n	55ae <_malloc_r+0x4a>
    55a8:	6863      	ldr	r3, [r4, #4]
    55aa:	6013      	str	r3, [r2, #0]
    55ac:	e01a      	b.n	55e4 <_malloc_r+0x80>
    55ae:	684b      	ldr	r3, [r1, #4]
    55b0:	6063      	str	r3, [r4, #4]
    55b2:	000c      	movs	r4, r1
    55b4:	e016      	b.n	55e4 <_malloc_r+0x80>
    55b6:	000c      	movs	r4, r1
    55b8:	6849      	ldr	r1, [r1, #4]
    55ba:	e7e9      	b.n	5590 <_malloc_r+0x2c>
    55bc:	4c13      	ldr	r4, [pc, #76]	; (560c <_malloc_r+0xa8>)
    55be:	6823      	ldr	r3, [r4, #0]
    55c0:	2b00      	cmp	r3, #0
    55c2:	d103      	bne.n	55cc <_malloc_r+0x68>
    55c4:	0030      	movs	r0, r6
    55c6:	f000 faf7 	bl	5bb8 <_sbrk_r>
    55ca:	6020      	str	r0, [r4, #0]
    55cc:	0029      	movs	r1, r5
    55ce:	0030      	movs	r0, r6
    55d0:	f000 faf2 	bl	5bb8 <_sbrk_r>
    55d4:	1c43      	adds	r3, r0, #1
    55d6:	d0d1      	beq.n	557c <_malloc_r+0x18>
    55d8:	2303      	movs	r3, #3
    55da:	1cc4      	adds	r4, r0, #3
    55dc:	439c      	bics	r4, r3
    55de:	42a0      	cmp	r0, r4
    55e0:	d10a      	bne.n	55f8 <_malloc_r+0x94>
    55e2:	6025      	str	r5, [r4, #0]
    55e4:	0020      	movs	r0, r4
    55e6:	2207      	movs	r2, #7
    55e8:	300b      	adds	r0, #11
    55ea:	1d23      	adds	r3, r4, #4
    55ec:	4390      	bics	r0, r2
    55ee:	1ac3      	subs	r3, r0, r3
    55f0:	d009      	beq.n	5606 <_malloc_r+0xa2>
    55f2:	425a      	negs	r2, r3
    55f4:	50e2      	str	r2, [r4, r3]
    55f6:	e006      	b.n	5606 <_malloc_r+0xa2>
    55f8:	1a21      	subs	r1, r4, r0
    55fa:	0030      	movs	r0, r6
    55fc:	f000 fadc 	bl	5bb8 <_sbrk_r>
    5600:	1c43      	adds	r3, r0, #1
    5602:	d1ee      	bne.n	55e2 <_malloc_r+0x7e>
    5604:	e7ba      	b.n	557c <_malloc_r+0x18>
    5606:	bd70      	pop	{r4, r5, r6, pc}
    5608:	20000768 	.word	0x20000768
    560c:	20000764 	.word	0x20000764

00005610 <__sfputc_r>:
    5610:	6893      	ldr	r3, [r2, #8]
    5612:	b510      	push	{r4, lr}
    5614:	3b01      	subs	r3, #1
    5616:	6093      	str	r3, [r2, #8]
    5618:	2b00      	cmp	r3, #0
    561a:	da05      	bge.n	5628 <__sfputc_r+0x18>
    561c:	6994      	ldr	r4, [r2, #24]
    561e:	42a3      	cmp	r3, r4
    5620:	db08      	blt.n	5634 <__sfputc_r+0x24>
    5622:	b2cb      	uxtb	r3, r1
    5624:	2b0a      	cmp	r3, #10
    5626:	d005      	beq.n	5634 <__sfputc_r+0x24>
    5628:	6813      	ldr	r3, [r2, #0]
    562a:	1c58      	adds	r0, r3, #1
    562c:	6010      	str	r0, [r2, #0]
    562e:	7019      	strb	r1, [r3, #0]
    5630:	b2c8      	uxtb	r0, r1
    5632:	e001      	b.n	5638 <__sfputc_r+0x28>
    5634:	f000 fb1e 	bl	5c74 <__swbuf_r>
    5638:	bd10      	pop	{r4, pc}

0000563a <__sfputs_r>:
    563a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    563c:	0006      	movs	r6, r0
    563e:	000f      	movs	r7, r1
    5640:	0014      	movs	r4, r2
    5642:	18d5      	adds	r5, r2, r3
    5644:	42ac      	cmp	r4, r5
    5646:	d008      	beq.n	565a <__sfputs_r+0x20>
    5648:	7821      	ldrb	r1, [r4, #0]
    564a:	003a      	movs	r2, r7
    564c:	0030      	movs	r0, r6
    564e:	f7ff ffdf 	bl	5610 <__sfputc_r>
    5652:	3401      	adds	r4, #1
    5654:	1c43      	adds	r3, r0, #1
    5656:	d1f5      	bne.n	5644 <__sfputs_r+0xa>
    5658:	e000      	b.n	565c <__sfputs_r+0x22>
    565a:	2000      	movs	r0, #0
    565c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005660 <_vfiprintf_r>:
    5660:	b5f0      	push	{r4, r5, r6, r7, lr}
    5662:	b09f      	sub	sp, #124	; 0x7c
    5664:	0006      	movs	r6, r0
    5666:	000f      	movs	r7, r1
    5668:	9202      	str	r2, [sp, #8]
    566a:	9305      	str	r3, [sp, #20]
    566c:	2800      	cmp	r0, #0
    566e:	d004      	beq.n	567a <_vfiprintf_r+0x1a>
    5670:	6983      	ldr	r3, [r0, #24]
    5672:	2b00      	cmp	r3, #0
    5674:	d101      	bne.n	567a <_vfiprintf_r+0x1a>
    5676:	f7ff fe2d 	bl	52d4 <__sinit>
    567a:	4b7f      	ldr	r3, [pc, #508]	; (5878 <_vfiprintf_r+0x218>)
    567c:	429f      	cmp	r7, r3
    567e:	d101      	bne.n	5684 <_vfiprintf_r+0x24>
    5680:	6877      	ldr	r7, [r6, #4]
    5682:	e008      	b.n	5696 <_vfiprintf_r+0x36>
    5684:	4b7d      	ldr	r3, [pc, #500]	; (587c <_vfiprintf_r+0x21c>)
    5686:	429f      	cmp	r7, r3
    5688:	d101      	bne.n	568e <_vfiprintf_r+0x2e>
    568a:	68b7      	ldr	r7, [r6, #8]
    568c:	e003      	b.n	5696 <_vfiprintf_r+0x36>
    568e:	4b7c      	ldr	r3, [pc, #496]	; (5880 <_vfiprintf_r+0x220>)
    5690:	429f      	cmp	r7, r3
    5692:	d100      	bne.n	5696 <_vfiprintf_r+0x36>
    5694:	68f7      	ldr	r7, [r6, #12]
    5696:	89bb      	ldrh	r3, [r7, #12]
    5698:	071b      	lsls	r3, r3, #28
    569a:	d50a      	bpl.n	56b2 <_vfiprintf_r+0x52>
    569c:	693b      	ldr	r3, [r7, #16]
    569e:	2b00      	cmp	r3, #0
    56a0:	d007      	beq.n	56b2 <_vfiprintf_r+0x52>
    56a2:	2300      	movs	r3, #0
    56a4:	ad06      	add	r5, sp, #24
    56a6:	616b      	str	r3, [r5, #20]
    56a8:	3320      	adds	r3, #32
    56aa:	766b      	strb	r3, [r5, #25]
    56ac:	3310      	adds	r3, #16
    56ae:	76ab      	strb	r3, [r5, #26]
    56b0:	e03d      	b.n	572e <_vfiprintf_r+0xce>
    56b2:	0039      	movs	r1, r7
    56b4:	0030      	movs	r0, r6
    56b6:	f000 fb49 	bl	5d4c <__swsetup_r>
    56ba:	2800      	cmp	r0, #0
    56bc:	d0f1      	beq.n	56a2 <_vfiprintf_r+0x42>
    56be:	2001      	movs	r0, #1
    56c0:	4240      	negs	r0, r0
    56c2:	e0d6      	b.n	5872 <_vfiprintf_r+0x212>
    56c4:	9a05      	ldr	r2, [sp, #20]
    56c6:	1d11      	adds	r1, r2, #4
    56c8:	6812      	ldr	r2, [r2, #0]
    56ca:	9105      	str	r1, [sp, #20]
    56cc:	2a00      	cmp	r2, #0
    56ce:	da00      	bge.n	56d2 <_vfiprintf_r+0x72>
    56d0:	e07f      	b.n	57d2 <_vfiprintf_r+0x172>
    56d2:	9209      	str	r2, [sp, #36]	; 0x24
    56d4:	3401      	adds	r4, #1
    56d6:	7823      	ldrb	r3, [r4, #0]
    56d8:	2b2e      	cmp	r3, #46	; 0x2e
    56da:	d100      	bne.n	56de <_vfiprintf_r+0x7e>
    56dc:	e08d      	b.n	57fa <_vfiprintf_r+0x19a>
    56de:	7821      	ldrb	r1, [r4, #0]
    56e0:	2203      	movs	r2, #3
    56e2:	4868      	ldr	r0, [pc, #416]	; (5884 <_vfiprintf_r+0x224>)
    56e4:	f000 fbf2 	bl	5ecc <memchr>
    56e8:	2800      	cmp	r0, #0
    56ea:	d007      	beq.n	56fc <_vfiprintf_r+0x9c>
    56ec:	4b65      	ldr	r3, [pc, #404]	; (5884 <_vfiprintf_r+0x224>)
    56ee:	682a      	ldr	r2, [r5, #0]
    56f0:	1ac0      	subs	r0, r0, r3
    56f2:	2340      	movs	r3, #64	; 0x40
    56f4:	4083      	lsls	r3, r0
    56f6:	4313      	orrs	r3, r2
    56f8:	602b      	str	r3, [r5, #0]
    56fa:	3401      	adds	r4, #1
    56fc:	7821      	ldrb	r1, [r4, #0]
    56fe:	1c63      	adds	r3, r4, #1
    5700:	2206      	movs	r2, #6
    5702:	4861      	ldr	r0, [pc, #388]	; (5888 <_vfiprintf_r+0x228>)
    5704:	9302      	str	r3, [sp, #8]
    5706:	7629      	strb	r1, [r5, #24]
    5708:	f000 fbe0 	bl	5ecc <memchr>
    570c:	2800      	cmp	r0, #0
    570e:	d100      	bne.n	5712 <_vfiprintf_r+0xb2>
    5710:	e09d      	b.n	584e <_vfiprintf_r+0x1ee>
    5712:	4b5e      	ldr	r3, [pc, #376]	; (588c <_vfiprintf_r+0x22c>)
    5714:	2b00      	cmp	r3, #0
    5716:	d000      	beq.n	571a <_vfiprintf_r+0xba>
    5718:	e090      	b.n	583c <_vfiprintf_r+0x1dc>
    571a:	2207      	movs	r2, #7
    571c:	9b05      	ldr	r3, [sp, #20]
    571e:	3307      	adds	r3, #7
    5720:	4393      	bics	r3, r2
    5722:	3308      	adds	r3, #8
    5724:	9305      	str	r3, [sp, #20]
    5726:	696b      	ldr	r3, [r5, #20]
    5728:	9a03      	ldr	r2, [sp, #12]
    572a:	189b      	adds	r3, r3, r2
    572c:	616b      	str	r3, [r5, #20]
    572e:	9c02      	ldr	r4, [sp, #8]
    5730:	7823      	ldrb	r3, [r4, #0]
    5732:	2b00      	cmp	r3, #0
    5734:	d104      	bne.n	5740 <_vfiprintf_r+0xe0>
    5736:	9b02      	ldr	r3, [sp, #8]
    5738:	1ae3      	subs	r3, r4, r3
    573a:	9304      	str	r3, [sp, #16]
    573c:	d012      	beq.n	5764 <_vfiprintf_r+0x104>
    573e:	e003      	b.n	5748 <_vfiprintf_r+0xe8>
    5740:	2b25      	cmp	r3, #37	; 0x25
    5742:	d0f8      	beq.n	5736 <_vfiprintf_r+0xd6>
    5744:	3401      	adds	r4, #1
    5746:	e7f3      	b.n	5730 <_vfiprintf_r+0xd0>
    5748:	9b04      	ldr	r3, [sp, #16]
    574a:	9a02      	ldr	r2, [sp, #8]
    574c:	0039      	movs	r1, r7
    574e:	0030      	movs	r0, r6
    5750:	f7ff ff73 	bl	563a <__sfputs_r>
    5754:	1c43      	adds	r3, r0, #1
    5756:	d100      	bne.n	575a <_vfiprintf_r+0xfa>
    5758:	e086      	b.n	5868 <_vfiprintf_r+0x208>
    575a:	696a      	ldr	r2, [r5, #20]
    575c:	9b04      	ldr	r3, [sp, #16]
    575e:	4694      	mov	ip, r2
    5760:	4463      	add	r3, ip
    5762:	616b      	str	r3, [r5, #20]
    5764:	7823      	ldrb	r3, [r4, #0]
    5766:	2b00      	cmp	r3, #0
    5768:	d07e      	beq.n	5868 <_vfiprintf_r+0x208>
    576a:	2201      	movs	r2, #1
    576c:	2300      	movs	r3, #0
    576e:	4252      	negs	r2, r2
    5770:	606a      	str	r2, [r5, #4]
    5772:	a902      	add	r1, sp, #8
    5774:	3254      	adds	r2, #84	; 0x54
    5776:	1852      	adds	r2, r2, r1
    5778:	3401      	adds	r4, #1
    577a:	602b      	str	r3, [r5, #0]
    577c:	60eb      	str	r3, [r5, #12]
    577e:	60ab      	str	r3, [r5, #8]
    5780:	7013      	strb	r3, [r2, #0]
    5782:	65ab      	str	r3, [r5, #88]	; 0x58
    5784:	7821      	ldrb	r1, [r4, #0]
    5786:	2205      	movs	r2, #5
    5788:	4841      	ldr	r0, [pc, #260]	; (5890 <_vfiprintf_r+0x230>)
    578a:	f000 fb9f 	bl	5ecc <memchr>
    578e:	2800      	cmp	r0, #0
    5790:	d008      	beq.n	57a4 <_vfiprintf_r+0x144>
    5792:	4b3f      	ldr	r3, [pc, #252]	; (5890 <_vfiprintf_r+0x230>)
    5794:	682a      	ldr	r2, [r5, #0]
    5796:	1ac0      	subs	r0, r0, r3
    5798:	2301      	movs	r3, #1
    579a:	4083      	lsls	r3, r0
    579c:	4313      	orrs	r3, r2
    579e:	602b      	str	r3, [r5, #0]
    57a0:	3401      	adds	r4, #1
    57a2:	e7ef      	b.n	5784 <_vfiprintf_r+0x124>
    57a4:	682b      	ldr	r3, [r5, #0]
    57a6:	06da      	lsls	r2, r3, #27
    57a8:	d504      	bpl.n	57b4 <_vfiprintf_r+0x154>
    57aa:	2253      	movs	r2, #83	; 0x53
    57ac:	2120      	movs	r1, #32
    57ae:	a802      	add	r0, sp, #8
    57b0:	1812      	adds	r2, r2, r0
    57b2:	7011      	strb	r1, [r2, #0]
    57b4:	071a      	lsls	r2, r3, #28
    57b6:	d504      	bpl.n	57c2 <_vfiprintf_r+0x162>
    57b8:	2253      	movs	r2, #83	; 0x53
    57ba:	212b      	movs	r1, #43	; 0x2b
    57bc:	a802      	add	r0, sp, #8
    57be:	1812      	adds	r2, r2, r0
    57c0:	7011      	strb	r1, [r2, #0]
    57c2:	7822      	ldrb	r2, [r4, #0]
    57c4:	2a2a      	cmp	r2, #42	; 0x2a
    57c6:	d100      	bne.n	57ca <_vfiprintf_r+0x16a>
    57c8:	e77c      	b.n	56c4 <_vfiprintf_r+0x64>
    57ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    57cc:	2000      	movs	r0, #0
    57ce:	210a      	movs	r1, #10
    57d0:	e005      	b.n	57de <_vfiprintf_r+0x17e>
    57d2:	4252      	negs	r2, r2
    57d4:	60ea      	str	r2, [r5, #12]
    57d6:	2202      	movs	r2, #2
    57d8:	4313      	orrs	r3, r2
    57da:	602b      	str	r3, [r5, #0]
    57dc:	e77a      	b.n	56d4 <_vfiprintf_r+0x74>
    57de:	7822      	ldrb	r2, [r4, #0]
    57e0:	3a30      	subs	r2, #48	; 0x30
    57e2:	2a09      	cmp	r2, #9
    57e4:	d804      	bhi.n	57f0 <_vfiprintf_r+0x190>
    57e6:	434b      	muls	r3, r1
    57e8:	3401      	adds	r4, #1
    57ea:	189b      	adds	r3, r3, r2
    57ec:	2001      	movs	r0, #1
    57ee:	e7f6      	b.n	57de <_vfiprintf_r+0x17e>
    57f0:	2800      	cmp	r0, #0
    57f2:	d100      	bne.n	57f6 <_vfiprintf_r+0x196>
    57f4:	e76f      	b.n	56d6 <_vfiprintf_r+0x76>
    57f6:	9309      	str	r3, [sp, #36]	; 0x24
    57f8:	e76d      	b.n	56d6 <_vfiprintf_r+0x76>
    57fa:	7863      	ldrb	r3, [r4, #1]
    57fc:	2b2a      	cmp	r3, #42	; 0x2a
    57fe:	d10a      	bne.n	5816 <_vfiprintf_r+0x1b6>
    5800:	9b05      	ldr	r3, [sp, #20]
    5802:	3402      	adds	r4, #2
    5804:	1d1a      	adds	r2, r3, #4
    5806:	681b      	ldr	r3, [r3, #0]
    5808:	9205      	str	r2, [sp, #20]
    580a:	2b00      	cmp	r3, #0
    580c:	da01      	bge.n	5812 <_vfiprintf_r+0x1b2>
    580e:	2301      	movs	r3, #1
    5810:	425b      	negs	r3, r3
    5812:	9307      	str	r3, [sp, #28]
    5814:	e763      	b.n	56de <_vfiprintf_r+0x7e>
    5816:	2300      	movs	r3, #0
    5818:	200a      	movs	r0, #10
    581a:	001a      	movs	r2, r3
    581c:	3401      	adds	r4, #1
    581e:	606b      	str	r3, [r5, #4]
    5820:	7821      	ldrb	r1, [r4, #0]
    5822:	3930      	subs	r1, #48	; 0x30
    5824:	2909      	cmp	r1, #9
    5826:	d804      	bhi.n	5832 <_vfiprintf_r+0x1d2>
    5828:	4342      	muls	r2, r0
    582a:	3401      	adds	r4, #1
    582c:	1852      	adds	r2, r2, r1
    582e:	2301      	movs	r3, #1
    5830:	e7f6      	b.n	5820 <_vfiprintf_r+0x1c0>
    5832:	2b00      	cmp	r3, #0
    5834:	d100      	bne.n	5838 <_vfiprintf_r+0x1d8>
    5836:	e752      	b.n	56de <_vfiprintf_r+0x7e>
    5838:	9207      	str	r2, [sp, #28]
    583a:	e750      	b.n	56de <_vfiprintf_r+0x7e>
    583c:	ab05      	add	r3, sp, #20
    583e:	9300      	str	r3, [sp, #0]
    5840:	003a      	movs	r2, r7
    5842:	4b14      	ldr	r3, [pc, #80]	; (5894 <_vfiprintf_r+0x234>)
    5844:	0029      	movs	r1, r5
    5846:	0030      	movs	r0, r6
    5848:	e000      	b.n	584c <_vfiprintf_r+0x1ec>
    584a:	bf00      	nop
    584c:	e007      	b.n	585e <_vfiprintf_r+0x1fe>
    584e:	ab05      	add	r3, sp, #20
    5850:	9300      	str	r3, [sp, #0]
    5852:	003a      	movs	r2, r7
    5854:	4b0f      	ldr	r3, [pc, #60]	; (5894 <_vfiprintf_r+0x234>)
    5856:	0029      	movs	r1, r5
    5858:	0030      	movs	r0, r6
    585a:	f000 f88b 	bl	5974 <_printf_i>
    585e:	9003      	str	r0, [sp, #12]
    5860:	9b03      	ldr	r3, [sp, #12]
    5862:	3301      	adds	r3, #1
    5864:	d000      	beq.n	5868 <_vfiprintf_r+0x208>
    5866:	e75e      	b.n	5726 <_vfiprintf_r+0xc6>
    5868:	89bb      	ldrh	r3, [r7, #12]
    586a:	065b      	lsls	r3, r3, #25
    586c:	d500      	bpl.n	5870 <_vfiprintf_r+0x210>
    586e:	e726      	b.n	56be <_vfiprintf_r+0x5e>
    5870:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5872:	b01f      	add	sp, #124	; 0x7c
    5874:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5876:	46c0      	nop			; (mov r8, r8)
    5878:	00005ff8 	.word	0x00005ff8
    587c:	00006018 	.word	0x00006018
    5880:	00006038 	.word	0x00006038
    5884:	0000605e 	.word	0x0000605e
    5888:	00006062 	.word	0x00006062
    588c:	00000000 	.word	0x00000000
    5890:	00006058 	.word	0x00006058
    5894:	0000563b 	.word	0x0000563b

00005898 <_printf_common>:
    5898:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    589a:	0017      	movs	r7, r2
    589c:	9301      	str	r3, [sp, #4]
    589e:	688a      	ldr	r2, [r1, #8]
    58a0:	690b      	ldr	r3, [r1, #16]
    58a2:	9000      	str	r0, [sp, #0]
    58a4:	000c      	movs	r4, r1
    58a6:	4293      	cmp	r3, r2
    58a8:	da00      	bge.n	58ac <_printf_common+0x14>
    58aa:	0013      	movs	r3, r2
    58ac:	0022      	movs	r2, r4
    58ae:	603b      	str	r3, [r7, #0]
    58b0:	3243      	adds	r2, #67	; 0x43
    58b2:	7812      	ldrb	r2, [r2, #0]
    58b4:	2a00      	cmp	r2, #0
    58b6:	d001      	beq.n	58bc <_printf_common+0x24>
    58b8:	3301      	adds	r3, #1
    58ba:	603b      	str	r3, [r7, #0]
    58bc:	6823      	ldr	r3, [r4, #0]
    58be:	069b      	lsls	r3, r3, #26
    58c0:	d502      	bpl.n	58c8 <_printf_common+0x30>
    58c2:	683b      	ldr	r3, [r7, #0]
    58c4:	3302      	adds	r3, #2
    58c6:	603b      	str	r3, [r7, #0]
    58c8:	2506      	movs	r5, #6
    58ca:	6823      	ldr	r3, [r4, #0]
    58cc:	401d      	ands	r5, r3
    58ce:	d01e      	beq.n	590e <_printf_common+0x76>
    58d0:	0023      	movs	r3, r4
    58d2:	3343      	adds	r3, #67	; 0x43
    58d4:	781b      	ldrb	r3, [r3, #0]
    58d6:	1e5a      	subs	r2, r3, #1
    58d8:	4193      	sbcs	r3, r2
    58da:	6822      	ldr	r2, [r4, #0]
    58dc:	0692      	lsls	r2, r2, #26
    58de:	d51c      	bpl.n	591a <_printf_common+0x82>
    58e0:	2030      	movs	r0, #48	; 0x30
    58e2:	18e1      	adds	r1, r4, r3
    58e4:	3143      	adds	r1, #67	; 0x43
    58e6:	7008      	strb	r0, [r1, #0]
    58e8:	0021      	movs	r1, r4
    58ea:	1c5a      	adds	r2, r3, #1
    58ec:	3145      	adds	r1, #69	; 0x45
    58ee:	7809      	ldrb	r1, [r1, #0]
    58f0:	18a2      	adds	r2, r4, r2
    58f2:	3243      	adds	r2, #67	; 0x43
    58f4:	3302      	adds	r3, #2
    58f6:	7011      	strb	r1, [r2, #0]
    58f8:	e00f      	b.n	591a <_printf_common+0x82>
    58fa:	0022      	movs	r2, r4
    58fc:	2301      	movs	r3, #1
    58fe:	3219      	adds	r2, #25
    5900:	9901      	ldr	r1, [sp, #4]
    5902:	9800      	ldr	r0, [sp, #0]
    5904:	9e08      	ldr	r6, [sp, #32]
    5906:	47b0      	blx	r6
    5908:	1c43      	adds	r3, r0, #1
    590a:	d00e      	beq.n	592a <_printf_common+0x92>
    590c:	3501      	adds	r5, #1
    590e:	68e3      	ldr	r3, [r4, #12]
    5910:	683a      	ldr	r2, [r7, #0]
    5912:	1a9b      	subs	r3, r3, r2
    5914:	429d      	cmp	r5, r3
    5916:	dbf0      	blt.n	58fa <_printf_common+0x62>
    5918:	e7da      	b.n	58d0 <_printf_common+0x38>
    591a:	0022      	movs	r2, r4
    591c:	9901      	ldr	r1, [sp, #4]
    591e:	3243      	adds	r2, #67	; 0x43
    5920:	9800      	ldr	r0, [sp, #0]
    5922:	9d08      	ldr	r5, [sp, #32]
    5924:	47a8      	blx	r5
    5926:	1c43      	adds	r3, r0, #1
    5928:	d102      	bne.n	5930 <_printf_common+0x98>
    592a:	2001      	movs	r0, #1
    592c:	4240      	negs	r0, r0
    592e:	e020      	b.n	5972 <_printf_common+0xda>
    5930:	2306      	movs	r3, #6
    5932:	6820      	ldr	r0, [r4, #0]
    5934:	68e1      	ldr	r1, [r4, #12]
    5936:	683a      	ldr	r2, [r7, #0]
    5938:	4003      	ands	r3, r0
    593a:	2500      	movs	r5, #0
    593c:	2b04      	cmp	r3, #4
    593e:	d103      	bne.n	5948 <_printf_common+0xb0>
    5940:	1a8d      	subs	r5, r1, r2
    5942:	43eb      	mvns	r3, r5
    5944:	17db      	asrs	r3, r3, #31
    5946:	401d      	ands	r5, r3
    5948:	68a3      	ldr	r3, [r4, #8]
    594a:	6922      	ldr	r2, [r4, #16]
    594c:	4293      	cmp	r3, r2
    594e:	dd01      	ble.n	5954 <_printf_common+0xbc>
    5950:	1a9b      	subs	r3, r3, r2
    5952:	18ed      	adds	r5, r5, r3
    5954:	2700      	movs	r7, #0
    5956:	42bd      	cmp	r5, r7
    5958:	d00a      	beq.n	5970 <_printf_common+0xd8>
    595a:	0022      	movs	r2, r4
    595c:	2301      	movs	r3, #1
    595e:	321a      	adds	r2, #26
    5960:	9901      	ldr	r1, [sp, #4]
    5962:	9800      	ldr	r0, [sp, #0]
    5964:	9e08      	ldr	r6, [sp, #32]
    5966:	47b0      	blx	r6
    5968:	1c43      	adds	r3, r0, #1
    596a:	d0de      	beq.n	592a <_printf_common+0x92>
    596c:	3701      	adds	r7, #1
    596e:	e7f2      	b.n	5956 <_printf_common+0xbe>
    5970:	2000      	movs	r0, #0
    5972:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005974 <_printf_i>:
    5974:	b5f0      	push	{r4, r5, r6, r7, lr}
    5976:	b08b      	sub	sp, #44	; 0x2c
    5978:	9206      	str	r2, [sp, #24]
    597a:	000a      	movs	r2, r1
    597c:	3243      	adds	r2, #67	; 0x43
    597e:	9307      	str	r3, [sp, #28]
    5980:	9005      	str	r0, [sp, #20]
    5982:	9204      	str	r2, [sp, #16]
    5984:	7e0a      	ldrb	r2, [r1, #24]
    5986:	000c      	movs	r4, r1
    5988:	9b10      	ldr	r3, [sp, #64]	; 0x40
    598a:	2a6e      	cmp	r2, #110	; 0x6e
    598c:	d100      	bne.n	5990 <_printf_i+0x1c>
    598e:	e0ab      	b.n	5ae8 <_printf_i+0x174>
    5990:	d811      	bhi.n	59b6 <_printf_i+0x42>
    5992:	2a63      	cmp	r2, #99	; 0x63
    5994:	d022      	beq.n	59dc <_printf_i+0x68>
    5996:	d809      	bhi.n	59ac <_printf_i+0x38>
    5998:	2a00      	cmp	r2, #0
    599a:	d100      	bne.n	599e <_printf_i+0x2a>
    599c:	e0b5      	b.n	5b0a <_printf_i+0x196>
    599e:	2a58      	cmp	r2, #88	; 0x58
    59a0:	d000      	beq.n	59a4 <_printf_i+0x30>
    59a2:	e0c5      	b.n	5b30 <_printf_i+0x1bc>
    59a4:	3145      	adds	r1, #69	; 0x45
    59a6:	700a      	strb	r2, [r1, #0]
    59a8:	4a81      	ldr	r2, [pc, #516]	; (5bb0 <_printf_i+0x23c>)
    59aa:	e04f      	b.n	5a4c <_printf_i+0xd8>
    59ac:	2a64      	cmp	r2, #100	; 0x64
    59ae:	d01d      	beq.n	59ec <_printf_i+0x78>
    59b0:	2a69      	cmp	r2, #105	; 0x69
    59b2:	d01b      	beq.n	59ec <_printf_i+0x78>
    59b4:	e0bc      	b.n	5b30 <_printf_i+0x1bc>
    59b6:	2a73      	cmp	r2, #115	; 0x73
    59b8:	d100      	bne.n	59bc <_printf_i+0x48>
    59ba:	e0aa      	b.n	5b12 <_printf_i+0x19e>
    59bc:	d809      	bhi.n	59d2 <_printf_i+0x5e>
    59be:	2a6f      	cmp	r2, #111	; 0x6f
    59c0:	d029      	beq.n	5a16 <_printf_i+0xa2>
    59c2:	2a70      	cmp	r2, #112	; 0x70
    59c4:	d000      	beq.n	59c8 <_printf_i+0x54>
    59c6:	e0b3      	b.n	5b30 <_printf_i+0x1bc>
    59c8:	2220      	movs	r2, #32
    59ca:	6809      	ldr	r1, [r1, #0]
    59cc:	430a      	orrs	r2, r1
    59ce:	6022      	str	r2, [r4, #0]
    59d0:	e037      	b.n	5a42 <_printf_i+0xce>
    59d2:	2a75      	cmp	r2, #117	; 0x75
    59d4:	d01f      	beq.n	5a16 <_printf_i+0xa2>
    59d6:	2a78      	cmp	r2, #120	; 0x78
    59d8:	d033      	beq.n	5a42 <_printf_i+0xce>
    59da:	e0a9      	b.n	5b30 <_printf_i+0x1bc>
    59dc:	000e      	movs	r6, r1
    59de:	681a      	ldr	r2, [r3, #0]
    59e0:	3642      	adds	r6, #66	; 0x42
    59e2:	1d11      	adds	r1, r2, #4
    59e4:	6019      	str	r1, [r3, #0]
    59e6:	6813      	ldr	r3, [r2, #0]
    59e8:	7033      	strb	r3, [r6, #0]
    59ea:	e0a4      	b.n	5b36 <_printf_i+0x1c2>
    59ec:	6821      	ldr	r1, [r4, #0]
    59ee:	681a      	ldr	r2, [r3, #0]
    59f0:	0608      	lsls	r0, r1, #24
    59f2:	d406      	bmi.n	5a02 <_printf_i+0x8e>
    59f4:	0649      	lsls	r1, r1, #25
    59f6:	d504      	bpl.n	5a02 <_printf_i+0x8e>
    59f8:	1d11      	adds	r1, r2, #4
    59fa:	6019      	str	r1, [r3, #0]
    59fc:	2300      	movs	r3, #0
    59fe:	5ed5      	ldrsh	r5, [r2, r3]
    5a00:	e002      	b.n	5a08 <_printf_i+0x94>
    5a02:	1d11      	adds	r1, r2, #4
    5a04:	6019      	str	r1, [r3, #0]
    5a06:	6815      	ldr	r5, [r2, #0]
    5a08:	2d00      	cmp	r5, #0
    5a0a:	da3b      	bge.n	5a84 <_printf_i+0x110>
    5a0c:	232d      	movs	r3, #45	; 0x2d
    5a0e:	9a04      	ldr	r2, [sp, #16]
    5a10:	426d      	negs	r5, r5
    5a12:	7013      	strb	r3, [r2, #0]
    5a14:	e036      	b.n	5a84 <_printf_i+0x110>
    5a16:	6821      	ldr	r1, [r4, #0]
    5a18:	681a      	ldr	r2, [r3, #0]
    5a1a:	0608      	lsls	r0, r1, #24
    5a1c:	d406      	bmi.n	5a2c <_printf_i+0xb8>
    5a1e:	0649      	lsls	r1, r1, #25
    5a20:	d504      	bpl.n	5a2c <_printf_i+0xb8>
    5a22:	6815      	ldr	r5, [r2, #0]
    5a24:	1d11      	adds	r1, r2, #4
    5a26:	6019      	str	r1, [r3, #0]
    5a28:	b2ad      	uxth	r5, r5
    5a2a:	e002      	b.n	5a32 <_printf_i+0xbe>
    5a2c:	1d11      	adds	r1, r2, #4
    5a2e:	6019      	str	r1, [r3, #0]
    5a30:	6815      	ldr	r5, [r2, #0]
    5a32:	4b5f      	ldr	r3, [pc, #380]	; (5bb0 <_printf_i+0x23c>)
    5a34:	7e22      	ldrb	r2, [r4, #24]
    5a36:	9303      	str	r3, [sp, #12]
    5a38:	2708      	movs	r7, #8
    5a3a:	2a6f      	cmp	r2, #111	; 0x6f
    5a3c:	d01d      	beq.n	5a7a <_printf_i+0x106>
    5a3e:	270a      	movs	r7, #10
    5a40:	e01b      	b.n	5a7a <_printf_i+0x106>
    5a42:	0022      	movs	r2, r4
    5a44:	2178      	movs	r1, #120	; 0x78
    5a46:	3245      	adds	r2, #69	; 0x45
    5a48:	7011      	strb	r1, [r2, #0]
    5a4a:	4a5a      	ldr	r2, [pc, #360]	; (5bb4 <_printf_i+0x240>)
    5a4c:	6819      	ldr	r1, [r3, #0]
    5a4e:	9203      	str	r2, [sp, #12]
    5a50:	1d08      	adds	r0, r1, #4
    5a52:	6822      	ldr	r2, [r4, #0]
    5a54:	6018      	str	r0, [r3, #0]
    5a56:	680d      	ldr	r5, [r1, #0]
    5a58:	0610      	lsls	r0, r2, #24
    5a5a:	d402      	bmi.n	5a62 <_printf_i+0xee>
    5a5c:	0650      	lsls	r0, r2, #25
    5a5e:	d500      	bpl.n	5a62 <_printf_i+0xee>
    5a60:	b2ad      	uxth	r5, r5
    5a62:	07d3      	lsls	r3, r2, #31
    5a64:	d502      	bpl.n	5a6c <_printf_i+0xf8>
    5a66:	2320      	movs	r3, #32
    5a68:	431a      	orrs	r2, r3
    5a6a:	6022      	str	r2, [r4, #0]
    5a6c:	2710      	movs	r7, #16
    5a6e:	2d00      	cmp	r5, #0
    5a70:	d103      	bne.n	5a7a <_printf_i+0x106>
    5a72:	2320      	movs	r3, #32
    5a74:	6822      	ldr	r2, [r4, #0]
    5a76:	439a      	bics	r2, r3
    5a78:	6022      	str	r2, [r4, #0]
    5a7a:	0023      	movs	r3, r4
    5a7c:	2200      	movs	r2, #0
    5a7e:	3343      	adds	r3, #67	; 0x43
    5a80:	701a      	strb	r2, [r3, #0]
    5a82:	e002      	b.n	5a8a <_printf_i+0x116>
    5a84:	270a      	movs	r7, #10
    5a86:	4b4a      	ldr	r3, [pc, #296]	; (5bb0 <_printf_i+0x23c>)
    5a88:	9303      	str	r3, [sp, #12]
    5a8a:	6863      	ldr	r3, [r4, #4]
    5a8c:	60a3      	str	r3, [r4, #8]
    5a8e:	2b00      	cmp	r3, #0
    5a90:	db09      	blt.n	5aa6 <_printf_i+0x132>
    5a92:	2204      	movs	r2, #4
    5a94:	6821      	ldr	r1, [r4, #0]
    5a96:	4391      	bics	r1, r2
    5a98:	6021      	str	r1, [r4, #0]
    5a9a:	2d00      	cmp	r5, #0
    5a9c:	d105      	bne.n	5aaa <_printf_i+0x136>
    5a9e:	9e04      	ldr	r6, [sp, #16]
    5aa0:	2b00      	cmp	r3, #0
    5aa2:	d011      	beq.n	5ac8 <_printf_i+0x154>
    5aa4:	e07b      	b.n	5b9e <_printf_i+0x22a>
    5aa6:	2d00      	cmp	r5, #0
    5aa8:	d079      	beq.n	5b9e <_printf_i+0x22a>
    5aaa:	9e04      	ldr	r6, [sp, #16]
    5aac:	0028      	movs	r0, r5
    5aae:	0039      	movs	r1, r7
    5ab0:	f7ff f998 	bl	4de4 <__aeabi_uidivmod>
    5ab4:	9b03      	ldr	r3, [sp, #12]
    5ab6:	3e01      	subs	r6, #1
    5ab8:	5c5b      	ldrb	r3, [r3, r1]
    5aba:	0028      	movs	r0, r5
    5abc:	7033      	strb	r3, [r6, #0]
    5abe:	0039      	movs	r1, r7
    5ac0:	f7ff f90a 	bl	4cd8 <__aeabi_uidiv>
    5ac4:	1e05      	subs	r5, r0, #0
    5ac6:	d1f1      	bne.n	5aac <_printf_i+0x138>
    5ac8:	2f08      	cmp	r7, #8
    5aca:	d109      	bne.n	5ae0 <_printf_i+0x16c>
    5acc:	6823      	ldr	r3, [r4, #0]
    5ace:	07db      	lsls	r3, r3, #31
    5ad0:	d506      	bpl.n	5ae0 <_printf_i+0x16c>
    5ad2:	6863      	ldr	r3, [r4, #4]
    5ad4:	6922      	ldr	r2, [r4, #16]
    5ad6:	4293      	cmp	r3, r2
    5ad8:	dc02      	bgt.n	5ae0 <_printf_i+0x16c>
    5ada:	2330      	movs	r3, #48	; 0x30
    5adc:	3e01      	subs	r6, #1
    5ade:	7033      	strb	r3, [r6, #0]
    5ae0:	9b04      	ldr	r3, [sp, #16]
    5ae2:	1b9b      	subs	r3, r3, r6
    5ae4:	6123      	str	r3, [r4, #16]
    5ae6:	e02b      	b.n	5b40 <_printf_i+0x1cc>
    5ae8:	6809      	ldr	r1, [r1, #0]
    5aea:	681a      	ldr	r2, [r3, #0]
    5aec:	0608      	lsls	r0, r1, #24
    5aee:	d407      	bmi.n	5b00 <_printf_i+0x18c>
    5af0:	0649      	lsls	r1, r1, #25
    5af2:	d505      	bpl.n	5b00 <_printf_i+0x18c>
    5af4:	1d11      	adds	r1, r2, #4
    5af6:	6019      	str	r1, [r3, #0]
    5af8:	6813      	ldr	r3, [r2, #0]
    5afa:	8aa2      	ldrh	r2, [r4, #20]
    5afc:	801a      	strh	r2, [r3, #0]
    5afe:	e004      	b.n	5b0a <_printf_i+0x196>
    5b00:	1d11      	adds	r1, r2, #4
    5b02:	6019      	str	r1, [r3, #0]
    5b04:	6813      	ldr	r3, [r2, #0]
    5b06:	6962      	ldr	r2, [r4, #20]
    5b08:	601a      	str	r2, [r3, #0]
    5b0a:	2300      	movs	r3, #0
    5b0c:	9e04      	ldr	r6, [sp, #16]
    5b0e:	6123      	str	r3, [r4, #16]
    5b10:	e016      	b.n	5b40 <_printf_i+0x1cc>
    5b12:	681a      	ldr	r2, [r3, #0]
    5b14:	1d11      	adds	r1, r2, #4
    5b16:	6019      	str	r1, [r3, #0]
    5b18:	6816      	ldr	r6, [r2, #0]
    5b1a:	2100      	movs	r1, #0
    5b1c:	6862      	ldr	r2, [r4, #4]
    5b1e:	0030      	movs	r0, r6
    5b20:	f000 f9d4 	bl	5ecc <memchr>
    5b24:	2800      	cmp	r0, #0
    5b26:	d001      	beq.n	5b2c <_printf_i+0x1b8>
    5b28:	1b80      	subs	r0, r0, r6
    5b2a:	6060      	str	r0, [r4, #4]
    5b2c:	6863      	ldr	r3, [r4, #4]
    5b2e:	e003      	b.n	5b38 <_printf_i+0x1c4>
    5b30:	0026      	movs	r6, r4
    5b32:	3642      	adds	r6, #66	; 0x42
    5b34:	7032      	strb	r2, [r6, #0]
    5b36:	2301      	movs	r3, #1
    5b38:	6123      	str	r3, [r4, #16]
    5b3a:	2300      	movs	r3, #0
    5b3c:	9a04      	ldr	r2, [sp, #16]
    5b3e:	7013      	strb	r3, [r2, #0]
    5b40:	9b07      	ldr	r3, [sp, #28]
    5b42:	aa09      	add	r2, sp, #36	; 0x24
    5b44:	9300      	str	r3, [sp, #0]
    5b46:	0021      	movs	r1, r4
    5b48:	9b06      	ldr	r3, [sp, #24]
    5b4a:	9805      	ldr	r0, [sp, #20]
    5b4c:	f7ff fea4 	bl	5898 <_printf_common>
    5b50:	1c43      	adds	r3, r0, #1
    5b52:	d102      	bne.n	5b5a <_printf_i+0x1e6>
    5b54:	2001      	movs	r0, #1
    5b56:	4240      	negs	r0, r0
    5b58:	e027      	b.n	5baa <_printf_i+0x236>
    5b5a:	6923      	ldr	r3, [r4, #16]
    5b5c:	0032      	movs	r2, r6
    5b5e:	9906      	ldr	r1, [sp, #24]
    5b60:	9805      	ldr	r0, [sp, #20]
    5b62:	9d07      	ldr	r5, [sp, #28]
    5b64:	47a8      	blx	r5
    5b66:	1c43      	adds	r3, r0, #1
    5b68:	d0f4      	beq.n	5b54 <_printf_i+0x1e0>
    5b6a:	6823      	ldr	r3, [r4, #0]
    5b6c:	2500      	movs	r5, #0
    5b6e:	079b      	lsls	r3, r3, #30
    5b70:	d40f      	bmi.n	5b92 <_printf_i+0x21e>
    5b72:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5b74:	68e0      	ldr	r0, [r4, #12]
    5b76:	4298      	cmp	r0, r3
    5b78:	da17      	bge.n	5baa <_printf_i+0x236>
    5b7a:	0018      	movs	r0, r3
    5b7c:	e015      	b.n	5baa <_printf_i+0x236>
    5b7e:	0022      	movs	r2, r4
    5b80:	2301      	movs	r3, #1
    5b82:	3219      	adds	r2, #25
    5b84:	9906      	ldr	r1, [sp, #24]
    5b86:	9805      	ldr	r0, [sp, #20]
    5b88:	9e07      	ldr	r6, [sp, #28]
    5b8a:	47b0      	blx	r6
    5b8c:	1c43      	adds	r3, r0, #1
    5b8e:	d0e1      	beq.n	5b54 <_printf_i+0x1e0>
    5b90:	3501      	adds	r5, #1
    5b92:	68e3      	ldr	r3, [r4, #12]
    5b94:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5b96:	1a9b      	subs	r3, r3, r2
    5b98:	429d      	cmp	r5, r3
    5b9a:	dbf0      	blt.n	5b7e <_printf_i+0x20a>
    5b9c:	e7e9      	b.n	5b72 <_printf_i+0x1fe>
    5b9e:	0026      	movs	r6, r4
    5ba0:	9b03      	ldr	r3, [sp, #12]
    5ba2:	3642      	adds	r6, #66	; 0x42
    5ba4:	781b      	ldrb	r3, [r3, #0]
    5ba6:	7033      	strb	r3, [r6, #0]
    5ba8:	e78e      	b.n	5ac8 <_printf_i+0x154>
    5baa:	b00b      	add	sp, #44	; 0x2c
    5bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bae:	46c0      	nop			; (mov r8, r8)
    5bb0:	00006069 	.word	0x00006069
    5bb4:	0000607a 	.word	0x0000607a

00005bb8 <_sbrk_r>:
    5bb8:	2300      	movs	r3, #0
    5bba:	b570      	push	{r4, r5, r6, lr}
    5bbc:	4c06      	ldr	r4, [pc, #24]	; (5bd8 <_sbrk_r+0x20>)
    5bbe:	0005      	movs	r5, r0
    5bc0:	0008      	movs	r0, r1
    5bc2:	6023      	str	r3, [r4, #0]
    5bc4:	f7fc fb28 	bl	2218 <_sbrk>
    5bc8:	1c43      	adds	r3, r0, #1
    5bca:	d103      	bne.n	5bd4 <_sbrk_r+0x1c>
    5bcc:	6823      	ldr	r3, [r4, #0]
    5bce:	2b00      	cmp	r3, #0
    5bd0:	d000      	beq.n	5bd4 <_sbrk_r+0x1c>
    5bd2:	602b      	str	r3, [r5, #0]
    5bd4:	bd70      	pop	{r4, r5, r6, pc}
    5bd6:	46c0      	nop			; (mov r8, r8)
    5bd8:	20000ce4 	.word	0x20000ce4

00005bdc <__sread>:
    5bdc:	b570      	push	{r4, r5, r6, lr}
    5bde:	000c      	movs	r4, r1
    5be0:	250e      	movs	r5, #14
    5be2:	5f49      	ldrsh	r1, [r1, r5]
    5be4:	f000 f97e 	bl	5ee4 <_read_r>
    5be8:	2800      	cmp	r0, #0
    5bea:	db03      	blt.n	5bf4 <__sread+0x18>
    5bec:	6d63      	ldr	r3, [r4, #84]	; 0x54
    5bee:	181b      	adds	r3, r3, r0
    5bf0:	6563      	str	r3, [r4, #84]	; 0x54
    5bf2:	e003      	b.n	5bfc <__sread+0x20>
    5bf4:	89a2      	ldrh	r2, [r4, #12]
    5bf6:	4b02      	ldr	r3, [pc, #8]	; (5c00 <__sread+0x24>)
    5bf8:	4013      	ands	r3, r2
    5bfa:	81a3      	strh	r3, [r4, #12]
    5bfc:	bd70      	pop	{r4, r5, r6, pc}
    5bfe:	46c0      	nop			; (mov r8, r8)
    5c00:	ffffefff 	.word	0xffffefff

00005c04 <__swrite>:
    5c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c06:	001f      	movs	r7, r3
    5c08:	898b      	ldrh	r3, [r1, #12]
    5c0a:	0005      	movs	r5, r0
    5c0c:	000c      	movs	r4, r1
    5c0e:	0016      	movs	r6, r2
    5c10:	05db      	lsls	r3, r3, #23
    5c12:	d505      	bpl.n	5c20 <__swrite+0x1c>
    5c14:	230e      	movs	r3, #14
    5c16:	5ec9      	ldrsh	r1, [r1, r3]
    5c18:	2200      	movs	r2, #0
    5c1a:	2302      	movs	r3, #2
    5c1c:	f000 f942 	bl	5ea4 <_lseek_r>
    5c20:	89a2      	ldrh	r2, [r4, #12]
    5c22:	4b05      	ldr	r3, [pc, #20]	; (5c38 <__swrite+0x34>)
    5c24:	0028      	movs	r0, r5
    5c26:	4013      	ands	r3, r2
    5c28:	81a3      	strh	r3, [r4, #12]
    5c2a:	0032      	movs	r2, r6
    5c2c:	230e      	movs	r3, #14
    5c2e:	5ee1      	ldrsh	r1, [r4, r3]
    5c30:	003b      	movs	r3, r7
    5c32:	f000 f877 	bl	5d24 <_write_r>
    5c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c38:	ffffefff 	.word	0xffffefff

00005c3c <__sseek>:
    5c3c:	b570      	push	{r4, r5, r6, lr}
    5c3e:	000c      	movs	r4, r1
    5c40:	250e      	movs	r5, #14
    5c42:	5f49      	ldrsh	r1, [r1, r5]
    5c44:	f000 f92e 	bl	5ea4 <_lseek_r>
    5c48:	89a3      	ldrh	r3, [r4, #12]
    5c4a:	1c42      	adds	r2, r0, #1
    5c4c:	d103      	bne.n	5c56 <__sseek+0x1a>
    5c4e:	4a05      	ldr	r2, [pc, #20]	; (5c64 <__sseek+0x28>)
    5c50:	4013      	ands	r3, r2
    5c52:	81a3      	strh	r3, [r4, #12]
    5c54:	e004      	b.n	5c60 <__sseek+0x24>
    5c56:	2280      	movs	r2, #128	; 0x80
    5c58:	0152      	lsls	r2, r2, #5
    5c5a:	4313      	orrs	r3, r2
    5c5c:	81a3      	strh	r3, [r4, #12]
    5c5e:	6560      	str	r0, [r4, #84]	; 0x54
    5c60:	bd70      	pop	{r4, r5, r6, pc}
    5c62:	46c0      	nop			; (mov r8, r8)
    5c64:	ffffefff 	.word	0xffffefff

00005c68 <__sclose>:
    5c68:	b510      	push	{r4, lr}
    5c6a:	230e      	movs	r3, #14
    5c6c:	5ec9      	ldrsh	r1, [r1, r3]
    5c6e:	f000 f8e3 	bl	5e38 <_close_r>
    5c72:	bd10      	pop	{r4, pc}

00005c74 <__swbuf_r>:
    5c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c76:	0005      	movs	r5, r0
    5c78:	000f      	movs	r7, r1
    5c7a:	0014      	movs	r4, r2
    5c7c:	2800      	cmp	r0, #0
    5c7e:	d004      	beq.n	5c8a <__swbuf_r+0x16>
    5c80:	6983      	ldr	r3, [r0, #24]
    5c82:	2b00      	cmp	r3, #0
    5c84:	d101      	bne.n	5c8a <__swbuf_r+0x16>
    5c86:	f7ff fb25 	bl	52d4 <__sinit>
    5c8a:	4b23      	ldr	r3, [pc, #140]	; (5d18 <__swbuf_r+0xa4>)
    5c8c:	429c      	cmp	r4, r3
    5c8e:	d101      	bne.n	5c94 <__swbuf_r+0x20>
    5c90:	686c      	ldr	r4, [r5, #4]
    5c92:	e008      	b.n	5ca6 <__swbuf_r+0x32>
    5c94:	4b21      	ldr	r3, [pc, #132]	; (5d1c <__swbuf_r+0xa8>)
    5c96:	429c      	cmp	r4, r3
    5c98:	d101      	bne.n	5c9e <__swbuf_r+0x2a>
    5c9a:	68ac      	ldr	r4, [r5, #8]
    5c9c:	e003      	b.n	5ca6 <__swbuf_r+0x32>
    5c9e:	4b20      	ldr	r3, [pc, #128]	; (5d20 <__swbuf_r+0xac>)
    5ca0:	429c      	cmp	r4, r3
    5ca2:	d100      	bne.n	5ca6 <__swbuf_r+0x32>
    5ca4:	68ec      	ldr	r4, [r5, #12]
    5ca6:	69a3      	ldr	r3, [r4, #24]
    5ca8:	60a3      	str	r3, [r4, #8]
    5caa:	89a3      	ldrh	r3, [r4, #12]
    5cac:	071b      	lsls	r3, r3, #28
    5cae:	d50a      	bpl.n	5cc6 <__swbuf_r+0x52>
    5cb0:	6923      	ldr	r3, [r4, #16]
    5cb2:	2b00      	cmp	r3, #0
    5cb4:	d007      	beq.n	5cc6 <__swbuf_r+0x52>
    5cb6:	6823      	ldr	r3, [r4, #0]
    5cb8:	6922      	ldr	r2, [r4, #16]
    5cba:	b2fe      	uxtb	r6, r7
    5cbc:	1a98      	subs	r0, r3, r2
    5cbe:	6963      	ldr	r3, [r4, #20]
    5cc0:	4298      	cmp	r0, r3
    5cc2:	db0f      	blt.n	5ce4 <__swbuf_r+0x70>
    5cc4:	e008      	b.n	5cd8 <__swbuf_r+0x64>
    5cc6:	0021      	movs	r1, r4
    5cc8:	0028      	movs	r0, r5
    5cca:	f000 f83f 	bl	5d4c <__swsetup_r>
    5cce:	2800      	cmp	r0, #0
    5cd0:	d0f1      	beq.n	5cb6 <__swbuf_r+0x42>
    5cd2:	2001      	movs	r0, #1
    5cd4:	4240      	negs	r0, r0
    5cd6:	e01d      	b.n	5d14 <__swbuf_r+0xa0>
    5cd8:	0021      	movs	r1, r4
    5cda:	0028      	movs	r0, r5
    5cdc:	f7ff fa8c 	bl	51f8 <_fflush_r>
    5ce0:	2800      	cmp	r0, #0
    5ce2:	d1f6      	bne.n	5cd2 <__swbuf_r+0x5e>
    5ce4:	68a3      	ldr	r3, [r4, #8]
    5ce6:	3001      	adds	r0, #1
    5ce8:	3b01      	subs	r3, #1
    5cea:	60a3      	str	r3, [r4, #8]
    5cec:	6823      	ldr	r3, [r4, #0]
    5cee:	1c5a      	adds	r2, r3, #1
    5cf0:	6022      	str	r2, [r4, #0]
    5cf2:	701f      	strb	r7, [r3, #0]
    5cf4:	6963      	ldr	r3, [r4, #20]
    5cf6:	4298      	cmp	r0, r3
    5cf8:	d005      	beq.n	5d06 <__swbuf_r+0x92>
    5cfa:	89a3      	ldrh	r3, [r4, #12]
    5cfc:	0030      	movs	r0, r6
    5cfe:	07db      	lsls	r3, r3, #31
    5d00:	d508      	bpl.n	5d14 <__swbuf_r+0xa0>
    5d02:	2e0a      	cmp	r6, #10
    5d04:	d106      	bne.n	5d14 <__swbuf_r+0xa0>
    5d06:	0021      	movs	r1, r4
    5d08:	0028      	movs	r0, r5
    5d0a:	f7ff fa75 	bl	51f8 <_fflush_r>
    5d0e:	2800      	cmp	r0, #0
    5d10:	d1df      	bne.n	5cd2 <__swbuf_r+0x5e>
    5d12:	0030      	movs	r0, r6
    5d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5d16:	46c0      	nop			; (mov r8, r8)
    5d18:	00005ff8 	.word	0x00005ff8
    5d1c:	00006018 	.word	0x00006018
    5d20:	00006038 	.word	0x00006038

00005d24 <_write_r>:
    5d24:	b570      	push	{r4, r5, r6, lr}
    5d26:	0005      	movs	r5, r0
    5d28:	0008      	movs	r0, r1
    5d2a:	0011      	movs	r1, r2
    5d2c:	2200      	movs	r2, #0
    5d2e:	4c06      	ldr	r4, [pc, #24]	; (5d48 <_write_r+0x24>)
    5d30:	6022      	str	r2, [r4, #0]
    5d32:	001a      	movs	r2, r3
    5d34:	f7fc fa48 	bl	21c8 <_write>
    5d38:	1c43      	adds	r3, r0, #1
    5d3a:	d103      	bne.n	5d44 <_write_r+0x20>
    5d3c:	6823      	ldr	r3, [r4, #0]
    5d3e:	2b00      	cmp	r3, #0
    5d40:	d000      	beq.n	5d44 <_write_r+0x20>
    5d42:	602b      	str	r3, [r5, #0]
    5d44:	bd70      	pop	{r4, r5, r6, pc}
    5d46:	46c0      	nop			; (mov r8, r8)
    5d48:	20000ce4 	.word	0x20000ce4

00005d4c <__swsetup_r>:
    5d4c:	4b36      	ldr	r3, [pc, #216]	; (5e28 <__swsetup_r+0xdc>)
    5d4e:	b570      	push	{r4, r5, r6, lr}
    5d50:	681d      	ldr	r5, [r3, #0]
    5d52:	0006      	movs	r6, r0
    5d54:	000c      	movs	r4, r1
    5d56:	2d00      	cmp	r5, #0
    5d58:	d005      	beq.n	5d66 <__swsetup_r+0x1a>
    5d5a:	69ab      	ldr	r3, [r5, #24]
    5d5c:	2b00      	cmp	r3, #0
    5d5e:	d102      	bne.n	5d66 <__swsetup_r+0x1a>
    5d60:	0028      	movs	r0, r5
    5d62:	f7ff fab7 	bl	52d4 <__sinit>
    5d66:	4b31      	ldr	r3, [pc, #196]	; (5e2c <__swsetup_r+0xe0>)
    5d68:	429c      	cmp	r4, r3
    5d6a:	d101      	bne.n	5d70 <__swsetup_r+0x24>
    5d6c:	686c      	ldr	r4, [r5, #4]
    5d6e:	e008      	b.n	5d82 <__swsetup_r+0x36>
    5d70:	4b2f      	ldr	r3, [pc, #188]	; (5e30 <__swsetup_r+0xe4>)
    5d72:	429c      	cmp	r4, r3
    5d74:	d101      	bne.n	5d7a <__swsetup_r+0x2e>
    5d76:	68ac      	ldr	r4, [r5, #8]
    5d78:	e003      	b.n	5d82 <__swsetup_r+0x36>
    5d7a:	4b2e      	ldr	r3, [pc, #184]	; (5e34 <__swsetup_r+0xe8>)
    5d7c:	429c      	cmp	r4, r3
    5d7e:	d100      	bne.n	5d82 <__swsetup_r+0x36>
    5d80:	68ec      	ldr	r4, [r5, #12]
    5d82:	220c      	movs	r2, #12
    5d84:	5ea3      	ldrsh	r3, [r4, r2]
    5d86:	b29a      	uxth	r2, r3
    5d88:	0711      	lsls	r1, r2, #28
    5d8a:	d423      	bmi.n	5dd4 <__swsetup_r+0x88>
    5d8c:	06d1      	lsls	r1, r2, #27
    5d8e:	d407      	bmi.n	5da0 <__swsetup_r+0x54>
    5d90:	2209      	movs	r2, #9
    5d92:	2001      	movs	r0, #1
    5d94:	6032      	str	r2, [r6, #0]
    5d96:	3237      	adds	r2, #55	; 0x37
    5d98:	4313      	orrs	r3, r2
    5d9a:	81a3      	strh	r3, [r4, #12]
    5d9c:	4240      	negs	r0, r0
    5d9e:	e042      	b.n	5e26 <__swsetup_r+0xda>
    5da0:	0753      	lsls	r3, r2, #29
    5da2:	d513      	bpl.n	5dcc <__swsetup_r+0x80>
    5da4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5da6:	2900      	cmp	r1, #0
    5da8:	d008      	beq.n	5dbc <__swsetup_r+0x70>
    5daa:	0023      	movs	r3, r4
    5dac:	3344      	adds	r3, #68	; 0x44
    5dae:	4299      	cmp	r1, r3
    5db0:	d002      	beq.n	5db8 <__swsetup_r+0x6c>
    5db2:	0030      	movs	r0, r6
    5db4:	f7ff fb90 	bl	54d8 <_free_r>
    5db8:	2300      	movs	r3, #0
    5dba:	6363      	str	r3, [r4, #52]	; 0x34
    5dbc:	2224      	movs	r2, #36	; 0x24
    5dbe:	89a3      	ldrh	r3, [r4, #12]
    5dc0:	4393      	bics	r3, r2
    5dc2:	81a3      	strh	r3, [r4, #12]
    5dc4:	2300      	movs	r3, #0
    5dc6:	6063      	str	r3, [r4, #4]
    5dc8:	6923      	ldr	r3, [r4, #16]
    5dca:	6023      	str	r3, [r4, #0]
    5dcc:	2208      	movs	r2, #8
    5dce:	89a3      	ldrh	r3, [r4, #12]
    5dd0:	4313      	orrs	r3, r2
    5dd2:	81a3      	strh	r3, [r4, #12]
    5dd4:	6923      	ldr	r3, [r4, #16]
    5dd6:	2b00      	cmp	r3, #0
    5dd8:	d10b      	bne.n	5df2 <__swsetup_r+0xa6>
    5dda:	23a0      	movs	r3, #160	; 0xa0
    5ddc:	89a2      	ldrh	r2, [r4, #12]
    5dde:	009b      	lsls	r3, r3, #2
    5de0:	4013      	ands	r3, r2
    5de2:	2280      	movs	r2, #128	; 0x80
    5de4:	0092      	lsls	r2, r2, #2
    5de6:	4293      	cmp	r3, r2
    5de8:	d003      	beq.n	5df2 <__swsetup_r+0xa6>
    5dea:	0021      	movs	r1, r4
    5dec:	0030      	movs	r0, r6
    5dee:	f7ff fb2b 	bl	5448 <__smakebuf_r>
    5df2:	2301      	movs	r3, #1
    5df4:	89a2      	ldrh	r2, [r4, #12]
    5df6:	4013      	ands	r3, r2
    5df8:	d005      	beq.n	5e06 <__swsetup_r+0xba>
    5dfa:	2300      	movs	r3, #0
    5dfc:	60a3      	str	r3, [r4, #8]
    5dfe:	6963      	ldr	r3, [r4, #20]
    5e00:	425b      	negs	r3, r3
    5e02:	61a3      	str	r3, [r4, #24]
    5e04:	e003      	b.n	5e0e <__swsetup_r+0xc2>
    5e06:	0792      	lsls	r2, r2, #30
    5e08:	d400      	bmi.n	5e0c <__swsetup_r+0xc0>
    5e0a:	6963      	ldr	r3, [r4, #20]
    5e0c:	60a3      	str	r3, [r4, #8]
    5e0e:	2000      	movs	r0, #0
    5e10:	6923      	ldr	r3, [r4, #16]
    5e12:	4283      	cmp	r3, r0
    5e14:	d107      	bne.n	5e26 <__swsetup_r+0xda>
    5e16:	220c      	movs	r2, #12
    5e18:	5ea3      	ldrsh	r3, [r4, r2]
    5e1a:	061a      	lsls	r2, r3, #24
    5e1c:	d503      	bpl.n	5e26 <__swsetup_r+0xda>
    5e1e:	2240      	movs	r2, #64	; 0x40
    5e20:	4313      	orrs	r3, r2
    5e22:	81a3      	strh	r3, [r4, #12]
    5e24:	3801      	subs	r0, #1
    5e26:	bd70      	pop	{r4, r5, r6, pc}
    5e28:	20000074 	.word	0x20000074
    5e2c:	00005ff8 	.word	0x00005ff8
    5e30:	00006018 	.word	0x00006018
    5e34:	00006038 	.word	0x00006038

00005e38 <_close_r>:
    5e38:	2300      	movs	r3, #0
    5e3a:	b570      	push	{r4, r5, r6, lr}
    5e3c:	4c06      	ldr	r4, [pc, #24]	; (5e58 <_close_r+0x20>)
    5e3e:	0005      	movs	r5, r0
    5e40:	0008      	movs	r0, r1
    5e42:	6023      	str	r3, [r4, #0]
    5e44:	f7fc f9fa 	bl	223c <_close>
    5e48:	1c43      	adds	r3, r0, #1
    5e4a:	d103      	bne.n	5e54 <_close_r+0x1c>
    5e4c:	6823      	ldr	r3, [r4, #0]
    5e4e:	2b00      	cmp	r3, #0
    5e50:	d000      	beq.n	5e54 <_close_r+0x1c>
    5e52:	602b      	str	r3, [r5, #0]
    5e54:	bd70      	pop	{r4, r5, r6, pc}
    5e56:	46c0      	nop			; (mov r8, r8)
    5e58:	20000ce4 	.word	0x20000ce4

00005e5c <_fstat_r>:
    5e5c:	2300      	movs	r3, #0
    5e5e:	b570      	push	{r4, r5, r6, lr}
    5e60:	4c06      	ldr	r4, [pc, #24]	; (5e7c <_fstat_r+0x20>)
    5e62:	0005      	movs	r5, r0
    5e64:	0008      	movs	r0, r1
    5e66:	0011      	movs	r1, r2
    5e68:	6023      	str	r3, [r4, #0]
    5e6a:	f7fc f9eb 	bl	2244 <_fstat>
    5e6e:	1c43      	adds	r3, r0, #1
    5e70:	d103      	bne.n	5e7a <_fstat_r+0x1e>
    5e72:	6823      	ldr	r3, [r4, #0]
    5e74:	2b00      	cmp	r3, #0
    5e76:	d000      	beq.n	5e7a <_fstat_r+0x1e>
    5e78:	602b      	str	r3, [r5, #0]
    5e7a:	bd70      	pop	{r4, r5, r6, pc}
    5e7c:	20000ce4 	.word	0x20000ce4

00005e80 <_isatty_r>:
    5e80:	2300      	movs	r3, #0
    5e82:	b570      	push	{r4, r5, r6, lr}
    5e84:	4c06      	ldr	r4, [pc, #24]	; (5ea0 <_isatty_r+0x20>)
    5e86:	0005      	movs	r5, r0
    5e88:	0008      	movs	r0, r1
    5e8a:	6023      	str	r3, [r4, #0]
    5e8c:	f7fc f9e0 	bl	2250 <_isatty>
    5e90:	1c43      	adds	r3, r0, #1
    5e92:	d103      	bne.n	5e9c <_isatty_r+0x1c>
    5e94:	6823      	ldr	r3, [r4, #0]
    5e96:	2b00      	cmp	r3, #0
    5e98:	d000      	beq.n	5e9c <_isatty_r+0x1c>
    5e9a:	602b      	str	r3, [r5, #0]
    5e9c:	bd70      	pop	{r4, r5, r6, pc}
    5e9e:	46c0      	nop			; (mov r8, r8)
    5ea0:	20000ce4 	.word	0x20000ce4

00005ea4 <_lseek_r>:
    5ea4:	b570      	push	{r4, r5, r6, lr}
    5ea6:	0005      	movs	r5, r0
    5ea8:	0008      	movs	r0, r1
    5eaa:	0011      	movs	r1, r2
    5eac:	2200      	movs	r2, #0
    5eae:	4c06      	ldr	r4, [pc, #24]	; (5ec8 <_lseek_r+0x24>)
    5eb0:	6022      	str	r2, [r4, #0]
    5eb2:	001a      	movs	r2, r3
    5eb4:	f7fc f9ce 	bl	2254 <_lseek>
    5eb8:	1c43      	adds	r3, r0, #1
    5eba:	d103      	bne.n	5ec4 <_lseek_r+0x20>
    5ebc:	6823      	ldr	r3, [r4, #0]
    5ebe:	2b00      	cmp	r3, #0
    5ec0:	d000      	beq.n	5ec4 <_lseek_r+0x20>
    5ec2:	602b      	str	r3, [r5, #0]
    5ec4:	bd70      	pop	{r4, r5, r6, pc}
    5ec6:	46c0      	nop			; (mov r8, r8)
    5ec8:	20000ce4 	.word	0x20000ce4

00005ecc <memchr>:
    5ecc:	b2c9      	uxtb	r1, r1
    5ece:	1882      	adds	r2, r0, r2
    5ed0:	4290      	cmp	r0, r2
    5ed2:	d004      	beq.n	5ede <memchr+0x12>
    5ed4:	7803      	ldrb	r3, [r0, #0]
    5ed6:	428b      	cmp	r3, r1
    5ed8:	d002      	beq.n	5ee0 <memchr+0x14>
    5eda:	3001      	adds	r0, #1
    5edc:	e7f8      	b.n	5ed0 <memchr+0x4>
    5ede:	2000      	movs	r0, #0
    5ee0:	4770      	bx	lr
	...

00005ee4 <_read_r>:
    5ee4:	b570      	push	{r4, r5, r6, lr}
    5ee6:	0005      	movs	r5, r0
    5ee8:	0008      	movs	r0, r1
    5eea:	0011      	movs	r1, r2
    5eec:	2200      	movs	r2, #0
    5eee:	4c06      	ldr	r4, [pc, #24]	; (5f08 <_read_r+0x24>)
    5ef0:	6022      	str	r2, [r4, #0]
    5ef2:	001a      	movs	r2, r3
    5ef4:	f7fc f948 	bl	2188 <_read>
    5ef8:	1c43      	adds	r3, r0, #1
    5efa:	d103      	bne.n	5f04 <_read_r+0x20>
    5efc:	6823      	ldr	r3, [r4, #0]
    5efe:	2b00      	cmp	r3, #0
    5f00:	d000      	beq.n	5f04 <_read_r+0x20>
    5f02:	602b      	str	r3, [r5, #0]
    5f04:	bd70      	pop	{r4, r5, r6, pc}
    5f06:	46c0      	nop			; (mov r8, r8)
    5f08:	20000ce4 	.word	0x20000ce4
    5f0c:	42000800 	.word	0x42000800
    5f10:	42000c00 	.word	0x42000c00
    5f14:	42001000 	.word	0x42001000
    5f18:	42001400 	.word	0x42001400
    5f1c:	42001800 	.word	0x42001800
    5f20:	42001c00 	.word	0x42001c00
    5f24:	0c0b0a09 	.word	0x0c0b0a09
    5f28:	00000e0d 	.word	0x00000e0d
    5f2c:	000013ea 	.word	0x000013ea
    5f30:	000013e6 	.word	0x000013e6
    5f34:	000013e6 	.word	0x000013e6
    5f38:	00001444 	.word	0x00001444
    5f3c:	00001444 	.word	0x00001444
    5f40:	000013fe 	.word	0x000013fe
    5f44:	000013f0 	.word	0x000013f0
    5f48:	00001404 	.word	0x00001404
    5f4c:	00001432 	.word	0x00001432
    5f50:	000016b4 	.word	0x000016b4
    5f54:	00001694 	.word	0x00001694
    5f58:	00001694 	.word	0x00001694
    5f5c:	00001720 	.word	0x00001720
    5f60:	000016a6 	.word	0x000016a6
    5f64:	000016c2 	.word	0x000016c2
    5f68:	00001698 	.word	0x00001698
    5f6c:	000016d0 	.word	0x000016d0
    5f70:	00001710 	.word	0x00001710
    5f74:	42002c00 	.word	0x42002c00
    5f78:	42003000 	.word	0x42003000
    5f7c:	42003400 	.word	0x42003400
    5f80:	001c1c1b 	.word	0x001c1c1b
    5f84:	10000800 	.word	0x10000800
    5f88:	00002000 	.word	0x00002000
    5f8c:	00002a6c 	.word	0x00002a6c
    5f90:	00002c20 	.word	0x00002c20
    5f94:	00002c2a 	.word	0x00002c2a
    5f98:	00002df8 	.word	0x00002df8
    5f9c:	00002e00 	.word	0x00002e00
    5fa0:	0000337a 	.word	0x0000337a
    5fa4:	0000343c 	.word	0x0000343c
    5fa8:	00003384 	.word	0x00003384
    5fac:	000033a4 	.word	0x000033a4
    5fb0:	0000343c 	.word	0x0000343c
    5fb4:	000033c6 	.word	0x000033c6
    5fb8:	0000343c 	.word	0x0000343c
    5fbc:	0000340a 	.word	0x0000340a

00005fc0 <tc_interrupt_vectors.11902>:
    5fc0:	00141312 77617264 00000000 657a616d     ....draw....maze
    5fd0:	00000000 61746164 0a73253a 00000000     ....data:%s.....
    5fe0:	63206425 6c706d6f 0a657465 00000000     %d complete.....
    5ff0:	00000043                                C...

00005ff4 <_global_impure_ptr>:
    5ff4:	20000014                                ... 

00005ff8 <__sf_fake_stdin>:
	...

00006018 <__sf_fake_stdout>:
	...

00006038 <__sf_fake_stderr>:
	...
    6058:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    6068:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    6078:	31300046 35343332 39383736 64636261     F.0123456789abcd
    6088:	00006665                                ef..

0000608c <_init>:
    608c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    608e:	46c0      	nop			; (mov r8, r8)
    6090:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6092:	bc08      	pop	{r3}
    6094:	469e      	mov	lr, r3
    6096:	4770      	bx	lr

00006098 <__init_array_start>:
    6098:	000000dd 	.word	0x000000dd

0000609c <_fini>:
    609c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    609e:	46c0      	nop			; (mov r8, r8)
    60a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    60a2:	bc08      	pop	{r3}
    60a4:	469e      	mov	lr, r3
    60a6:	4770      	bx	lr

000060a8 <__fini_array_start>:
    60a8:	000000b5 	.word	0x000000b5
