## Headers
-v ../../rtl/header/defines.v
-v ../../rtl/header/user_defines.v

## User project
-v ../../rtl/user/axi4_lite_slave_bram.sv
-v ../../rtl/user/axi4_lite_slave_conf.sv
-v ../../rtl/user/axi4_lite_slave.sv
-v ../../rtl/user/axi4_stream_slave_bram.sv
-v ../../rtl/user/booth4wallace_multiplier_nbit.sv
-v ../../rtl/user/booth4_op_generator.sv
-v ../../rtl/user/op_n_to_2_17bit.sv
-v ../../rtl/user/op_n_to_2_19bit.sv
-v ../../rtl/user/op_n_to_2_nbit_onestage.sv
-v ../../rtl/user/op_3_to_2_nbit.sv
-v ../../rtl/user/bram_access_arbiter.sv
-v ../../rtl/user/brent_kung_adder_nbit.sv
-v ../../rtl/user/data_ram_behav.sv
-v ../../rtl/user/fir_core.sv
-v ../../rtl/user/fir_top.sv
-v ../../rtl/user/gp_unit.sv
-v ../../rtl/user/onebit_adder.sv
-v ../../rtl/user/tap_ram_behav.sv
-v ../../rtl/user/user_project_wrapper.v
-v ../../rtl/user/wb_to_axi.v
-v ../../rtl/user/exmem.v
-v ../../rtl/user/bram.v

## VIP
-v ../../vip/tbuart.v
-v ../../vip/spiflash.v

## DFFRAM Behavioral Model
-v ../../vip/RAM256.v
-v ../../vip/RAM128.v

## Mgmt Core Wrapper
-v ../../rtl/soc/mgmt_core.v
-v ../../rtl/soc/mgmt_core_wrapper.v
-v ../../rtl/soc/VexRiscv_MinDebugCache.v

## These blocks need to stay in RTL
-v ../../rtl/soc/pads.v			
-v ../../rtl/soc/mprj_io.v

## These blocks only needed for RTL sims							     
-v ../../rtl/soc/housekeeping_spi.v				     
-v ../../rtl/soc/chip_io.v 		     
-v ../../rtl/soc/gpio_control_block.v	     
-v ../../rtl/soc/gpio_defaults_block.v	     
-v ../../rtl/soc/housekeeping.v		     
-v ../../rtl/soc/caravel.v 	

## STD CELLS - they need to be below the defines.v files 
-v ../../cvc-pdk/sky130_sram_2kbyte_1rw1r_32x512_8.v
