// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/20/2024 23:40:36"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_i_type (
	clk,
	rst,
	sw,
	probe_register_file,
	probe_data_memory,
	WriteReg,
	result,
	ALUResult,
	SignImm,
	SrcA,
	SrcB,
	WriteData,
	ReadData);
input 	clk;
input 	rst;
input 	[1:0] sw;
output 	[31:0] probe_register_file;
output 	[31:0] probe_data_memory;
output 	[4:0] WriteReg;
output 	[31:0] result;
output 	[31:0] ALUResult;
output 	[31:0] SignImm;
output 	[31:0] SrcA;
output 	[31:0] SrcB;
output 	[31:0] WriteData;
output 	[31:0] ReadData;

// Design Ports Information
// probe_register_file[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[4]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[5]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[8]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[9]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[11]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[12]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[13]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[15]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[16]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[17]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[18]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[20]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[21]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[22]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[23]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[24]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[25]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[26]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[27]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[28]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[29]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[30]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_register_file[31]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[0]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[3]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[8]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[9]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[10]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[11]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[12]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[14]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[15]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[16]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[17]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[18]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[19]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[20]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[21]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[22]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[23]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[24]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[25]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[26]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[27]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[28]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[29]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[30]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// probe_data_memory[31]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteReg[0]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteReg[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteReg[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteReg[3]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteReg[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[0]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[6]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[7]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[8]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[10]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[11]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[12]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[14]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[15]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[16]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[17]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[18]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[19]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[21]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[22]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[23]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[24]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[25]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[27]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[28]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[29]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[30]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SignImm[31]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[5]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[6]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[8]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[9]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[10]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[11]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[12]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[14]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[15]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[16]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[17]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[19]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[20]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[21]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[22]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[23]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[24]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[25]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[26]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[27]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[28]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[29]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[30]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcA[31]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[1]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[2]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[3]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[5]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[7]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[8]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[9]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[10]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[11]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[12]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[13]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[14]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[15]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[16]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[17]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[18]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[19]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[20]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[21]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[22]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[23]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[24]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[25]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[26]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[27]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[28]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[29]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[30]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SrcB[31]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[4]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[7]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[8]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[9]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[11]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[13]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[16]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[17]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[18]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[19]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[20]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[21]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[22]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[23]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[24]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[25]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[26]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[27]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[28]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[29]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[30]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData[31]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \probe_register_file[0]~output_o ;
wire \probe_register_file[1]~output_o ;
wire \probe_register_file[2]~output_o ;
wire \probe_register_file[3]~output_o ;
wire \probe_register_file[4]~output_o ;
wire \probe_register_file[5]~output_o ;
wire \probe_register_file[6]~output_o ;
wire \probe_register_file[7]~output_o ;
wire \probe_register_file[8]~output_o ;
wire \probe_register_file[9]~output_o ;
wire \probe_register_file[10]~output_o ;
wire \probe_register_file[11]~output_o ;
wire \probe_register_file[12]~output_o ;
wire \probe_register_file[13]~output_o ;
wire \probe_register_file[14]~output_o ;
wire \probe_register_file[15]~output_o ;
wire \probe_register_file[16]~output_o ;
wire \probe_register_file[17]~output_o ;
wire \probe_register_file[18]~output_o ;
wire \probe_register_file[19]~output_o ;
wire \probe_register_file[20]~output_o ;
wire \probe_register_file[21]~output_o ;
wire \probe_register_file[22]~output_o ;
wire \probe_register_file[23]~output_o ;
wire \probe_register_file[24]~output_o ;
wire \probe_register_file[25]~output_o ;
wire \probe_register_file[26]~output_o ;
wire \probe_register_file[27]~output_o ;
wire \probe_register_file[28]~output_o ;
wire \probe_register_file[29]~output_o ;
wire \probe_register_file[30]~output_o ;
wire \probe_register_file[31]~output_o ;
wire \probe_data_memory[0]~output_o ;
wire \probe_data_memory[1]~output_o ;
wire \probe_data_memory[2]~output_o ;
wire \probe_data_memory[3]~output_o ;
wire \probe_data_memory[4]~output_o ;
wire \probe_data_memory[5]~output_o ;
wire \probe_data_memory[6]~output_o ;
wire \probe_data_memory[7]~output_o ;
wire \probe_data_memory[8]~output_o ;
wire \probe_data_memory[9]~output_o ;
wire \probe_data_memory[10]~output_o ;
wire \probe_data_memory[11]~output_o ;
wire \probe_data_memory[12]~output_o ;
wire \probe_data_memory[13]~output_o ;
wire \probe_data_memory[14]~output_o ;
wire \probe_data_memory[15]~output_o ;
wire \probe_data_memory[16]~output_o ;
wire \probe_data_memory[17]~output_o ;
wire \probe_data_memory[18]~output_o ;
wire \probe_data_memory[19]~output_o ;
wire \probe_data_memory[20]~output_o ;
wire \probe_data_memory[21]~output_o ;
wire \probe_data_memory[22]~output_o ;
wire \probe_data_memory[23]~output_o ;
wire \probe_data_memory[24]~output_o ;
wire \probe_data_memory[25]~output_o ;
wire \probe_data_memory[26]~output_o ;
wire \probe_data_memory[27]~output_o ;
wire \probe_data_memory[28]~output_o ;
wire \probe_data_memory[29]~output_o ;
wire \probe_data_memory[30]~output_o ;
wire \probe_data_memory[31]~output_o ;
wire \WriteReg[0]~output_o ;
wire \WriteReg[1]~output_o ;
wire \WriteReg[2]~output_o ;
wire \WriteReg[3]~output_o ;
wire \WriteReg[4]~output_o ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \ALUResult[0]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[8]~output_o ;
wire \ALUResult[9]~output_o ;
wire \ALUResult[10]~output_o ;
wire \ALUResult[11]~output_o ;
wire \ALUResult[12]~output_o ;
wire \ALUResult[13]~output_o ;
wire \ALUResult[14]~output_o ;
wire \ALUResult[15]~output_o ;
wire \ALUResult[16]~output_o ;
wire \ALUResult[17]~output_o ;
wire \ALUResult[18]~output_o ;
wire \ALUResult[19]~output_o ;
wire \ALUResult[20]~output_o ;
wire \ALUResult[21]~output_o ;
wire \ALUResult[22]~output_o ;
wire \ALUResult[23]~output_o ;
wire \ALUResult[24]~output_o ;
wire \ALUResult[25]~output_o ;
wire \ALUResult[26]~output_o ;
wire \ALUResult[27]~output_o ;
wire \ALUResult[28]~output_o ;
wire \ALUResult[29]~output_o ;
wire \ALUResult[30]~output_o ;
wire \ALUResult[31]~output_o ;
wire \SignImm[0]~output_o ;
wire \SignImm[1]~output_o ;
wire \SignImm[2]~output_o ;
wire \SignImm[3]~output_o ;
wire \SignImm[4]~output_o ;
wire \SignImm[5]~output_o ;
wire \SignImm[6]~output_o ;
wire \SignImm[7]~output_o ;
wire \SignImm[8]~output_o ;
wire \SignImm[9]~output_o ;
wire \SignImm[10]~output_o ;
wire \SignImm[11]~output_o ;
wire \SignImm[12]~output_o ;
wire \SignImm[13]~output_o ;
wire \SignImm[14]~output_o ;
wire \SignImm[15]~output_o ;
wire \SignImm[16]~output_o ;
wire \SignImm[17]~output_o ;
wire \SignImm[18]~output_o ;
wire \SignImm[19]~output_o ;
wire \SignImm[20]~output_o ;
wire \SignImm[21]~output_o ;
wire \SignImm[22]~output_o ;
wire \SignImm[23]~output_o ;
wire \SignImm[24]~output_o ;
wire \SignImm[25]~output_o ;
wire \SignImm[26]~output_o ;
wire \SignImm[27]~output_o ;
wire \SignImm[28]~output_o ;
wire \SignImm[29]~output_o ;
wire \SignImm[30]~output_o ;
wire \SignImm[31]~output_o ;
wire \SrcA[0]~output_o ;
wire \SrcA[1]~output_o ;
wire \SrcA[2]~output_o ;
wire \SrcA[3]~output_o ;
wire \SrcA[4]~output_o ;
wire \SrcA[5]~output_o ;
wire \SrcA[6]~output_o ;
wire \SrcA[7]~output_o ;
wire \SrcA[8]~output_o ;
wire \SrcA[9]~output_o ;
wire \SrcA[10]~output_o ;
wire \SrcA[11]~output_o ;
wire \SrcA[12]~output_o ;
wire \SrcA[13]~output_o ;
wire \SrcA[14]~output_o ;
wire \SrcA[15]~output_o ;
wire \SrcA[16]~output_o ;
wire \SrcA[17]~output_o ;
wire \SrcA[18]~output_o ;
wire \SrcA[19]~output_o ;
wire \SrcA[20]~output_o ;
wire \SrcA[21]~output_o ;
wire \SrcA[22]~output_o ;
wire \SrcA[23]~output_o ;
wire \SrcA[24]~output_o ;
wire \SrcA[25]~output_o ;
wire \SrcA[26]~output_o ;
wire \SrcA[27]~output_o ;
wire \SrcA[28]~output_o ;
wire \SrcA[29]~output_o ;
wire \SrcA[30]~output_o ;
wire \SrcA[31]~output_o ;
wire \SrcB[0]~output_o ;
wire \SrcB[1]~output_o ;
wire \SrcB[2]~output_o ;
wire \SrcB[3]~output_o ;
wire \SrcB[4]~output_o ;
wire \SrcB[5]~output_o ;
wire \SrcB[6]~output_o ;
wire \SrcB[7]~output_o ;
wire \SrcB[8]~output_o ;
wire \SrcB[9]~output_o ;
wire \SrcB[10]~output_o ;
wire \SrcB[11]~output_o ;
wire \SrcB[12]~output_o ;
wire \SrcB[13]~output_o ;
wire \SrcB[14]~output_o ;
wire \SrcB[15]~output_o ;
wire \SrcB[16]~output_o ;
wire \SrcB[17]~output_o ;
wire \SrcB[18]~output_o ;
wire \SrcB[19]~output_o ;
wire \SrcB[20]~output_o ;
wire \SrcB[21]~output_o ;
wire \SrcB[22]~output_o ;
wire \SrcB[23]~output_o ;
wire \SrcB[24]~output_o ;
wire \SrcB[25]~output_o ;
wire \SrcB[26]~output_o ;
wire \SrcB[27]~output_o ;
wire \SrcB[28]~output_o ;
wire \SrcB[29]~output_o ;
wire \SrcB[30]~output_o ;
wire \SrcB[31]~output_o ;
wire \WriteData[0]~output_o ;
wire \WriteData[1]~output_o ;
wire \WriteData[2]~output_o ;
wire \WriteData[3]~output_o ;
wire \WriteData[4]~output_o ;
wire \WriteData[5]~output_o ;
wire \WriteData[6]~output_o ;
wire \WriteData[7]~output_o ;
wire \WriteData[8]~output_o ;
wire \WriteData[9]~output_o ;
wire \WriteData[10]~output_o ;
wire \WriteData[11]~output_o ;
wire \WriteData[12]~output_o ;
wire \WriteData[13]~output_o ;
wire \WriteData[14]~output_o ;
wire \WriteData[15]~output_o ;
wire \WriteData[16]~output_o ;
wire \WriteData[17]~output_o ;
wire \WriteData[18]~output_o ;
wire \WriteData[19]~output_o ;
wire \WriteData[20]~output_o ;
wire \WriteData[21]~output_o ;
wire \WriteData[22]~output_o ;
wire \WriteData[23]~output_o ;
wire \WriteData[24]~output_o ;
wire \WriteData[25]~output_o ;
wire \WriteData[26]~output_o ;
wire \WriteData[27]~output_o ;
wire \WriteData[28]~output_o ;
wire \WriteData[29]~output_o ;
wire \WriteData[30]~output_o ;
wire \WriteData[31]~output_o ;
wire \ReadData[0]~output_o ;
wire \ReadData[1]~output_o ;
wire \ReadData[2]~output_o ;
wire \ReadData[3]~output_o ;
wire \ReadData[4]~output_o ;
wire \ReadData[5]~output_o ;
wire \ReadData[6]~output_o ;
wire \ReadData[7]~output_o ;
wire \ReadData[8]~output_o ;
wire \ReadData[9]~output_o ;
wire \ReadData[10]~output_o ;
wire \ReadData[11]~output_o ;
wire \ReadData[12]~output_o ;
wire \ReadData[13]~output_o ;
wire \ReadData[14]~output_o ;
wire \ReadData[15]~output_o ;
wire \ReadData[16]~output_o ;
wire \ReadData[17]~output_o ;
wire \ReadData[18]~output_o ;
wire \ReadData[19]~output_o ;
wire \ReadData[20]~output_o ;
wire \ReadData[21]~output_o ;
wire \ReadData[22]~output_o ;
wire \ReadData[23]~output_o ;
wire \ReadData[24]~output_o ;
wire \ReadData[25]~output_o ;
wire \ReadData[26]~output_o ;
wire \ReadData[27]~output_o ;
wire \ReadData[28]~output_o ;
wire \ReadData[29]~output_o ;
wire \ReadData[30]~output_o ;
wire \ReadData[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \sw[1]~input_o ;
wire \sw[0]~input_o ;
wire \alu|Selector31~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~0clkctrl_outclk ;
wire \rf|registers~0_combout ;
wire \rst~input_o ;
wire \rf|registers[1][16]~1_combout ;
wire \rf|registers[1][0]~q ;
wire \rf|Mux31~0_combout ;
wire \mem|mem[2][2]~0_combout ;
wire \mem|mem[2][2]~q ;
wire \mem|Mux29~0_combout ;
wire \rf|registers~2_combout ;
wire \rf|registers[1][2]~q ;
wire \rf|Mux29~0_combout ;
wire \inst_ex[28]~0_combout ;
wire \rf|registers~3_combout ;
wire \rf|registers[1][3]~q ;
wire \rf|Mux28~0_combout ;
wire \rf|registers[1][4]~q ;
wire \rf|Mux27~0_combout ;
wire \rf|registers[1][5]~q ;
wire \rf|Mux26~0_combout ;
wire \rf|registers[1][6]~q ;
wire \rf|Mux25~0_combout ;
wire \rf|registers[1][7]~q ;
wire \rf|Mux24~0_combout ;
wire \mux2|MemtoReg_out[0]~0_combout ;
wire \mux2|MemtoReg_out[2]~1_combout ;
wire \mux2|MemtoReg_out[3]~2_combout ;
wire [31:0] \mem|RD ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \probe_register_file[0]~output (
	.i(\rf|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[0]~output .bus_hold = "false";
defparam \probe_register_file[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \probe_register_file[1]~output (
	.i(\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[1]~output .bus_hold = "false";
defparam \probe_register_file[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \probe_register_file[2]~output (
	.i(\rf|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[2]~output .bus_hold = "false";
defparam \probe_register_file[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \probe_register_file[3]~output (
	.i(\rf|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[3]~output .bus_hold = "false";
defparam \probe_register_file[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \probe_register_file[4]~output (
	.i(\rf|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[4]~output .bus_hold = "false";
defparam \probe_register_file[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \probe_register_file[5]~output (
	.i(\rf|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[5]~output .bus_hold = "false";
defparam \probe_register_file[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \probe_register_file[6]~output (
	.i(\rf|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[6]~output .bus_hold = "false";
defparam \probe_register_file[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \probe_register_file[7]~output (
	.i(\rf|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[7]~output .bus_hold = "false";
defparam \probe_register_file[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \probe_register_file[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[8]~output .bus_hold = "false";
defparam \probe_register_file[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \probe_register_file[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[9]~output .bus_hold = "false";
defparam \probe_register_file[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \probe_register_file[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[10]~output .bus_hold = "false";
defparam \probe_register_file[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \probe_register_file[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[11]~output .bus_hold = "false";
defparam \probe_register_file[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \probe_register_file[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[12]~output .bus_hold = "false";
defparam \probe_register_file[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \probe_register_file[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[13]~output .bus_hold = "false";
defparam \probe_register_file[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \probe_register_file[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[14]~output .bus_hold = "false";
defparam \probe_register_file[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \probe_register_file[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[15]~output .bus_hold = "false";
defparam \probe_register_file[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \probe_register_file[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[16]~output .bus_hold = "false";
defparam \probe_register_file[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \probe_register_file[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[17]~output .bus_hold = "false";
defparam \probe_register_file[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \probe_register_file[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[18]~output .bus_hold = "false";
defparam \probe_register_file[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \probe_register_file[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[19]~output .bus_hold = "false";
defparam \probe_register_file[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \probe_register_file[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[20]~output .bus_hold = "false";
defparam \probe_register_file[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \probe_register_file[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[21]~output .bus_hold = "false";
defparam \probe_register_file[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \probe_register_file[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[22]~output .bus_hold = "false";
defparam \probe_register_file[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \probe_register_file[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[23]~output .bus_hold = "false";
defparam \probe_register_file[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \probe_register_file[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[24]~output .bus_hold = "false";
defparam \probe_register_file[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \probe_register_file[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[25]~output .bus_hold = "false";
defparam \probe_register_file[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \probe_register_file[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[26]~output .bus_hold = "false";
defparam \probe_register_file[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \probe_register_file[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[27]~output .bus_hold = "false";
defparam \probe_register_file[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \probe_register_file[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[28]~output .bus_hold = "false";
defparam \probe_register_file[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \probe_register_file[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[29]~output .bus_hold = "false";
defparam \probe_register_file[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \probe_register_file[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[30]~output .bus_hold = "false";
defparam \probe_register_file[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \probe_register_file[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_register_file[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_register_file[31]~output .bus_hold = "false";
defparam \probe_register_file[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \probe_data_memory[0]~output (
	.i(!\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[0]~output .bus_hold = "false";
defparam \probe_data_memory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \probe_data_memory[1]~output (
	.i(!\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[1]~output .bus_hold = "false";
defparam \probe_data_memory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \probe_data_memory[2]~output (
	.i(\mem|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[2]~output .bus_hold = "false";
defparam \probe_data_memory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \probe_data_memory[3]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[3]~output .bus_hold = "false";
defparam \probe_data_memory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \probe_data_memory[4]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[4]~output .bus_hold = "false";
defparam \probe_data_memory[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \probe_data_memory[5]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[5]~output .bus_hold = "false";
defparam \probe_data_memory[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \probe_data_memory[6]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[6]~output .bus_hold = "false";
defparam \probe_data_memory[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \probe_data_memory[7]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[7]~output .bus_hold = "false";
defparam \probe_data_memory[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \probe_data_memory[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[8]~output .bus_hold = "false";
defparam \probe_data_memory[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \probe_data_memory[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[9]~output .bus_hold = "false";
defparam \probe_data_memory[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \probe_data_memory[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[10]~output .bus_hold = "false";
defparam \probe_data_memory[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \probe_data_memory[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[11]~output .bus_hold = "false";
defparam \probe_data_memory[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \probe_data_memory[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[12]~output .bus_hold = "false";
defparam \probe_data_memory[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \probe_data_memory[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[13]~output .bus_hold = "false";
defparam \probe_data_memory[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \probe_data_memory[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[14]~output .bus_hold = "false";
defparam \probe_data_memory[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \probe_data_memory[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[15]~output .bus_hold = "false";
defparam \probe_data_memory[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \probe_data_memory[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[16]~output .bus_hold = "false";
defparam \probe_data_memory[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \probe_data_memory[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[17]~output .bus_hold = "false";
defparam \probe_data_memory[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \probe_data_memory[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[18]~output .bus_hold = "false";
defparam \probe_data_memory[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \probe_data_memory[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[19]~output .bus_hold = "false";
defparam \probe_data_memory[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \probe_data_memory[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[20]~output .bus_hold = "false";
defparam \probe_data_memory[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \probe_data_memory[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[21]~output .bus_hold = "false";
defparam \probe_data_memory[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \probe_data_memory[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[22]~output .bus_hold = "false";
defparam \probe_data_memory[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \probe_data_memory[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[23]~output .bus_hold = "false";
defparam \probe_data_memory[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \probe_data_memory[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[24]~output .bus_hold = "false";
defparam \probe_data_memory[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \probe_data_memory[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[25]~output .bus_hold = "false";
defparam \probe_data_memory[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \probe_data_memory[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[26]~output .bus_hold = "false";
defparam \probe_data_memory[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \probe_data_memory[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[27]~output .bus_hold = "false";
defparam \probe_data_memory[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \probe_data_memory[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[28]~output .bus_hold = "false";
defparam \probe_data_memory[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \probe_data_memory[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[29]~output .bus_hold = "false";
defparam \probe_data_memory[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \probe_data_memory[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[30]~output .bus_hold = "false";
defparam \probe_data_memory[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \probe_data_memory[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\probe_data_memory[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \probe_data_memory[31]~output .bus_hold = "false";
defparam \probe_data_memory[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \WriteReg[0]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteReg[0]~output .bus_hold = "false";
defparam \WriteReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \WriteReg[1]~output (
	.i(\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteReg[1]~output .bus_hold = "false";
defparam \WriteReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \WriteReg[2]~output (
	.i(\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteReg[2]~output .bus_hold = "false";
defparam \WriteReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \WriteReg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteReg[3]~output .bus_hold = "false";
defparam \WriteReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \WriteReg[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteReg[4]~output .bus_hold = "false";
defparam \WriteReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \result[0]~output (
	.i(\mux2|MemtoReg_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \result[1]~output (
	.i(!\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \result[2]~output (
	.i(\mux2|MemtoReg_out[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \result[3]~output (
	.i(\mux2|MemtoReg_out[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \result[4]~output (
	.i(\mux2|MemtoReg_out[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \result[5]~output (
	.i(\mux2|MemtoReg_out[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \result[6]~output (
	.i(\mux2|MemtoReg_out[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \result[7]~output (
	.i(\mux2|MemtoReg_out[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \result[8]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \result[9]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \result[10]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \result[11]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \result[12]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \result[13]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \result[14]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \result[15]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \result[16]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \result[17]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \result[18]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \result[19]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \result[20]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \result[21]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \result[22]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \result[23]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \result[24]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \result[25]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \result[26]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \result[27]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \result[28]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \result[29]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \result[30]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \result[31]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \ALUResult[0]~output (
	.i(!\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \ALUResult[1]~output (
	.i(!\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \ALUResult[2]~output (
	.i(!\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \ALUResult[3]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \ALUResult[4]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \ALUResult[5]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \ALUResult[6]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \ALUResult[7]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \ALUResult[8]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \ALUResult[9]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \ALUResult[10]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \ALUResult[11]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \ALUResult[12]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \ALUResult[13]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \ALUResult[14]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \ALUResult[15]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ALUResult[16]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \ALUResult[17]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \ALUResult[18]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \ALUResult[19]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \ALUResult[20]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \ALUResult[21]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \ALUResult[22]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \ALUResult[23]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \ALUResult[24]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \ALUResult[25]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \ALUResult[26]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \ALUResult[27]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \ALUResult[28]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \ALUResult[29]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \ALUResult[30]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \ALUResult[31]~output (
	.i(!\inst_ex[28]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \SignImm[0]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[0]~output .bus_hold = "false";
defparam \SignImm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \SignImm[1]~output (
	.i(\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[1]~output .bus_hold = "false";
defparam \SignImm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \SignImm[2]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[2]~output .bus_hold = "false";
defparam \SignImm[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \SignImm[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[3]~output .bus_hold = "false";
defparam \SignImm[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \SignImm[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[4]~output .bus_hold = "false";
defparam \SignImm[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \SignImm[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[5]~output .bus_hold = "false";
defparam \SignImm[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \SignImm[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[6]~output .bus_hold = "false";
defparam \SignImm[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \SignImm[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[7]~output .bus_hold = "false";
defparam \SignImm[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \SignImm[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[8]~output .bus_hold = "false";
defparam \SignImm[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \SignImm[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[9]~output .bus_hold = "false";
defparam \SignImm[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \SignImm[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[10]~output .bus_hold = "false";
defparam \SignImm[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \SignImm[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[11]~output .bus_hold = "false";
defparam \SignImm[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \SignImm[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[12]~output .bus_hold = "false";
defparam \SignImm[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \SignImm[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[13]~output .bus_hold = "false";
defparam \SignImm[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \SignImm[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[14]~output .bus_hold = "false";
defparam \SignImm[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \SignImm[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[15]~output .bus_hold = "false";
defparam \SignImm[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \SignImm[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[16]~output .bus_hold = "false";
defparam \SignImm[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \SignImm[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[17]~output .bus_hold = "false";
defparam \SignImm[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \SignImm[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[18]~output .bus_hold = "false";
defparam \SignImm[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \SignImm[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[19]~output .bus_hold = "false";
defparam \SignImm[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \SignImm[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[20]~output .bus_hold = "false";
defparam \SignImm[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \SignImm[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[21]~output .bus_hold = "false";
defparam \SignImm[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \SignImm[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[22]~output .bus_hold = "false";
defparam \SignImm[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \SignImm[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[23]~output .bus_hold = "false";
defparam \SignImm[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SignImm[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[24]~output .bus_hold = "false";
defparam \SignImm[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \SignImm[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[25]~output .bus_hold = "false";
defparam \SignImm[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \SignImm[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[26]~output .bus_hold = "false";
defparam \SignImm[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \SignImm[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[27]~output .bus_hold = "false";
defparam \SignImm[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \SignImm[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[28]~output .bus_hold = "false";
defparam \SignImm[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \SignImm[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[29]~output .bus_hold = "false";
defparam \SignImm[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \SignImm[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[30]~output .bus_hold = "false";
defparam \SignImm[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \SignImm[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SignImm[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \SignImm[31]~output .bus_hold = "false";
defparam \SignImm[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \SrcA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[0]~output .bus_hold = "false";
defparam \SrcA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \SrcA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[1]~output .bus_hold = "false";
defparam \SrcA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \SrcA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[2]~output .bus_hold = "false";
defparam \SrcA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \SrcA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[3]~output .bus_hold = "false";
defparam \SrcA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \SrcA[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[4]~output .bus_hold = "false";
defparam \SrcA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \SrcA[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[5]~output .bus_hold = "false";
defparam \SrcA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \SrcA[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[6]~output .bus_hold = "false";
defparam \SrcA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \SrcA[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[7]~output .bus_hold = "false";
defparam \SrcA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \SrcA[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[8]~output .bus_hold = "false";
defparam \SrcA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \SrcA[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[9]~output .bus_hold = "false";
defparam \SrcA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SrcA[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[10]~output .bus_hold = "false";
defparam \SrcA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \SrcA[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[11]~output .bus_hold = "false";
defparam \SrcA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \SrcA[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[12]~output .bus_hold = "false";
defparam \SrcA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \SrcA[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[13]~output .bus_hold = "false";
defparam \SrcA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \SrcA[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[14]~output .bus_hold = "false";
defparam \SrcA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \SrcA[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[15]~output .bus_hold = "false";
defparam \SrcA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \SrcA[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[16]~output .bus_hold = "false";
defparam \SrcA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \SrcA[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[17]~output .bus_hold = "false";
defparam \SrcA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \SrcA[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[18]~output .bus_hold = "false";
defparam \SrcA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \SrcA[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[19]~output .bus_hold = "false";
defparam \SrcA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SrcA[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[20]~output .bus_hold = "false";
defparam \SrcA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \SrcA[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[21]~output .bus_hold = "false";
defparam \SrcA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SrcA[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[22]~output .bus_hold = "false";
defparam \SrcA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SrcA[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[23]~output .bus_hold = "false";
defparam \SrcA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \SrcA[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[24]~output .bus_hold = "false";
defparam \SrcA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \SrcA[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[25]~output .bus_hold = "false";
defparam \SrcA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \SrcA[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[26]~output .bus_hold = "false";
defparam \SrcA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \SrcA[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[27]~output .bus_hold = "false";
defparam \SrcA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \SrcA[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[28]~output .bus_hold = "false";
defparam \SrcA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \SrcA[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[29]~output .bus_hold = "false";
defparam \SrcA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \SrcA[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[30]~output .bus_hold = "false";
defparam \SrcA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \SrcA[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcA[31]~output .bus_hold = "false";
defparam \SrcA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \SrcB[0]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[0]~output .bus_hold = "false";
defparam \SrcB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \SrcB[1]~output (
	.i(\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[1]~output .bus_hold = "false";
defparam \SrcB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \SrcB[2]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[2]~output .bus_hold = "false";
defparam \SrcB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SrcB[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[3]~output .bus_hold = "false";
defparam \SrcB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \SrcB[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[4]~output .bus_hold = "false";
defparam \SrcB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \SrcB[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[5]~output .bus_hold = "false";
defparam \SrcB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \SrcB[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[6]~output .bus_hold = "false";
defparam \SrcB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SrcB[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[7]~output .bus_hold = "false";
defparam \SrcB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \SrcB[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[8]~output .bus_hold = "false";
defparam \SrcB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SrcB[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[9]~output .bus_hold = "false";
defparam \SrcB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \SrcB[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[10]~output .bus_hold = "false";
defparam \SrcB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \SrcB[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[11]~output .bus_hold = "false";
defparam \SrcB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \SrcB[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[12]~output .bus_hold = "false";
defparam \SrcB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \SrcB[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[13]~output .bus_hold = "false";
defparam \SrcB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \SrcB[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[14]~output .bus_hold = "false";
defparam \SrcB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \SrcB[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[15]~output .bus_hold = "false";
defparam \SrcB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \SrcB[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[16]~output .bus_hold = "false";
defparam \SrcB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \SrcB[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[17]~output .bus_hold = "false";
defparam \SrcB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \SrcB[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[18]~output .bus_hold = "false";
defparam \SrcB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \SrcB[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[19]~output .bus_hold = "false";
defparam \SrcB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \SrcB[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[20]~output .bus_hold = "false";
defparam \SrcB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \SrcB[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[21]~output .bus_hold = "false";
defparam \SrcB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SrcB[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[22]~output .bus_hold = "false";
defparam \SrcB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \SrcB[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[23]~output .bus_hold = "false";
defparam \SrcB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SrcB[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[24]~output .bus_hold = "false";
defparam \SrcB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \SrcB[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[25]~output .bus_hold = "false";
defparam \SrcB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \SrcB[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[26]~output .bus_hold = "false";
defparam \SrcB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \SrcB[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[27]~output .bus_hold = "false";
defparam \SrcB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SrcB[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[28]~output .bus_hold = "false";
defparam \SrcB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SrcB[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[29]~output .bus_hold = "false";
defparam \SrcB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \SrcB[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[30]~output .bus_hold = "false";
defparam \SrcB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SrcB[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SrcB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \SrcB[31]~output .bus_hold = "false";
defparam \SrcB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \WriteData[0]~output (
	.i(\rf|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \WriteData[1]~output (
	.i(\alu|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \WriteData[2]~output (
	.i(\rf|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \WriteData[3]~output (
	.i(\rf|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \WriteData[4]~output (
	.i(\rf|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \WriteData[5]~output (
	.i(\rf|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \WriteData[6]~output (
	.i(\rf|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \WriteData[7]~output (
	.i(\rf|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \WriteData[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \WriteData[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \WriteData[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \WriteData[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \WriteData[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \WriteData[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \WriteData[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \WriteData[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \WriteData[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \WriteData[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \WriteData[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \WriteData[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \WriteData[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \WriteData[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \WriteData[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \WriteData[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \WriteData[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \WriteData[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \WriteData[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \WriteData[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \WriteData[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \WriteData[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \WriteData[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \WriteData[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \ReadData[0]~output (
	.i(\mem|RD [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[0]~output .bus_hold = "false";
defparam \ReadData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \ReadData[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[1]~output .bus_hold = "false";
defparam \ReadData[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \ReadData[2]~output (
	.i(\mem|RD [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[2]~output .bus_hold = "false";
defparam \ReadData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ReadData[3]~output (
	.i(\mem|RD [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[3]~output .bus_hold = "false";
defparam \ReadData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \ReadData[4]~output (
	.i(\mem|RD [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[4]~output .bus_hold = "false";
defparam \ReadData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ReadData[5]~output (
	.i(\mem|RD [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[5]~output .bus_hold = "false";
defparam \ReadData[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \ReadData[6]~output (
	.i(\mem|RD [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[6]~output .bus_hold = "false";
defparam \ReadData[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \ReadData[7]~output (
	.i(\mem|RD [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[7]~output .bus_hold = "false";
defparam \ReadData[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ReadData[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[8]~output .bus_hold = "false";
defparam \ReadData[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \ReadData[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[9]~output .bus_hold = "false";
defparam \ReadData[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \ReadData[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[10]~output .bus_hold = "false";
defparam \ReadData[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ReadData[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[11]~output .bus_hold = "false";
defparam \ReadData[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \ReadData[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[12]~output .bus_hold = "false";
defparam \ReadData[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ReadData[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[13]~output .bus_hold = "false";
defparam \ReadData[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \ReadData[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[14]~output .bus_hold = "false";
defparam \ReadData[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \ReadData[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[15]~output .bus_hold = "false";
defparam \ReadData[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \ReadData[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[16]~output .bus_hold = "false";
defparam \ReadData[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ReadData[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[17]~output .bus_hold = "false";
defparam \ReadData[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ReadData[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[18]~output .bus_hold = "false";
defparam \ReadData[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \ReadData[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[19]~output .bus_hold = "false";
defparam \ReadData[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \ReadData[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[20]~output .bus_hold = "false";
defparam \ReadData[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \ReadData[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[21]~output .bus_hold = "false";
defparam \ReadData[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \ReadData[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[22]~output .bus_hold = "false";
defparam \ReadData[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ReadData[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[23]~output .bus_hold = "false";
defparam \ReadData[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \ReadData[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[24]~output .bus_hold = "false";
defparam \ReadData[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \ReadData[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[25]~output .bus_hold = "false";
defparam \ReadData[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \ReadData[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[26]~output .bus_hold = "false";
defparam \ReadData[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \ReadData[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[27]~output .bus_hold = "false";
defparam \ReadData[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \ReadData[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[28]~output .bus_hold = "false";
defparam \ReadData[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \ReadData[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[29]~output .bus_hold = "false";
defparam \ReadData[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \ReadData[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[30]~output .bus_hold = "false";
defparam \ReadData[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \ReadData[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData[31]~output .bus_hold = "false";
defparam \ReadData[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N26
cycloneive_lcell_comb \alu|Selector31~0 (
// Equation(s):
// \alu|Selector31~0_combout  = (\sw[1]~input_o  & !\sw[0]~input_o )

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\alu|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Selector31~0 .lut_mask = 16'h00AA;
defparam \alu|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N6
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\sw[1]~input_o  & \sw[0]~input_o )

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h3300;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \Equal0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \Equal0~0clkctrl .clock_type = "global clock";
defparam \Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N10
cycloneive_lcell_comb \mem|RD[0] (
// Equation(s):
// \mem|RD [0] = (GLOBAL(\Equal0~0clkctrl_outclk ) & (!\alu|Selector31~0_combout )) # (!GLOBAL(\Equal0~0clkctrl_outclk ) & ((\mem|RD [0])))

	.dataa(gnd),
	.datab(\alu|Selector31~0_combout ),
	.datac(\mem|RD [0]),
	.datad(\Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mem|RD [0]),
	.cout());
// synopsys translate_off
defparam \mem|RD[0] .lut_mask = 16'h33F0;
defparam \mem|RD[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N0
cycloneive_lcell_comb \rf|registers~0 (
// Equation(s):
// \rf|registers~0_combout  = (\sw[1]~input_o ) # ((\mem|RD [0]) # (!\sw[0]~input_o ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\mem|RD [0]),
	.cin(gnd),
	.combout(\rf|registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|registers~0 .lut_mask = 16'hFFAF;
defparam \rf|registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N6
cycloneive_lcell_comb \rf|registers[1][16]~1 (
// Equation(s):
// \rf|registers[1][16]~1_combout  = ((!\sw[1]~input_o  & \sw[0]~input_o )) # (!\rst~input_o )

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\rf|registers[1][16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|registers[1][16]~1 .lut_mask = 16'h44FF;
defparam \rf|registers[1][16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N1
dffeas \rf|registers[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf|registers~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][0] .is_wysiwyg = "true";
defparam \rf|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N12
cycloneive_lcell_comb \rf|Mux31~0 (
// Equation(s):
// \rf|Mux31~0_combout  = (\rf|registers[1][0]~q  & (\sw[0]~input_o  & !\sw[1]~input_o ))

	.dataa(\rf|registers[1][0]~q ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\rf|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux31~0 .lut_mask = 16'h00A0;
defparam \rf|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N12
cycloneive_lcell_comb \mem|mem[2][2]~0 (
// Equation(s):
// \mem|mem[2][2]~0_combout  = (\rst~input_o  & ((\mem|mem[2][2]~q ) # ((!\sw[0]~input_o  & \sw[1]~input_o )))) # (!\rst~input_o  & (!\sw[0]~input_o  & (\sw[1]~input_o )))

	.dataa(\rst~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\sw[1]~input_o ),
	.datad(\mem|mem[2][2]~q ),
	.cin(gnd),
	.combout(\mem|mem[2][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|mem[2][2]~0 .lut_mask = 16'hBA30;
defparam \mem|mem[2][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N29
dffeas \mem|mem[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem|mem[2][2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem|mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem|mem[2][2] .is_wysiwyg = "true";
defparam \mem|mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N2
cycloneive_lcell_comb \mem|Mux29~0 (
// Equation(s):
// \mem|Mux29~0_combout  = (\mem|mem[2][2]~q ) # ((\sw[0]~input_o ) # (!\sw[1]~input_o ))

	.dataa(\mem|mem[2][2]~q ),
	.datab(\sw[0]~input_o ),
	.datac(\sw[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem|Mux29~0 .lut_mask = 16'hEFEF;
defparam \mem|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N16
cycloneive_lcell_comb \mem|RD[2] (
// Equation(s):
// \mem|RD [2] = (GLOBAL(\Equal0~0clkctrl_outclk ) & ((\mem|Mux29~0_combout ))) # (!GLOBAL(\Equal0~0clkctrl_outclk ) & (\mem|RD [2]))

	.dataa(gnd),
	.datab(\mem|RD [2]),
	.datac(\mem|Mux29~0_combout ),
	.datad(\Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mem|RD [2]),
	.cout());
// synopsys translate_off
defparam \mem|RD[2] .lut_mask = 16'hF0CC;
defparam \mem|RD[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N24
cycloneive_lcell_comb \rf|registers~2 (
// Equation(s):
// \rf|registers~2_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \mem|RD [2]))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\mem|RD [2]),
	.cin(gnd),
	.combout(\rf|registers~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|registers~2 .lut_mask = 16'h5000;
defparam \rf|registers~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N25
dffeas \rf|registers[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf|registers~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][2] .is_wysiwyg = "true";
defparam \rf|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N30
cycloneive_lcell_comb \rf|Mux29~0 (
// Equation(s):
// \rf|Mux29~0_combout  = (\sw[1]~input_o  & ((!\sw[0]~input_o ))) # (!\sw[1]~input_o  & (\rf|registers[1][2]~q  & \sw[0]~input_o ))

	.dataa(\rf|registers[1][2]~q ),
	.datab(gnd),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\rf|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux29~0 .lut_mask = 16'h0AF0;
defparam \rf|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N20
cycloneive_lcell_comb \inst_ex[28]~0 (
// Equation(s):
// \inst_ex[28]~0_combout  = \sw[1]~input_o  $ (\sw[0]~input_o )

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\inst_ex[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ex[28]~0 .lut_mask = 16'h55AA;
defparam \inst_ex[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N18
cycloneive_lcell_comb \mem|RD[3] (
// Equation(s):
// \mem|RD [3] = (GLOBAL(\Equal0~0clkctrl_outclk ) & (!\inst_ex[28]~0_combout )) # (!GLOBAL(\Equal0~0clkctrl_outclk ) & ((\mem|RD [3])))

	.dataa(\inst_ex[28]~0_combout ),
	.datab(gnd),
	.datac(\mem|RD [3]),
	.datad(\Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mem|RD [3]),
	.cout());
// synopsys translate_off
defparam \mem|RD[3] .lut_mask = 16'h55F0;
defparam \mem|RD[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N22
cycloneive_lcell_comb \rf|registers~3 (
// Equation(s):
// \rf|registers~3_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \mem|RD [3]))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\mem|RD [3]),
	.cin(gnd),
	.combout(\rf|registers~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|registers~3 .lut_mask = 16'h5000;
defparam \rf|registers~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N27
dffeas \rf|registers[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rf|registers~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][3] .is_wysiwyg = "true";
defparam \rf|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N28
cycloneive_lcell_comb \rf|Mux28~0 (
// Equation(s):
// \rf|Mux28~0_combout  = (\rf|registers[1][3]~q  & (\sw[0]~input_o  & !\sw[1]~input_o ))

	.dataa(\rf|registers[1][3]~q ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\rf|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux28~0 .lut_mask = 16'h00A0;
defparam \rf|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N21
dffeas \rf|registers[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rf|registers~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][4] .is_wysiwyg = "true";
defparam \rf|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N10
cycloneive_lcell_comb \rf|Mux27~0 (
// Equation(s):
// \rf|Mux27~0_combout  = (\rf|registers[1][4]~q  & (\sw[0]~input_o  & !\sw[1]~input_o ))

	.dataa(gnd),
	.datab(\rf|registers[1][4]~q ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\rf|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux27~0 .lut_mask = 16'h00C0;
defparam \rf|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N7
dffeas \rf|registers[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rf|registers~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][5] .is_wysiwyg = "true";
defparam \rf|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N8
cycloneive_lcell_comb \rf|Mux26~0 (
// Equation(s):
// \rf|Mux26~0_combout  = (\rf|registers[1][5]~q  & (\sw[0]~input_o  & !\sw[1]~input_o ))

	.dataa(gnd),
	.datab(\rf|registers[1][5]~q ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\rf|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux26~0 .lut_mask = 16'h00C0;
defparam \rf|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N5
dffeas \rf|registers[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rf|registers~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][6] .is_wysiwyg = "true";
defparam \rf|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N4
cycloneive_lcell_comb \rf|Mux25~0 (
// Equation(s):
// \rf|Mux25~0_combout  = (!\sw[1]~input_o  & (\sw[0]~input_o  & \rf|registers[1][6]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\rf|registers[1][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rf|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux25~0 .lut_mask = 16'h4040;
defparam \rf|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N23
dffeas \rf|registers[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rf|registers~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|registers[1][16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|registers[1][7] .is_wysiwyg = "true";
defparam \rf|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N2
cycloneive_lcell_comb \rf|Mux24~0 (
// Equation(s):
// \rf|Mux24~0_combout  = (\rf|registers[1][7]~q  & (\sw[0]~input_o  & !\sw[1]~input_o ))

	.dataa(gnd),
	.datab(\rf|registers[1][7]~q ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\rf|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux24~0 .lut_mask = 16'h00C0;
defparam \rf|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N8
cycloneive_lcell_comb \mux2|MemtoReg_out[0]~0 (
// Equation(s):
// \mux2|MemtoReg_out[0]~0_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o ))) # (!\sw[1]~input_o  & ((\mem|RD [0]) # (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\mem|RD [0]),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\mux2|MemtoReg_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|MemtoReg_out[0]~0 .lut_mask = 16'hFC0F;
defparam \mux2|MemtoReg_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N14
cycloneive_lcell_comb \mux2|MemtoReg_out[2]~1 (
// Equation(s):
// \mux2|MemtoReg_out[2]~1_combout  = (\sw[1]~input_o  & (\sw[0]~input_o )) # (!\sw[1]~input_o  & ((\mem|RD [2]) # (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\mem|RD [2]),
	.cin(gnd),
	.combout(\mux2|MemtoReg_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|MemtoReg_out[2]~1 .lut_mask = 16'hF5A5;
defparam \mux2|MemtoReg_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N28
cycloneive_lcell_comb \mux2|MemtoReg_out[3]~2 (
// Equation(s):
// \mux2|MemtoReg_out[3]~2_combout  = (\sw[1]~input_o  & ((\sw[0]~input_o ))) # (!\sw[1]~input_o  & ((\mem|RD [3]) # (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\mem|RD [3]),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\mux2|MemtoReg_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|MemtoReg_out[3]~2 .lut_mask = 16'hEE55;
defparam \mux2|MemtoReg_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign probe_register_file[0] = \probe_register_file[0]~output_o ;

assign probe_register_file[1] = \probe_register_file[1]~output_o ;

assign probe_register_file[2] = \probe_register_file[2]~output_o ;

assign probe_register_file[3] = \probe_register_file[3]~output_o ;

assign probe_register_file[4] = \probe_register_file[4]~output_o ;

assign probe_register_file[5] = \probe_register_file[5]~output_o ;

assign probe_register_file[6] = \probe_register_file[6]~output_o ;

assign probe_register_file[7] = \probe_register_file[7]~output_o ;

assign probe_register_file[8] = \probe_register_file[8]~output_o ;

assign probe_register_file[9] = \probe_register_file[9]~output_o ;

assign probe_register_file[10] = \probe_register_file[10]~output_o ;

assign probe_register_file[11] = \probe_register_file[11]~output_o ;

assign probe_register_file[12] = \probe_register_file[12]~output_o ;

assign probe_register_file[13] = \probe_register_file[13]~output_o ;

assign probe_register_file[14] = \probe_register_file[14]~output_o ;

assign probe_register_file[15] = \probe_register_file[15]~output_o ;

assign probe_register_file[16] = \probe_register_file[16]~output_o ;

assign probe_register_file[17] = \probe_register_file[17]~output_o ;

assign probe_register_file[18] = \probe_register_file[18]~output_o ;

assign probe_register_file[19] = \probe_register_file[19]~output_o ;

assign probe_register_file[20] = \probe_register_file[20]~output_o ;

assign probe_register_file[21] = \probe_register_file[21]~output_o ;

assign probe_register_file[22] = \probe_register_file[22]~output_o ;

assign probe_register_file[23] = \probe_register_file[23]~output_o ;

assign probe_register_file[24] = \probe_register_file[24]~output_o ;

assign probe_register_file[25] = \probe_register_file[25]~output_o ;

assign probe_register_file[26] = \probe_register_file[26]~output_o ;

assign probe_register_file[27] = \probe_register_file[27]~output_o ;

assign probe_register_file[28] = \probe_register_file[28]~output_o ;

assign probe_register_file[29] = \probe_register_file[29]~output_o ;

assign probe_register_file[30] = \probe_register_file[30]~output_o ;

assign probe_register_file[31] = \probe_register_file[31]~output_o ;

assign probe_data_memory[0] = \probe_data_memory[0]~output_o ;

assign probe_data_memory[1] = \probe_data_memory[1]~output_o ;

assign probe_data_memory[2] = \probe_data_memory[2]~output_o ;

assign probe_data_memory[3] = \probe_data_memory[3]~output_o ;

assign probe_data_memory[4] = \probe_data_memory[4]~output_o ;

assign probe_data_memory[5] = \probe_data_memory[5]~output_o ;

assign probe_data_memory[6] = \probe_data_memory[6]~output_o ;

assign probe_data_memory[7] = \probe_data_memory[7]~output_o ;

assign probe_data_memory[8] = \probe_data_memory[8]~output_o ;

assign probe_data_memory[9] = \probe_data_memory[9]~output_o ;

assign probe_data_memory[10] = \probe_data_memory[10]~output_o ;

assign probe_data_memory[11] = \probe_data_memory[11]~output_o ;

assign probe_data_memory[12] = \probe_data_memory[12]~output_o ;

assign probe_data_memory[13] = \probe_data_memory[13]~output_o ;

assign probe_data_memory[14] = \probe_data_memory[14]~output_o ;

assign probe_data_memory[15] = \probe_data_memory[15]~output_o ;

assign probe_data_memory[16] = \probe_data_memory[16]~output_o ;

assign probe_data_memory[17] = \probe_data_memory[17]~output_o ;

assign probe_data_memory[18] = \probe_data_memory[18]~output_o ;

assign probe_data_memory[19] = \probe_data_memory[19]~output_o ;

assign probe_data_memory[20] = \probe_data_memory[20]~output_o ;

assign probe_data_memory[21] = \probe_data_memory[21]~output_o ;

assign probe_data_memory[22] = \probe_data_memory[22]~output_o ;

assign probe_data_memory[23] = \probe_data_memory[23]~output_o ;

assign probe_data_memory[24] = \probe_data_memory[24]~output_o ;

assign probe_data_memory[25] = \probe_data_memory[25]~output_o ;

assign probe_data_memory[26] = \probe_data_memory[26]~output_o ;

assign probe_data_memory[27] = \probe_data_memory[27]~output_o ;

assign probe_data_memory[28] = \probe_data_memory[28]~output_o ;

assign probe_data_memory[29] = \probe_data_memory[29]~output_o ;

assign probe_data_memory[30] = \probe_data_memory[30]~output_o ;

assign probe_data_memory[31] = \probe_data_memory[31]~output_o ;

assign WriteReg[0] = \WriteReg[0]~output_o ;

assign WriteReg[1] = \WriteReg[1]~output_o ;

assign WriteReg[2] = \WriteReg[2]~output_o ;

assign WriteReg[3] = \WriteReg[3]~output_o ;

assign WriteReg[4] = \WriteReg[4]~output_o ;

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[8] = \ALUResult[8]~output_o ;

assign ALUResult[9] = \ALUResult[9]~output_o ;

assign ALUResult[10] = \ALUResult[10]~output_o ;

assign ALUResult[11] = \ALUResult[11]~output_o ;

assign ALUResult[12] = \ALUResult[12]~output_o ;

assign ALUResult[13] = \ALUResult[13]~output_o ;

assign ALUResult[14] = \ALUResult[14]~output_o ;

assign ALUResult[15] = \ALUResult[15]~output_o ;

assign ALUResult[16] = \ALUResult[16]~output_o ;

assign ALUResult[17] = \ALUResult[17]~output_o ;

assign ALUResult[18] = \ALUResult[18]~output_o ;

assign ALUResult[19] = \ALUResult[19]~output_o ;

assign ALUResult[20] = \ALUResult[20]~output_o ;

assign ALUResult[21] = \ALUResult[21]~output_o ;

assign ALUResult[22] = \ALUResult[22]~output_o ;

assign ALUResult[23] = \ALUResult[23]~output_o ;

assign ALUResult[24] = \ALUResult[24]~output_o ;

assign ALUResult[25] = \ALUResult[25]~output_o ;

assign ALUResult[26] = \ALUResult[26]~output_o ;

assign ALUResult[27] = \ALUResult[27]~output_o ;

assign ALUResult[28] = \ALUResult[28]~output_o ;

assign ALUResult[29] = \ALUResult[29]~output_o ;

assign ALUResult[30] = \ALUResult[30]~output_o ;

assign ALUResult[31] = \ALUResult[31]~output_o ;

assign SignImm[0] = \SignImm[0]~output_o ;

assign SignImm[1] = \SignImm[1]~output_o ;

assign SignImm[2] = \SignImm[2]~output_o ;

assign SignImm[3] = \SignImm[3]~output_o ;

assign SignImm[4] = \SignImm[4]~output_o ;

assign SignImm[5] = \SignImm[5]~output_o ;

assign SignImm[6] = \SignImm[6]~output_o ;

assign SignImm[7] = \SignImm[7]~output_o ;

assign SignImm[8] = \SignImm[8]~output_o ;

assign SignImm[9] = \SignImm[9]~output_o ;

assign SignImm[10] = \SignImm[10]~output_o ;

assign SignImm[11] = \SignImm[11]~output_o ;

assign SignImm[12] = \SignImm[12]~output_o ;

assign SignImm[13] = \SignImm[13]~output_o ;

assign SignImm[14] = \SignImm[14]~output_o ;

assign SignImm[15] = \SignImm[15]~output_o ;

assign SignImm[16] = \SignImm[16]~output_o ;

assign SignImm[17] = \SignImm[17]~output_o ;

assign SignImm[18] = \SignImm[18]~output_o ;

assign SignImm[19] = \SignImm[19]~output_o ;

assign SignImm[20] = \SignImm[20]~output_o ;

assign SignImm[21] = \SignImm[21]~output_o ;

assign SignImm[22] = \SignImm[22]~output_o ;

assign SignImm[23] = \SignImm[23]~output_o ;

assign SignImm[24] = \SignImm[24]~output_o ;

assign SignImm[25] = \SignImm[25]~output_o ;

assign SignImm[26] = \SignImm[26]~output_o ;

assign SignImm[27] = \SignImm[27]~output_o ;

assign SignImm[28] = \SignImm[28]~output_o ;

assign SignImm[29] = \SignImm[29]~output_o ;

assign SignImm[30] = \SignImm[30]~output_o ;

assign SignImm[31] = \SignImm[31]~output_o ;

assign SrcA[0] = \SrcA[0]~output_o ;

assign SrcA[1] = \SrcA[1]~output_o ;

assign SrcA[2] = \SrcA[2]~output_o ;

assign SrcA[3] = \SrcA[3]~output_o ;

assign SrcA[4] = \SrcA[4]~output_o ;

assign SrcA[5] = \SrcA[5]~output_o ;

assign SrcA[6] = \SrcA[6]~output_o ;

assign SrcA[7] = \SrcA[7]~output_o ;

assign SrcA[8] = \SrcA[8]~output_o ;

assign SrcA[9] = \SrcA[9]~output_o ;

assign SrcA[10] = \SrcA[10]~output_o ;

assign SrcA[11] = \SrcA[11]~output_o ;

assign SrcA[12] = \SrcA[12]~output_o ;

assign SrcA[13] = \SrcA[13]~output_o ;

assign SrcA[14] = \SrcA[14]~output_o ;

assign SrcA[15] = \SrcA[15]~output_o ;

assign SrcA[16] = \SrcA[16]~output_o ;

assign SrcA[17] = \SrcA[17]~output_o ;

assign SrcA[18] = \SrcA[18]~output_o ;

assign SrcA[19] = \SrcA[19]~output_o ;

assign SrcA[20] = \SrcA[20]~output_o ;

assign SrcA[21] = \SrcA[21]~output_o ;

assign SrcA[22] = \SrcA[22]~output_o ;

assign SrcA[23] = \SrcA[23]~output_o ;

assign SrcA[24] = \SrcA[24]~output_o ;

assign SrcA[25] = \SrcA[25]~output_o ;

assign SrcA[26] = \SrcA[26]~output_o ;

assign SrcA[27] = \SrcA[27]~output_o ;

assign SrcA[28] = \SrcA[28]~output_o ;

assign SrcA[29] = \SrcA[29]~output_o ;

assign SrcA[30] = \SrcA[30]~output_o ;

assign SrcA[31] = \SrcA[31]~output_o ;

assign SrcB[0] = \SrcB[0]~output_o ;

assign SrcB[1] = \SrcB[1]~output_o ;

assign SrcB[2] = \SrcB[2]~output_o ;

assign SrcB[3] = \SrcB[3]~output_o ;

assign SrcB[4] = \SrcB[4]~output_o ;

assign SrcB[5] = \SrcB[5]~output_o ;

assign SrcB[6] = \SrcB[6]~output_o ;

assign SrcB[7] = \SrcB[7]~output_o ;

assign SrcB[8] = \SrcB[8]~output_o ;

assign SrcB[9] = \SrcB[9]~output_o ;

assign SrcB[10] = \SrcB[10]~output_o ;

assign SrcB[11] = \SrcB[11]~output_o ;

assign SrcB[12] = \SrcB[12]~output_o ;

assign SrcB[13] = \SrcB[13]~output_o ;

assign SrcB[14] = \SrcB[14]~output_o ;

assign SrcB[15] = \SrcB[15]~output_o ;

assign SrcB[16] = \SrcB[16]~output_o ;

assign SrcB[17] = \SrcB[17]~output_o ;

assign SrcB[18] = \SrcB[18]~output_o ;

assign SrcB[19] = \SrcB[19]~output_o ;

assign SrcB[20] = \SrcB[20]~output_o ;

assign SrcB[21] = \SrcB[21]~output_o ;

assign SrcB[22] = \SrcB[22]~output_o ;

assign SrcB[23] = \SrcB[23]~output_o ;

assign SrcB[24] = \SrcB[24]~output_o ;

assign SrcB[25] = \SrcB[25]~output_o ;

assign SrcB[26] = \SrcB[26]~output_o ;

assign SrcB[27] = \SrcB[27]~output_o ;

assign SrcB[28] = \SrcB[28]~output_o ;

assign SrcB[29] = \SrcB[29]~output_o ;

assign SrcB[30] = \SrcB[30]~output_o ;

assign SrcB[31] = \SrcB[31]~output_o ;

assign WriteData[0] = \WriteData[0]~output_o ;

assign WriteData[1] = \WriteData[1]~output_o ;

assign WriteData[2] = \WriteData[2]~output_o ;

assign WriteData[3] = \WriteData[3]~output_o ;

assign WriteData[4] = \WriteData[4]~output_o ;

assign WriteData[5] = \WriteData[5]~output_o ;

assign WriteData[6] = \WriteData[6]~output_o ;

assign WriteData[7] = \WriteData[7]~output_o ;

assign WriteData[8] = \WriteData[8]~output_o ;

assign WriteData[9] = \WriteData[9]~output_o ;

assign WriteData[10] = \WriteData[10]~output_o ;

assign WriteData[11] = \WriteData[11]~output_o ;

assign WriteData[12] = \WriteData[12]~output_o ;

assign WriteData[13] = \WriteData[13]~output_o ;

assign WriteData[14] = \WriteData[14]~output_o ;

assign WriteData[15] = \WriteData[15]~output_o ;

assign WriteData[16] = \WriteData[16]~output_o ;

assign WriteData[17] = \WriteData[17]~output_o ;

assign WriteData[18] = \WriteData[18]~output_o ;

assign WriteData[19] = \WriteData[19]~output_o ;

assign WriteData[20] = \WriteData[20]~output_o ;

assign WriteData[21] = \WriteData[21]~output_o ;

assign WriteData[22] = \WriteData[22]~output_o ;

assign WriteData[23] = \WriteData[23]~output_o ;

assign WriteData[24] = \WriteData[24]~output_o ;

assign WriteData[25] = \WriteData[25]~output_o ;

assign WriteData[26] = \WriteData[26]~output_o ;

assign WriteData[27] = \WriteData[27]~output_o ;

assign WriteData[28] = \WriteData[28]~output_o ;

assign WriteData[29] = \WriteData[29]~output_o ;

assign WriteData[30] = \WriteData[30]~output_o ;

assign WriteData[31] = \WriteData[31]~output_o ;

assign ReadData[0] = \ReadData[0]~output_o ;

assign ReadData[1] = \ReadData[1]~output_o ;

assign ReadData[2] = \ReadData[2]~output_o ;

assign ReadData[3] = \ReadData[3]~output_o ;

assign ReadData[4] = \ReadData[4]~output_o ;

assign ReadData[5] = \ReadData[5]~output_o ;

assign ReadData[6] = \ReadData[6]~output_o ;

assign ReadData[7] = \ReadData[7]~output_o ;

assign ReadData[8] = \ReadData[8]~output_o ;

assign ReadData[9] = \ReadData[9]~output_o ;

assign ReadData[10] = \ReadData[10]~output_o ;

assign ReadData[11] = \ReadData[11]~output_o ;

assign ReadData[12] = \ReadData[12]~output_o ;

assign ReadData[13] = \ReadData[13]~output_o ;

assign ReadData[14] = \ReadData[14]~output_o ;

assign ReadData[15] = \ReadData[15]~output_o ;

assign ReadData[16] = \ReadData[16]~output_o ;

assign ReadData[17] = \ReadData[17]~output_o ;

assign ReadData[18] = \ReadData[18]~output_o ;

assign ReadData[19] = \ReadData[19]~output_o ;

assign ReadData[20] = \ReadData[20]~output_o ;

assign ReadData[21] = \ReadData[21]~output_o ;

assign ReadData[22] = \ReadData[22]~output_o ;

assign ReadData[23] = \ReadData[23]~output_o ;

assign ReadData[24] = \ReadData[24]~output_o ;

assign ReadData[25] = \ReadData[25]~output_o ;

assign ReadData[26] = \ReadData[26]~output_o ;

assign ReadData[27] = \ReadData[27]~output_o ;

assign ReadData[28] = \ReadData[28]~output_o ;

assign ReadData[29] = \ReadData[29]~output_o ;

assign ReadData[30] = \ReadData[30]~output_o ;

assign ReadData[31] = \ReadData[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
