Analysis & Synthesis report for part1
Wed Apr 25 21:46:48 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 17. Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 18. Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 19. Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 20. Source assignments for Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 23. Parameter Settings for User Entity Instance: i2s_receive:rx1
 24. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 25. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 26. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 27. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 28. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 29. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 31. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 32. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 34. Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: Audio:aud_interface|altera_reset_controller:rst_controller
 36. Parameter Settings for User Entity Instance: Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Parameter Settings for User Entity Instance: Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. scfifo Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 40. Port Connectivity Checks: "Audio:aud_interface|altera_reset_controller:rst_controller"
 41. Port Connectivity Checks: "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer"
 42. Port Connectivity Checks: "Audio:aud_interface|Audio_audio_0:audio_0"
 43. Port Connectivity Checks: "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
 44. Port Connectivity Checks: "audio_pll:clock_gen"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 25 21:46:48 2018           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; part1                                           ;
; Top-level Entity Name           ; part1                                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 147                                             ;
; Total pins                      ; 15                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 4,096                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part1              ; part1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                ; Library   ;
+----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; Audio/synthesis/Audio.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/Audio.v                                                    ; Audio     ;
; Audio/synthesis/submodules/altera_reset_controller.v                       ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_reset_controller.v                       ; Audio     ;
; Audio/synthesis/submodules/altera_reset_synchronizer.v                     ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_reset_synchronizer.v                     ; Audio     ;
; Audio/synthesis/submodules/altera_up_audio_bit_counter.v                   ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_bit_counter.v                   ; Audio     ;
; Audio/synthesis/submodules/altera_up_audio_in_deserializer.v               ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v               ; Audio     ;
; Audio/synthesis/submodules/altera_up_audio_out_serializer.v                ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_out_serializer.v                ; Audio     ;
; Audio/synthesis/submodules/altera_up_clock_edge.v                          ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_clock_edge.v                          ; Audio     ;
; Audio/synthesis/submodules/altera_up_sync_fifo.v                           ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_sync_fifo.v                           ; Audio     ;
; Audio/synthesis/submodules/Audio_audio_0.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/Audio_audio_0.v                                 ; Audio     ;
; audio_pll/synthesis/audio_pll.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v                                            ; audio_pll ;
; audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v                     ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v                     ; audio_pll ;
; audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; audio_pll ;
; audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v           ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v           ; audio_pll ;
; part1.v                                                                    ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v                                                                    ;           ;
; i2s_receive.v                                                              ; yes             ; User Verilog HDL File        ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/i2s_receive.v                                                              ;           ;
; altera_pll.v                                                               ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                              ;           ;
; scfifo.tdf                                                                 ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                ;           ;
; a_regfifo.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                             ;           ;
; a_dpfifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                              ;           ;
; a_i2fifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                              ;           ;
; a_fffifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                              ;           ;
; a_f2fifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                              ;           ;
; aglobal171.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                            ;           ;
; db/scfifo_9ba1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/scfifo_9ba1.tdf                                                         ;           ;
; db/a_dpfifo_s2a1.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf                                                       ;           ;
; db/altsyncram_r3i1.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf                                                     ;           ;
; db/cmpr_6l8.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cmpr_6l8.tdf                                                            ;           ;
; db/cntr_h2b.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cntr_h2b.tdf                                                            ;           ;
; db/cntr_u27.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cntr_u27.tdf                                                            ;           ;
; db/cntr_i2b.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cntr_i2b.tdf                                                            ;           ;
+----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 98             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 162            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 26             ;
;     -- 5 input functions                    ; 68             ;
;     -- 4 input functions                    ; 4              ;
;     -- <=3 input functions                  ; 63             ;
;                                             ;                ;
; Dedicated logic registers                   ; 147            ;
;                                             ;                ;
; I/O pins                                    ; 15             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 4096           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 124            ;
; Total fan-out                               ; 1675           ;
; Average fan-out                             ; 4.49           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                            ; Entity Name                     ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |part1                                                         ; 162 (0)             ; 147 (0)                   ; 4096              ; 0          ; 15   ; 0            ; |part1                                                                                                                                                                                                                                         ; part1                           ; work         ;
;    |Audio:aud_interface|                                       ; 121 (0)             ; 92 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface                                                                                                                                                                                                                     ; Audio                           ; Audio        ;
;       |Audio_audio_0:audio_0|                                  ; 121 (1)             ; 89 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0                                                                                                                                                                                               ; Audio_audio_0                   ; Audio        ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer| ; 119 (25)            ; 84 (18)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                           ; altera_up_audio_out_serializer  ; Audio        ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|  ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                           ; altera_up_sync_fifo             ; Audio        ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_9ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                               ; scfifo_9ba1                     ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                    ; 47 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                          ; a_dpfifo_s2a1                   ; work         ;
;                         |altsyncram_r3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram  ; altsyncram_r3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO| ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                          ; altera_up_sync_fifo             ; Audio        ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_9ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                              ; scfifo_9ba1                     ; work         ;
;                      |a_dpfifo_s2a1:dpfifo|                    ; 47 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                         ; a_dpfifo_s2a1                   ; work         ;
;                         |altsyncram_r3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ; altsyncram_r3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                          ; altera_up_clock_edge            ; Audio        ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; altera_up_clock_edge            ; Audio        ;
;       |altera_reset_controller:rst_controller|                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|altera_reset_controller:rst_controller                                                                                                                                                                              ; altera_reset_controller         ; Audio        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                   ; altera_reset_synchronizer       ; Audio        ;
;    |audio_pll:clock_gen|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen                                                                                                                                                                                                                     ; audio_pll                       ; audio_pll    ;
;       |audio_pll_audio_pll_0:audio_pll_0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0                                                                                                                                                                                   ; audio_pll_audio_pll_0           ; audio_pll    ;
;          |audio_pll_audio_pll_0_audio_pll:audio_pll|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll                                                                                                                                         ; audio_pll_audio_pll_0_audio_pll ; audio_pll    ;
;             |altera_pll:altera_pll_i|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                 ; altera_pll                      ; work         ;
;    |i2s_receive:rx1|                                           ; 41 (41)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|i2s_receive:rx1                                                                                                                                                                                                                         ; i2s_receive                     ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                        ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 17.1    ; N/A          ; N/A          ; |part1|Audio:aud_interface                                                                             ; Audio.qsys      ;
; Altera ; altera_reset_controller ; 17.1    ; N/A          ; N/A          ; |part1|Audio:aud_interface|altera_reset_controller:rst_controller                                      ; Audio.qsys      ;
; N/A    ; Qsys                    ; 17.1    ; N/A          ; N/A          ; |part1|audio_pll:clock_gen                                                                             ; audio_pll.qsys  ;
; Altera ; altera_pll              ; 17.1    ; N/A          ; N/A          ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll ; audio_pll.qsys  ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                     ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                 ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff                                     ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff                                    ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|clear_read_fifos                                                                                                                                                                                                    ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0..15]                                                                                                                                      ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                                     ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                                      ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|clear_write_fifos                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 93                                                                                                                                                                                                                        ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                             ; Reason for Removal ; Registers Removed due to This Register                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                                                                                      ; Lost Fanouts       ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                                                                                                                           ;                    ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                                                                                                                                           ;                    ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4], ;
;                                                                                                                                                                                                                           ;                    ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                          ;
;                                                                                                                                                                                                                           ;                    ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                            ;
; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff ; Lost Fanouts       ; Audio:aud_interface|Audio_audio_0:audio_0|clear_read_fifos,                                                                                                       ;
;                                                                                                                                                                                                                           ;                    ; Audio:aud_interface|Audio_audio_0:audio_0|done_adc_channel_sync                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 80      ;
; Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                                        ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |part1|i2s_receive:rx1|counter[1]                                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |part1|Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                               ;
; fractional_vco_multiplier            ; false                  ; String                                                                                               ;
; pll_type                             ; General                ; String                                                                                               ;
; pll_subtype                          ; General                ; String                                                                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                       ;
; operation_mode                       ; direct                 ; String                                                                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                       ;
; data_rate                            ; 0                      ; Signed Integer                                                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                       ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                               ;
; phase_shift0                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                               ;
; phase_shift1                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                               ;
; phase_shift2                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                               ;
; phase_shift3                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                               ;
; phase_shift4                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                               ;
; phase_shift5                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                               ;
; phase_shift6                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                               ;
; phase_shift7                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                               ;
; phase_shift8                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                               ;
; phase_shift9                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                               ;
; phase_shift10                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                               ;
; phase_shift11                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                               ;
; phase_shift12                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                               ;
; phase_shift13                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                               ;
; phase_shift14                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                               ;
; phase_shift15                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                               ;
; phase_shift16                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                               ;
; phase_shift17                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                       ;
; clock_name_0                         ;                        ; String                                                                                               ;
; clock_name_1                         ;                        ; String                                                                                               ;
; clock_name_2                         ;                        ; String                                                                                               ;
; clock_name_3                         ;                        ; String                                                                                               ;
; clock_name_4                         ;                        ; String                                                                                               ;
; clock_name_5                         ;                        ; String                                                                                               ;
; clock_name_6                         ;                        ; String                                                                                               ;
; clock_name_7                         ;                        ; String                                                                                               ;
; clock_name_8                         ;                        ; String                                                                                               ;
; clock_name_global_0                  ; false                  ; String                                                                                               ;
; clock_name_global_1                  ; false                  ; String                                                                                               ;
; clock_name_global_2                  ; false                  ; String                                                                                               ;
; clock_name_global_3                  ; false                  ; String                                                                                               ;
; clock_name_global_4                  ; false                  ; String                                                                                               ;
; clock_name_global_5                  ; false                  ; String                                                                                               ;
; clock_name_global_6                  ; false                  ; String                                                                                               ;
; clock_name_global_7                  ; false                  ; String                                                                                               ;
; clock_name_global_8                  ; false                  ; String                                                                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                       ;
; pll_slf_rst                          ; false                  ; String                                                                                               ;
; pll_bw_sel                           ; low                    ; String                                                                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                               ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_receive:rx1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                                    ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                   ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                     ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; AW             ; 6     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; AW             ; 6     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; AW             ; 6     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                ;
; Entity Instance            ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 16                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 16                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 16                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 16                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:aud_interface|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; left_channel_data_en  ; Input ; Info     ; Stuck at VCC                                                                   ;
; right_channel_data_en ; Input ; Info     ; Stuck at VCC                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:aud_interface|Audio_audio_0:audio_0" ;
+------------+--------+----------+--------------------------------------+
; Port       ; Type   ; Severity ; Details                              ;
+------------+--------+----------+--------------------------------------+
; address    ; Input  ; Info     ; Explicitly unconnected               ;
; chipselect ; Input  ; Info     ; Explicitly unconnected               ;
; read       ; Input  ; Info     ; Explicitly unconnected               ;
; write      ; Input  ; Info     ; Explicitly unconnected               ;
; readdata   ; Output ; Info     ; Explicitly unconnected               ;
; irq        ; Output ; Info     ; Explicitly unconnected               ;
+------------+--------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_pll:clock_gen"                                                                                                                            ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                               ; Type    ; Severity         ; Details                                                                                                  ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; audio_pll_0_ref_reset_source_reset ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; audio_pll_0_reset_source_reset     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 147                         ;
;     CLR               ; 3                           ;
;     ENA               ; 38                          ;
;     ENA SCLR          ; 55                          ;
;     SCLR              ; 6                           ;
;     plain             ; 45                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 163                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 12                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 122                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 68                          ;
;         6 data inputs ; 26                          ;
; boundary_port         ; 15                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed Apr 25 21:46:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/audio.v
    Info (12023): Found entity 1: Audio File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/Audio.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio/synthesis/submodules/audio_audio_0.v
    Info (12023): Found entity 1: Audio_audio_0 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/Audio_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/audio_pll.v
    Info (12023): Found entity 1: audio_pll File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v
    Info (12023): Found entity 1: audio_pll_audio_pll_0 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: audio_pll_audio_pll_0_audio_pll File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2s_receive.v
    Info (12023): Found entity 1: i2s_receive File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/i2s_receive.v Line: 2
Info (12127): Elaborating entity "part1" for the top level hierarchy
Warning (10034): Output port "FPGA_I2C_SCLK" at part1.v(7) has no driver File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 7
Info (12128): Elaborating entity "audio_pll" for hierarchy "audio_pll:clock_gen" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 63
Info (12128): Elaborating entity "audio_pll_audio_pll_0" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v Line: 18
Info (12128): Elaborating entity "audio_pll_audio_pll_0_audio_pll" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "i2s_receive" for hierarchy "i2s_receive:rx1" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 83
Warning (10230): Verilog HDL assignment warning at i2s_receive.v(29): truncated value with size 32 to match size of target (5) File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/i2s_receive.v Line: 29
Info (12128): Elaborating entity "Audio" for hierarchy "Audio:aud_interface" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 105
Info (12128): Elaborating entity "Audio_audio_0" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/Audio.v Line: 35
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/Audio_audio_0.v Line: 275
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/Audio_audio_0.v Line: 330
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/scfifo_9ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/scfifo_9ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/a_dpfifo_s2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/Audio_audio_0.v Line: 360
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Audio:aud_interface|altera_reset_controller:rst_controller" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/Audio.v Line: 98
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Audio:aud_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/Audio/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio:aud_interface|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15]" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/db/altsyncram_r3i1.tdf Line: 487
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 92 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/juanjm2/Desktop/juanjm2_github/micArray/I2S_AUD_IP/base/part1.v Line: 16
Info (21057): Implemented 251 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 203 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 792 megabytes
    Info: Processing ended: Wed Apr 25 21:46:48 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:46


