// Seed: 4111162475
module module_0 (
    output wand id_0,
    input  wire id_1
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2,
    output logic id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output logic id_7,
    output wire id_8,
    input wor id_9,
    input uwire id_10
);
  integer [-1 : 1 'h0] id_12;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  initial @(*) id_7 <= 1;
  assign id_7 = id_5;
  always id_3 <= -1;
endmodule
