;; Copyright (C) 2022-2023 Intel Corporation
;; SPDX-License-Identifier: MIT

;; Platform Interface Manager configuration
;;
;; IntelÂ® FPGA Programmable Acceleration Card D5005
;; OFS FIM
;;
;; Local memory with Avalon native interface
;;

[define]
PLATFORM_FPGA_FAMILY_S10=1
PLATFORM_FPGA_PAC=1
PLATFORM_FPGA_PAC_D5005=1
PLATFORM_FPGA_PAC_DC=1
;; Indicates that ASE emulation of the afu_main interface is offered
ASE_AFU_MAIN_IF_OFFERED=1
native_class=none

[clocks]
pclk_freq=250
native_class=none

[host_chan]
num_ports=2
native_class=native_axis_pcie_tlp
gasket=pcie_ss

;; Minimum number of outstanding flits that must be in flight to
;; saturate bandwidth. Maximum bandwidth is typically a function
;; of the number flits in flight, indepent of burst sizes.
max_bw_active_flits_rd=384
max_bw_active_flits_wr=128

;; Number of independent interrupt vectors, per host channel port.
num_intr_vecs=4

;; Recommended number of times an AFU should register host channel
;; signals before use in order to make successful timing closure likely.
suggested_timing_reg_stages=0

[local_mem]
native_class=native_avalon
gasket=fim_emif_avmm
;; Ideally, num_banks would be ofs_fim_emif_cfg_pkg::NUM_LOCAL_MEM_BANKS.
;; Unfortunately, some PIM scripts need to know the actual number of banks,
;; making it impossible to use SystemVerilog package values.
num_banks=top_cfg_pkg::NUM_MEM_CH
addr_width=ofs_fim_emif_cfg_pkg::AVMM_ADDR_WIDTH
data_width=ofs_fim_emif_cfg_pkg::AVMM_DATA_BASE_WIDTH
ecc_width=ofs_fim_emif_cfg_pkg::AVMM_ECC_WIDTH
burst_cnt_width=ofs_fim_emif_cfg_pkg::AVMM_BURSTCOUNT_WIDTH
suggested_timing_reg_stages=2

;;[hssi]
;;native_class=native_axi_mac
;;num_channels=ofs_fim_eth_if_pkg::NUM_ETH_CHANNELS
;;has_clkdiv2=1

;; Sideband interface specific to this platform. It is used for passing
;; state through plat_ifc.other.ports[] that the PIM does not manage.
[other]
;; Use the PIM's "generic" extension class. The PIM provides the top-level
;; generic wrapper around ports and the implementation of the type is set below.
template_class=generic_templates
native_class=ports
;; All PIM wrappers are vectors. Depending on the data being passed through
;; the interface, FIMs may either use more ports or put vectors inside the
;; port's type.
num_ports=1
;; Data type of the sideband interface
type=ofs_plat_fim_other_if
;; Import the "other" SystemVerilog definitions into the PIM (relative path)
import=../../ofs-common/src/fpga_family/stratix10/port_gasket/afu_main_pim/extend_pim/
