<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4637" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4637{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4637{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4637{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4637{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_4637{left:438px;bottom:998px;letter-spacing:-0.14px;}
#t6_4637{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t7_4637{left:531px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t8_4637{left:190px;bottom:952px;letter-spacing:-0.14px;}
#t9_4637{left:531px;bottom:952px;letter-spacing:-0.14px;}
#ta_4637{left:190px;bottom:927px;letter-spacing:-0.16px;}
#tb_4637{left:438px;bottom:927px;letter-spacing:-0.14px;}
#tc_4637{left:531px;bottom:927px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_4637{left:531px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_4637{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tf_4637{left:531px;bottom:881px;letter-spacing:-0.14px;}
#tg_4637{left:190px;bottom:857px;letter-spacing:-0.21px;}
#th_4637{left:438px;bottom:857px;letter-spacing:-0.14px;}
#ti_4637{left:531px;bottom:857px;letter-spacing:-0.12px;}
#tj_4637{left:531px;bottom:836px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_4637{left:531px;bottom:819px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tl_4637{left:531px;bottom:802px;letter-spacing:-0.11px;}
#tm_4637{left:531px;bottom:785px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_4637{left:531px;bottom:764px;letter-spacing:-0.11px;}
#to_4637{left:531px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tp_4637{left:531px;bottom:730px;letter-spacing:-0.12px;}
#tq_4637{left:531px;bottom:709px;letter-spacing:-0.11px;}
#tr_4637{left:531px;bottom:692px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ts_4637{left:531px;bottom:675px;letter-spacing:-0.11px;}
#tt_4637{left:531px;bottom:658px;letter-spacing:-0.11px;}
#tu_4637{left:531px;bottom:642px;letter-spacing:-0.11px;}
#tv_4637{left:190px;bottom:617px;letter-spacing:-0.14px;}
#tw_4637{left:531px;bottom:617px;letter-spacing:-0.14px;}
#tx_4637{left:82px;bottom:593px;letter-spacing:-0.15px;}
#ty_4637{left:143px;bottom:593px;letter-spacing:-0.18px;}
#tz_4637{left:190px;bottom:593px;letter-spacing:-0.15px;}
#t10_4637{left:531px;bottom:593px;letter-spacing:-0.11px;}
#t11_4637{left:190px;bottom:568px;}
#t12_4637{left:438px;bottom:568px;letter-spacing:-0.15px;}
#t13_4637{left:531px;bottom:568px;letter-spacing:-0.12px;}
#t14_4637{left:531px;bottom:547px;letter-spacing:-0.11px;}
#t15_4637{left:531px;bottom:530px;letter-spacing:-0.11px;}
#t16_4637{left:531px;bottom:513px;letter-spacing:-0.13px;}
#t17_4637{left:190px;bottom:489px;}
#t18_4637{left:531px;bottom:489px;letter-spacing:-0.14px;}
#t19_4637{left:190px;bottom:464px;}
#t1a_4637{left:438px;bottom:464px;letter-spacing:-0.15px;}
#t1b_4637{left:531px;bottom:464px;letter-spacing:-0.12px;}
#t1c_4637{left:531px;bottom:443px;letter-spacing:-0.11px;}
#t1d_4637{left:531px;bottom:426px;letter-spacing:-0.11px;}
#t1e_4637{left:190px;bottom:402px;letter-spacing:-0.14px;}
#t1f_4637{left:531px;bottom:402px;letter-spacing:-0.14px;}
#t1g_4637{left:82px;bottom:377px;letter-spacing:-0.17px;}
#t1h_4637{left:143px;bottom:377px;letter-spacing:-0.17px;}
#t1i_4637{left:190px;bottom:377px;letter-spacing:-0.17px;}
#t1j_4637{left:438px;bottom:377px;letter-spacing:-0.13px;}
#t1k_4637{left:531px;bottom:377px;letter-spacing:-0.12px;}
#t1l_4637{left:531px;bottom:356px;letter-spacing:-0.11px;}
#t1m_4637{left:531px;bottom:339px;letter-spacing:-0.1px;}
#t1n_4637{left:190px;bottom:315px;}
#t1o_4637{left:531px;bottom:315px;letter-spacing:-0.12px;}
#t1p_4637{left:531px;bottom:293px;letter-spacing:-0.12px;}
#t1q_4637{left:531px;bottom:276px;letter-spacing:-0.12px;}
#t1r_4637{left:531px;bottom:260px;letter-spacing:-0.11px;}
#t1s_4637{left:531px;bottom:243px;letter-spacing:-0.12px;}
#t1t_4637{left:190px;bottom:218px;letter-spacing:-0.14px;}
#t1u_4637{left:531px;bottom:218px;letter-spacing:-0.14px;}
#t1v_4637{left:190px;bottom:194px;letter-spacing:-0.21px;}
#t1w_4637{left:531px;bottom:194px;letter-spacing:-0.11px;}
#t1x_4637{left:531px;bottom:173px;letter-spacing:-0.11px;}
#t1y_4637{left:531px;bottom:156px;letter-spacing:-0.09px;}
#t1z_4637{left:190px;bottom:131px;letter-spacing:-0.14px;}
#t20_4637{left:531px;bottom:131px;letter-spacing:-0.14px;}
#t21_4637{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t22_4637{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t23_4637{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t24_4637{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t25_4637{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t26_4637{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t27_4637{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t28_4637{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t29_4637{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4637{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4637{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4637{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4637{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4637{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4637" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4637Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4637" style="-webkit-user-select: none;"><object width="935" height="1210" data="4637/4637.svg" type="image/svg+xml" id="pdf4637" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4637" class="t s1_4637">Vol. 4 </span><span id="t2_4637" class="t s1_4637">2-115 </span>
<span id="t3_4637" class="t s2_4637">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4637" class="t s3_4637">23 </span><span id="t5_4637" class="t s3_4637">Package </span><span id="t6_4637" class="t s3_4637">xTPR Message Disable (R/W) </span>
<span id="t7_4637" class="t s3_4637">See Table 2-2. </span>
<span id="t8_4637" class="t s3_4637">33:24 </span><span id="t9_4637" class="t s3_4637">Reserved </span>
<span id="ta_4637" class="t s3_4637">34 </span><span id="tb_4637" class="t s3_4637">Core </span><span id="tc_4637" class="t s3_4637">XD Bit Disable (R/W) </span>
<span id="td_4637" class="t s3_4637">See Table 2-2. </span>
<span id="te_4637" class="t s3_4637">37:35 </span><span id="tf_4637" class="t s3_4637">Reserved </span>
<span id="tg_4637" class="t s3_4637">38 </span><span id="th_4637" class="t s3_4637">Package </span><span id="ti_4637" class="t s3_4637">Turbo Mode Disable (R/W) </span>
<span id="tj_4637" class="t s3_4637">When set to 1 on processors that support Intel Turbo </span>
<span id="tk_4637" class="t s3_4637">Boost Technology, the turbo mode feature is disabled </span>
<span id="tl_4637" class="t s3_4637">and the IDA_Enable feature flag will be clear </span>
<span id="tm_4637" class="t s3_4637">(CPUID.06H: EAX[1]=0). </span>
<span id="tn_4637" class="t s3_4637">When set to a 0 on processors that support IDA, </span>
<span id="to_4637" class="t s3_4637">CPUID.06H: EAX[1] reports the processorâ€™s support of </span>
<span id="tp_4637" class="t s3_4637">turbo mode is enabled. </span>
<span id="tq_4637" class="t s3_4637">Note: The power-on default value is used by BIOS to </span>
<span id="tr_4637" class="t s3_4637">detect hardware support of turbo mode. If the power- </span>
<span id="ts_4637" class="t s3_4637">on default value is 1, turbo mode is available in the </span>
<span id="tt_4637" class="t s3_4637">processor. If the power-on default value is 0, turbo </span>
<span id="tu_4637" class="t s3_4637">mode is not available. </span>
<span id="tv_4637" class="t s3_4637">63:39 </span><span id="tw_4637" class="t s3_4637">Reserved </span>
<span id="tx_4637" class="t s3_4637">1A4H </span><span id="ty_4637" class="t s3_4637">420 </span><span id="tz_4637" class="t s3_4637">MSR_MISC_FEATURE_CONTROL </span><span id="t10_4637" class="t s3_4637">Miscellaneous Feature Control (R/W) </span>
<span id="t11_4637" class="t s3_4637">0 </span><span id="t12_4637" class="t s3_4637">Core </span><span id="t13_4637" class="t s3_4637">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="t14_4637" class="t s3_4637">If 1, disables the L2 hardware prefetcher, which </span>
<span id="t15_4637" class="t s3_4637">fetches additional lines of code or data into the L2 </span>
<span id="t16_4637" class="t s3_4637">cache. </span>
<span id="t17_4637" class="t s3_4637">1 </span><span id="t18_4637" class="t s3_4637">Reserved </span>
<span id="t19_4637" class="t s3_4637">2 </span><span id="t1a_4637" class="t s3_4637">Core </span><span id="t1b_4637" class="t s3_4637">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t1c_4637" class="t s3_4637">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t1d_4637" class="t s3_4637">fetches the next cache line into L1 data cache. </span>
<span id="t1e_4637" class="t s3_4637">63:3 </span><span id="t1f_4637" class="t s3_4637">Reserved </span>
<span id="t1g_4637" class="t s3_4637">1AAH </span><span id="t1h_4637" class="t s3_4637">426 </span><span id="t1i_4637" class="t s3_4637">MSR_MISC_PWR_MGMT </span><span id="t1j_4637" class="t s3_4637">Package </span><span id="t1k_4637" class="t s3_4637">Miscellaneous Power Management Control </span>
<span id="t1l_4637" class="t s3_4637">Various model specific features enumeration. See </span>
<span id="t1m_4637" class="t s3_4637">http://biosbits.org. </span>
<span id="t1n_4637" class="t s3_4637">0 </span><span id="t1o_4637" class="t s3_4637">EIST Hardware Coordination Disable (R/W) </span>
<span id="t1p_4637" class="t s3_4637">When 0, enables hardware coordination of Enhanced </span>
<span id="t1q_4637" class="t s3_4637">Intel Speedstep Technology request from processor </span>
<span id="t1r_4637" class="t s3_4637">cores. When 1, disables hardware coordination of </span>
<span id="t1s_4637" class="t s3_4637">Enhanced Intel Speedstep Technology requests. </span>
<span id="t1t_4637" class="t s3_4637">21:1 </span><span id="t1u_4637" class="t s3_4637">Reserved </span>
<span id="t1v_4637" class="t s3_4637">22 </span><span id="t1w_4637" class="t s3_4637">Thermal Interrupt Coordination Enable (R/W) </span>
<span id="t1x_4637" class="t s3_4637">If set, then thermal interrupt on one core is routed to </span>
<span id="t1y_4637" class="t s3_4637">all cores. </span>
<span id="t1z_4637" class="t s3_4637">63:23 </span><span id="t20_4637" class="t s3_4637">Reserved </span>
<span id="t21_4637" class="t s4_4637">Table 2-12. </span><span id="t22_4637" class="t s4_4637">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t23_4637" class="t s5_4637">Register </span>
<span id="t24_4637" class="t s5_4637">Address </span><span id="t25_4637" class="t s5_4637">Register Name / Bit Fields </span><span id="t26_4637" class="t s5_4637">Scope </span><span id="t27_4637" class="t s5_4637">Bit Description </span>
<span id="t28_4637" class="t s5_4637">Hex </span><span id="t29_4637" class="t s5_4637">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
