-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\inc_enc_v26\Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare.vhd
-- Created: 2023-04-14 13:51:34
-- 
-- Generated by MATLAB 9.13 and HDL Coder 4.0
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare
-- Source Path: inc_enc_v26/IncEnc_V26/Check d-Axis-Hit_WithCompare
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_245467_0                    :   IN    std_logic;
        Count_in                          :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        Counter_Compare                   :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        d_axis_hit                        :   OUT   std_logic
        );
END Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare;


ARCHITECTURE rtl OF Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare IS

  -- Signals
  SIGNAL Count_in_unsigned                : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Counter_Compare_unsigned         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Equal_relop1                     : std_logic;
  SIGNAL Equal_relop1_dtc                 : signed(15 DOWNTO 0);  -- int16
  SIGNAL Reset_flag_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL reset_old_out1                   : signed(15 DOWNTO 0);  -- int16
  SIGNAL reset_old_switch_out1            : signed(15 DOWNTO 0);  -- int16
  SIGNAL Reset_flag_sub_cast              : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Reset_flag_sub_cast_1            : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Constant1_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Equal1_relop1                    : std_logic;

BEGIN
  Count_in_unsigned <= unsigned(Count_in);

  Counter_Compare_unsigned <= unsigned(Counter_Compare);

  
  Equal_relop1 <= '1' WHEN Count_in_unsigned = Counter_Compare_unsigned ELSE
      '0';

  Equal_relop1_dtc <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Equal_relop1;

  
  reset_old_switch_out1 <= reset_old_out1 WHEN Reset_flag_out1 = to_unsigned(16#00#, 8) ELSE
      Equal_relop1_dtc;

  reset_old_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        reset_old_out1 <= to_signed(16#0000#, 16);
      ELSIF enb_1_245467_0 = '1' THEN
        reset_old_out1 <= reset_old_switch_out1;
      END IF;
    END IF;
  END PROCESS reset_old_process;


  Reset_flag_sub_cast <= unsigned(Equal_relop1_dtc(7 DOWNTO 0));
  Reset_flag_sub_cast_1 <= unsigned(reset_old_out1(7 DOWNTO 0));
  Reset_flag_out1 <= Reset_flag_sub_cast - Reset_flag_sub_cast_1;

  Constant1_out1 <= to_unsigned(16#01#, 8);

  
  Equal1_relop1 <= '1' WHEN Reset_flag_out1 = Constant1_out1 ELSE
      '0';

  d_axis_hit <= Equal1_relop1;

END rtl;

