{"vcs1":{"timestamp_begin":1746047367.225700426, "rt":5.68, "ut":5.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1746047372.979472409, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1746047373.313033144, "rt":0.28, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746047366.928449393}
{"VCS_COMP_START_TIME": 1746047366.928449393}
{"VCS_COMP_END_TIME": 1746047373.656797378}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379400}}
{"vcselab": {"peak_mem": 174920}}
