#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000287cca0 .scope module, "CPU_TEST" "CPU_TEST" 2 37;
 .timescale 0 0;
v00000000028fa160_0 .var "clk", 0 0;
v00000000028fade0_0 .var "reset", 0 0;
S_0000000002879c70 .scope module, "cpu" "CPU" 2 42, 2 1 0, S_000000000287cca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
L_000000000287a750 .functor BUFZ 8, v0000000002899860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000028f9940_0 .net *"_s15", 0 0, L_00000000028fccb0;  1 drivers
L_0000000004b70160 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000000028fa520_0 .net/2u *"_s16", 3 0, L_0000000004b70160;  1 drivers
v00000000028f9300_0 .net *"_s18", 3 0, L_00000000028fb090;  1 drivers
v00000000028f9da0_0 .net *"_s32", 7 0, L_000000000287a750;  1 drivers
L_0000000004b700d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000000028fa5c0_0 .net/2u *"_s8", 2 0, L_0000000004b700d0;  1 drivers
v00000000028fa700_0 .net "alu_in", 3 0, L_00000000028fcdf0;  1 drivers
v00000000028f9e40_0 .net "alu_out", 3 0, L_00000000028fb630;  1 drivers
v00000000028fae80_0 .net "carry_out", 0 0, L_00000000028fbf90;  1 drivers
v00000000028fa0c0_0 .net "clk", 0 0, v00000000028fa160_0;  1 drivers
v00000000028f9580_0 .net "imm", 3 0, L_00000000028fc0d0;  1 drivers
v00000000028f9f80_0 .net "load", 3 0, v000000000289ab20_0;  1 drivers
v00000000028faf20_0 .net "opcode", 3 0, L_00000000028fc3f0;  1 drivers
v00000000028fa3e0_0 .net "pc_next", 3 0, L_00000000028fcd50;  1 drivers
v00000000028f9a80_0 .net "reg_1_out", 3 0, v000000000289a300_0;  1 drivers
v00000000028f9120_0 .net "reg_a_out", 3 0, v0000000002899b80_0;  1 drivers
v00000000028f9ee0_0 .net "reg_b_out", 3 0, v000000000289a4e0_0;  1 drivers
v00000000028fa020_0 .net "reg_c_out", 3 0, v000000000289b200_0;  1 drivers
v00000000028f9620_0 .net "reg_d_out", 3 0, v0000000002899c20_0;  1 drivers
v00000000028f93a0_0 .net "reset", 0 0, v00000000028fade0_0;  1 drivers
v00000000028fad40_0 .net "rom_out", 7 0, v0000000002899860_0;  1 drivers
v00000000028f99e0_0 .net "select", 1 0, v000000000289a3a0_0;  1 drivers
L_00000000028fb950 .part v000000000289ab20_0, 0, 1;
L_00000000028fc490 .part v000000000289ab20_0, 1, 1;
L_00000000028fc850 .part v000000000289ab20_0, 2, 1;
L_00000000028fcf30 .concat [ 1 3 0 0], L_00000000028fbf90, L_0000000004b700d0;
L_00000000028fccb0 .part v000000000289ab20_0, 3, 1;
L_00000000028fb090 .arith/sum 4, v0000000002899c20_0, L_0000000004b70160;
L_00000000028fcd50 .functor MUXZ 4, L_00000000028fb090, L_00000000028fb630, L_00000000028fccb0, C4<>;
L_00000000028fcc10 .part v000000000289a300_0, 0, 1;
L_00000000028fc3f0 .part L_000000000287a750, 4, 4;
L_00000000028fc0d0 .part L_000000000287a750, 0, 4;
S_0000000002879df0 .scope module, "alu" "ADDER" 2 31, 3 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "out"
    .port_info 3 /OUTPUT 1 "carry_out"
L_0000000004b70430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000289a760_0 .net *"_s10", 0 0, L_0000000004b70430;  1 drivers
v000000000289a800_0 .net *"_s11", 4 0, L_00000000028fbbd0;  1 drivers
v00000000028999a0_0 .net *"_s3", 4 0, L_00000000028fbb30;  1 drivers
L_0000000004b703e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000289af80_0 .net *"_s6", 0 0, L_0000000004b703e8;  1 drivers
v0000000002899a40_0 .net *"_s7", 4 0, L_00000000028fc8f0;  1 drivers
v000000000289a8a0_0 .net "a", 3 0, L_00000000028fcdf0;  alias, 1 drivers
v000000000289b2a0_0 .net "b", 3 0, L_00000000028fc0d0;  alias, 1 drivers
v000000000289a9e0_0 .net "carry_out", 0 0, L_00000000028fbf90;  alias, 1 drivers
v000000000289a1c0_0 .net "out", 3 0, L_00000000028fb630;  alias, 1 drivers
L_00000000028fbf90 .part L_00000000028fbbd0, 4, 1;
L_00000000028fb630 .part L_00000000028fbbd0, 0, 4;
L_00000000028fbb30 .concat [ 4 1 0 0], L_00000000028fcdf0, L_0000000004b703e8;
L_00000000028fc8f0 .concat [ 4 1 0 0], L_00000000028fc0d0, L_0000000004b70430;
L_00000000028fbbd0 .arith/sum 5, L_00000000028fbb30, L_00000000028fc8f0;
S_0000000002875790 .scope module, "decoder" "DECODER" 2 28, 4 3 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /INPUT 1 "c_flag"
    .port_info 2 /OUTPUT 2 "select"
    .port_info 3 /OUTPUT 4 "load"
v000000000289aa80_0 .net "c_flag", 0 0, L_00000000028fcc10;  1 drivers
v000000000289ab20_0 .var "load", 3 0;
v00000000028997c0_0 .net "opcode", 3 0, L_00000000028fc3f0;  alias, 1 drivers
v000000000289a3a0_0 .var "select", 1 0;
E_0000000002898050 .event edge, v00000000028997c0_0, v000000000289aa80_0;
S_0000000002875910 .scope module, "reg_1" "DFF" 2 24, 5 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 4 "q"
v000000000289a260_0 .net "clk", 0 0, v00000000028fa160_0;  alias, 1 drivers
v000000000289abc0_0 .net "d", 3 0, L_00000000028fcf30;  1 drivers
L_0000000004b70118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000289ada0_0 .net "enable", 0 0, L_0000000004b70118;  1 drivers
v000000000289a300_0 .var "q", 3 0;
v000000000289b5c0_0 .net "reset", 0 0, v00000000028fade0_0;  alias, 1 drivers
E_0000000002897810 .event posedge, v000000000289a260_0, v000000000289b5c0_0;
S_0000000002873bd0 .scope module, "reg_a" "DFF" 2 20, 5 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 4 "q"
v000000000289ac60_0 .net "clk", 0 0, v00000000028fa160_0;  alias, 1 drivers
v000000000289a080_0 .net "d", 3 0, L_00000000028fb630;  alias, 1 drivers
v000000000289ad00_0 .net "enable", 0 0, L_00000000028fb950;  1 drivers
v0000000002899b80_0 .var "q", 3 0;
v000000000289a440_0 .net "reset", 0 0, v00000000028fade0_0;  alias, 1 drivers
S_0000000002873d50 .scope module, "reg_b" "DFF" 2 21, 5 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 4 "q"
v000000000289ae40_0 .net "clk", 0 0, v00000000028fa160_0;  alias, 1 drivers
v000000000289b020_0 .net "d", 3 0, L_00000000028fb630;  alias, 1 drivers
v0000000002899ae0_0 .net "enable", 0 0, L_00000000028fc490;  1 drivers
v000000000289a4e0_0 .var "q", 3 0;
v0000000002899ea0_0 .net "reset", 0 0, v00000000028fade0_0;  alias, 1 drivers
S_000000000286d4a0 .scope module, "reg_c" "DFF" 2 22, 5 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 4 "q"
v000000000289aee0_0 .net "clk", 0 0, v00000000028fa160_0;  alias, 1 drivers
v000000000289b0c0_0 .net "d", 3 0, L_00000000028fb630;  alias, 1 drivers
v000000000289b160_0 .net "enable", 0 0, L_00000000028fc850;  1 drivers
v000000000289b200_0 .var "q", 3 0;
v0000000002899f40_0 .net "reset", 0 0, v00000000028fade0_0;  alias, 1 drivers
S_000000000286d620 .scope module, "reg_d" "DFF" 2 23, 5 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 4 "q"
v000000000289b3e0_0 .net "clk", 0 0, v00000000028fa160_0;  alias, 1 drivers
v000000000289b480_0 .net "d", 3 0, L_00000000028fcd50;  alias, 1 drivers
L_0000000004b70088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002899720_0 .net "enable", 0 0, L_0000000004b70088;  1 drivers
v0000000002899c20_0 .var "q", 3 0;
v000000000289a580_0 .net "reset", 0 0, v00000000028fade0_0;  alias, 1 drivers
S_000000000286a4f0 .scope module, "rom" "ROM" 2 32, 6 3 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address"
    .port_info 1 /OUTPUT 8 "dout"
v000000000289a120_0 .net "address", 3 0, v0000000002899c20_0;  alias, 1 drivers
v0000000002899860_0 .var "dout", 7 0;
E_0000000002897850 .event edge, v0000000002899c20_0;
S_000000000286a670 .scope module, "selector" "SELECTOR" 2 30, 7 1 0, S_0000000002879c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0"
    .port_info 1 /INPUT 4 "in1"
    .port_info 2 /INPUT 4 "in2"
    .port_info 3 /INPUT 4 "in3"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 4 "out"
v0000000002899900_0 .net *"_s0", 31 0, L_00000000028fba90;  1 drivers
L_0000000004b70238 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002899cc0_0 .net *"_s11", 29 0, L_0000000004b70238;  1 drivers
L_0000000004b70280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002899fe0_0 .net/2u *"_s12", 31 0, L_0000000004b70280;  1 drivers
v0000000002899d60_0 .net *"_s14", 0 0, L_00000000028fc530;  1 drivers
v0000000002899e00_0 .net *"_s16", 31 0, L_00000000028fb770;  1 drivers
L_0000000004b702c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028f9800_0 .net *"_s19", 29 0, L_0000000004b702c8;  1 drivers
L_0000000004b70310 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000028f9c60_0 .net/2u *"_s20", 31 0, L_0000000004b70310;  1 drivers
v00000000028fa8e0_0 .net *"_s22", 0 0, L_00000000028fb8b0;  1 drivers
v00000000028f94e0_0 .net *"_s24", 3 0, L_00000000028fbef0;  1 drivers
v00000000028fac00_0 .net *"_s26", 3 0, L_00000000028fc5d0;  1 drivers
L_0000000004b701a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028f9760_0 .net *"_s3", 29 0, L_0000000004b701a8;  1 drivers
L_0000000004b701f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028f9b20_0 .net/2u *"_s4", 31 0, L_0000000004b701f0;  1 drivers
v00000000028f9bc0_0 .net *"_s6", 0 0, L_00000000028fbc70;  1 drivers
v00000000028fab60_0 .net *"_s8", 31 0, L_00000000028fbe50;  1 drivers
v00000000028fa660_0 .net "in0", 3 0, v0000000002899b80_0;  alias, 1 drivers
v00000000028faca0_0 .net "in1", 3 0, v000000000289a4e0_0;  alias, 1 drivers
L_0000000004b70358 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v00000000028f9260_0 .net "in2", 3 0, L_0000000004b70358;  1 drivers
L_0000000004b703a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000028f9d00_0 .net "in3", 3 0, L_0000000004b703a0;  1 drivers
v00000000028fa480_0 .net "out", 3 0, L_00000000028fcdf0;  alias, 1 drivers
v00000000028f98a0_0 .net "select", 1 0, v000000000289a3a0_0;  alias, 1 drivers
L_00000000028fba90 .concat [ 2 30 0 0], v000000000289a3a0_0, L_0000000004b701a8;
L_00000000028fbc70 .cmp/eq 32, L_00000000028fba90, L_0000000004b701f0;
L_00000000028fbe50 .concat [ 2 30 0 0], v000000000289a3a0_0, L_0000000004b70238;
L_00000000028fc530 .cmp/eq 32, L_00000000028fbe50, L_0000000004b70280;
L_00000000028fb770 .concat [ 2 30 0 0], v000000000289a3a0_0, L_0000000004b702c8;
L_00000000028fb8b0 .cmp/eq 32, L_00000000028fb770, L_0000000004b70310;
L_00000000028fbef0 .functor MUXZ 4, L_0000000004b703a0, L_0000000004b70358, L_00000000028fb8b0, C4<>;
L_00000000028fc5d0 .functor MUXZ 4, L_00000000028fbef0, v000000000289a4e0_0, L_00000000028fc530, C4<>;
L_00000000028fcdf0 .functor MUXZ 4, L_00000000028fc5d0, v0000000002899b80_0, L_00000000028fbc70, C4<>;
S_000000000287ce20 .scope module, "DECODER_TEST" "DECODER_TEST" 4 45;
 .timescale 0 0;
v00000000028fa340_0 .net *"_s4", 4 0, v00000000028f9080_0;  1 drivers
o00000000028a2228 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fa7a0_0 .net "c_flag", 0 0, o00000000028a2228;  0 drivers
v00000000028fa840_0 .net "cflag", 0 0, L_00000000028fb810;  1 drivers
v00000000028fa980_0 .var/i "i", 31 0;
v00000000028faa20_0 .net "load", 3 0, v00000000028fa200_0;  1 drivers
v00000000028faac0_0 .net "opcode", 3 0, L_00000000028fb6d0;  1 drivers
v00000000028f9080_0 .var "opcode_cflag", 4 0;
v00000000028f91c0_0 .net "select", 1 0, v00000000028fa2a0_0;  1 drivers
L_00000000028fb6d0 .part v00000000028f9080_0, 1, 4;
L_00000000028fb810 .part v00000000028f9080_0, 0, 1;
S_0000000002832d20 .scope module, "unit1" "DECODER" 4 55, 4 3 0, S_000000000287ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /INPUT 1 "c_flag"
    .port_info 2 /OUTPUT 2 "select"
    .port_info 3 /OUTPUT 4 "load"
v00000000028f9440_0 .net "c_flag", 0 0, o00000000028a2228;  alias, 0 drivers
v00000000028fa200_0 .var "load", 3 0;
v00000000028f96c0_0 .net "opcode", 3 0, L_00000000028fb6d0;  alias, 1 drivers
v00000000028fa2a0_0 .var "select", 1 0;
E_0000000002897110 .event edge, v00000000028f96c0_0, v00000000028f9440_0;
    .scope S_0000000002873bd0;
T_0 ;
    %wait E_0000000002897810;
    %load/vec4 v000000000289a440_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000000000289ad00_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000000000289a080_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0000000002899b80_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0000000002899b80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002873d50;
T_1 ;
    %wait E_0000000002897810;
    %load/vec4 v0000000002899ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000002899ae0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000000000289b020_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v000000000289a4e0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v000000000289a4e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000286d4a0;
T_2 ;
    %wait E_0000000002897810;
    %load/vec4 v0000000002899f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v000000000289b160_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000000000289b0c0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v000000000289b200_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v000000000289b200_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000286d620;
T_3 ;
    %wait E_0000000002897810;
    %load/vec4 v000000000289a580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0000000002899720_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000000000289b480_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0000000002899c20_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0000000002899c20_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002875910;
T_4 ;
    %wait E_0000000002897810;
    %load/vec4 v000000000289b5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000000000289ada0_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000000000289abc0_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v000000000289a300_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v000000000289a300_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002875790;
T_5 ;
    %wait E_0000000002898050;
    %load/vec4 v00000000028997c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 6;
    %split/vec4 2;
    %store/vec4 v000000000289a3a0_0, 0, 2;
    %store/vec4 v000000000289ab20_0, 0, 4;
    %jmp T_5.13;
T_5.0 ;
    %pushi/vec4 7, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.1 ;
    %pushi/vec4 11, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.2 ;
    %pushi/vec4 5, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.3 ;
    %pushi/vec4 8, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.4 ;
    %pushi/vec4 4, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.5 ;
    %pushi/vec4 9, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 6, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 19, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 17, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 35, 0, 6;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v000000000289aa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 35, 0, 6;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %split/vec4 2;
    %assign/vec4 v000000000289a3a0_0, 0;
    %assign/vec4 v000000000289ab20_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000286a4f0;
T_6 ;
    %wait E_0000000002897850;
    %load/vec4 v000000000289a120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 48, 0, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 116, 0, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0000000002899860_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000287cca0;
T_7 ;
    %delay 100, 0;
    %load/vec4 v00000000028fa160_0;
    %inv;
    %store/vec4 v00000000028fa160_0, 0, 1;
    %vpi_call 2 46 "$monitor", "a=%04b,b=%04b,out=%04b,pc=%04b", v00000000028f9120_0, v00000000028f9ee0_0, v00000000028fa020_0, v00000000028f9620_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_000000000287cca0;
T_8 ;
    %vpi_call 2 55 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002879c70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fa160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fade0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fade0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fade0_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000002832d20;
T_9 ;
    %wait E_0000000002897110;
    %load/vec4 v00000000028f96c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %pushi/vec4 0, 0, 6;
    %split/vec4 2;
    %store/vec4 v00000000028fa2a0_0, 0, 2;
    %store/vec4 v00000000028fa200_0, 0, 4;
    %jmp T_9.13;
T_9.0 ;
    %pushi/vec4 7, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.1 ;
    %pushi/vec4 11, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.2 ;
    %pushi/vec4 5, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.3 ;
    %pushi/vec4 8, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.4 ;
    %pushi/vec4 4, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.5 ;
    %pushi/vec4 9, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.6 ;
    %pushi/vec4 6, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 19, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 17, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 35, 0, 6;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.11 ;
    %load/vec4 v00000000028f9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 35, 0, 6;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %split/vec4 2;
    %assign/vec4 v00000000028fa2a0_0, 0;
    %assign/vec4 v00000000028fa200_0, 0;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000287ce20;
T_10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000028f9080_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fa980_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000028fa980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 100, 0;
    %load/vec4 v00000000028f9080_0;
    %addi 1, 0, 5;
    %store/vec4 v00000000028f9080_0, 0, 5;
    %load/vec4 v00000000028fa980_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028fa980_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 4 66 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu.v";
    "adder.v";
    "decoder.v";
    "dff.v";
    "rom.v";
    "selector.v";
