// Seed: 603264168
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (id_1);
  assign id_2 = id_2;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    output logic id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wire id_7
);
  uwire id_9;
  always
    if (id_9) id_4 <= 1;
    else id_3 = id_6;
  module_0 modCall_1 (id_9);
  assign id_7 = -1'b0;
  supply0 id_10 = 1, id_11 = -1, id_12, id_13;
endmodule
