--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 90.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/PROCESSOR_CLK0
--------------------------------------------------------------------------------
Slack: 193.360ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_lite_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.477ns (data path - clock path skew + uncertainty)
  Source:               system_i/reset_0/reset_0/Interconnect_aresetn_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.158 - 0.194)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/reset_0/reset_0/Interconnect_aresetn_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   system_i/reset_0_Interconnect_aresetn
                                                       system_i/reset_0/reset_0/Interconnect_aresetn_0
    SLICE_X38Y65.C1      net (fanout=1)        1.008   system_i/reset_0_Interconnect_aresetn
    SLICE_X38Y65.C       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X38Y71.SR      net (fanout=1)        0.398   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X38Y71.CLK     Trck                  0.319   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.961ns logic, 1.406ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay:                  2.477ns (data path - clock path skew + uncertainty)
  Source:               system_i/reset_0/reset_0/Interconnect_aresetn_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.158 - 0.194)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/reset_0/reset_0/Interconnect_aresetn_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   system_i/reset_0_Interconnect_aresetn
                                                       system_i/reset_0/reset_0/Interconnect_aresetn_0
    SLICE_X38Y65.C1      net (fanout=1)        1.008   system_i/reset_0_Interconnect_aresetn
    SLICE_X38Y65.C       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X38Y71.SR      net (fanout=1)        0.398   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X38Y71.CLK     Trck                  0.319   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.961ns logic, 1.406ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay:                  2.477ns (data path - clock path skew + uncertainty)
  Source:               system_i/reset_0/reset_0/Interconnect_aresetn_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.158 - 0.194)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/reset_0/reset_0/Interconnect_aresetn_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   system_i/reset_0_Interconnect_aresetn
                                                       system_i/reset_0/reset_0/Interconnect_aresetn_0
    SLICE_X38Y65.C1      net (fanout=1)        1.008   system_i/reset_0_Interconnect_aresetn
    SLICE_X38Y65.C       Tilo                  0.124   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X38Y71.SR      net (fanout=1)        0.398   system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X38Y71.CLK     Trck                  0.319   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.961ns logic, 1.406ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay:                  1.157ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.AQ      Tcko                  0.518   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X38Y71.BX      net (fanout=1)        0.520   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X38Y71.CLK     Tdick                 0.045   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay:                  1.139ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.BQ      Tcko                  0.518   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X38Y71.CX      net (fanout=1)        0.519   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X38Y71.CLK     Tdick                 0.028   system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD      
   TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"         
TS_clk_fpga_0 * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4423986 paths analyzed, 2152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.631ns.
--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT9   Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN9    net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_9
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT33  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN33   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_33
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT32  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN32   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_32
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT31  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN31   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_31
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT30  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN30   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_30
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT3   Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN3    net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_3
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT29  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN29   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_29
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT28  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN28   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_28
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT27  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN27   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_27
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT26  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN26   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_26
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT25  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN25   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_25
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT24  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN24   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_24
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT23  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN23   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_23
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT22  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN22   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_22
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT34  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN34   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_34
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT20  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN20   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_20
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT2   Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN2    net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_2
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT19  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN19   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_19
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT18  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN18   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_18
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT17  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN17   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_17
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT16  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN16   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_16
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT15  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN15   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_15
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT14  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN14   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_14
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT13  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN13   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_13
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT12  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN12   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_12
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT11  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN11   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_11
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT10  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN10   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_10
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT1   Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN1    net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_1
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT0   Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN0    net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_0
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  2.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 (FF)
  Destination:          system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.506ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.838 - 0.889)
  Source Clock:         system_i/FPGA_CLK rising at 0.000ns
  Destination Clock:    system_i/FPGA_CLK rising at 20.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.130ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4 to system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y92.AQ      Tcko                  0.456   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1_4
    SLICE_X89Y91.A1      net (fanout=3)        1.427   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_reg_duty_motor1[4]
    SLICE_X89Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv1_INV_0
    DSP48_X4Y36.A4       net (fanout=1)        0.990   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/duty_motor1_sig<4>_inv
    DSP48_X4Y36.PCOUT21  Tdspdo_A_PCOUT_MULT   4.036   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT
    DSP48_X4Y37.PCIN21   net (fanout=1)        0.002   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT_PCOUT_to_basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1_PCIN_21
    DSP48_X4Y37.P15      Tdspdo_PCIN_P         1.518   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmult_GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT1
    SLICE_X93Y94.A2      net (fanout=1)        1.352   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_f_coeff_unsigned[31]_MuLt_19_OUT[32]
    SLICE_X93Y94.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o_SW0
    SLICE_X92Y90.A2      net (fanout=1)        0.949   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N140
    SLICE_X92Y90.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[0]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.C1      net (fanout=12)       1.042   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_GND_59_o_not_equal_20_o
    SLICE_X93Y92.CMUX    Tilo                  0.357   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[14]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mmux_GND_59_o_PWR_23_o_mux_21_OUT71
    SLICE_X86Y91.D2      net (fanout=1)        1.189   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/GND_59_o_PWR_23_o_mux_21_OUT[15]
    SLICE_X86Y91.COUT    Topcyd                0.500   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_lut<7>
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<7>
    SLICE_X86Y92.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy[7]
    SLICE_X86Y92.COUT    Tbyp                  0.117   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy
    SLICE_X86Y93.CIN     net (fanout=1)        0.000   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/Mcompar_n0029_cy<10>_l1
    SLICE_X86Y93.AMUX    Tcina                 0.497   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv1_SW1_cy1
    SLICE_X67Y91.A1      net (fanout=1)        1.277   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/N171
    SLICE_X67Y91.A       Tilo                  0.124   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv2
    SLICE_X85Y93.CE      net (fanout=4)        1.096   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/_n0108_inv
    SLICE_X85Y93.CLK     Tceck                 0.205   system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count[15]
                                                       system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/count_15
    -------------------------------------------------  ---------------------------
    Total                                     17.506ns (8.182ns logic, 9.324ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_0 * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X22Y35.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X22Y35.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK
  Location pin: SLICE_X22Y37.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK
  Location pin: SLICE_X22Y37.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/CLK
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/CK
  Location pin: SLICE_X35Y82.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/CLK
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/CK
  Location pin: SLICE_X35Y82.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/CLK
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/CK
  Location pin: SLICE_X35Y82.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/SR
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/is_Chart_FSM_FFd2/SR
  Location pin: SLICE_X35Y82.SR
  Clock network: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/reset
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/CLK
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/CK
  Location pin: SLICE_X87Y95.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/CLK
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/CK
  Location pin: SLICE_X87Y95.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/CLK
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/CK
  Location pin: SLICE_X87Y95.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/SR
  Logical resource: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/is_Chart_FSM_FFd2/SR
  Location pin: SLICE_X87Y95.SR
  Clock network: system_i/basicquadrotorcontrol_hdl_dut_pcore_0/basicquadrotorcontrol_hdl_dut_pcore_0/reset
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK
  Location pin: SLICE_X26Y104.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK
  Location pin: SLICE_X26Y104.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK
  Location pin: SLICE_X26Y104.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK
  Location pin: SLICE_X14Y41.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CLK
  Logical resource: system_i/reset_0/reset_0/EXT_LPF/exr_d1/CK
  Location pin: SLICE_X14Y41.CLK
  Clock network: system_i/FPGA_CLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      8.816ns|            0|            0|            0|      4423986|
| TS_system_i_clock_generator_0_|     20.000ns|     17.631ns|          N/A|            0|            0|      4423986|            0|
| clock_generator_0_SIG_MMCM1_CL|             |             |             |             |             |             |             |
| KOUT0                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4423991 paths, 0 nets, and 2990 connections

Design statistics:
   Minimum period:  17.631ns{1}   (Maximum frequency:  56.718MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 17 18:50:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



