Synthesis report
Tue Oct 28 12:42:33 2025
Quartus Prime Version 24.2.0 Build 40 06/27/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Analysis Summary
  3. Design Analysis Source Files Read
  4. Warnings for ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v
  5. Design Analysis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------+
; Design Analysis Summary                                        ;
+------------------------+---------------------------------------+
; Design Analysis Status ; Successful - Tue Oct 28 12:42:33 2025 ;
; Revision Name          ; bts_xcvr                              ;
; Top-level Entity Name  ; bts_xcvr                              ;
; Family                 ; Agilex 7                              ;
+------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Analysis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------------------+----------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                            ; File Type                                                                   ; File Name with Absolute Path                                                                                                                                                                                                                   ; Library                                   ; IP Source                                                        ; Include Files                    ; MD5                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------------------+----------------------------------+----------------------------------+
; ip/reset_release.ip                                                                                                                                                         ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/reset_release.ip                                                                                                                                                         ;                                           ;                                                                  ;                                  ; e7f26b278ae14a717a296080f7a4cb48 ;
; ip/reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate.sv                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate.sv                                                                                      ; altera_s10_user_rst_clkgate_1947          ; ip/reset_release.ip                                              ;                                  ; f64231aedd4f46c7e0fd99dfdc9e4c78 ;
; ip/reset_release/synth/reset_release.v                                                                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/reset_release/synth/reset_release.v                                                                                                                                      ; reset_release                             ; ip/reset_release.ip                                              ;                                  ; 84788d0fe922d3c3112a6f3e4b62055d ;
; sgpio_slave.v                                                                                                                                                               ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/sgpio_slave.v                                                                                                                                                               ;                                           ;                                                                  ;                                  ; 25ae3bc200d0fea9f7016d6630b93b2f ;
; ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0.ip                                                                                                                        ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0.ip                                                                                                                        ;                                           ;                                                                  ;                                  ; d18397b8a17562c1311d90875f40b3f0 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0/freq_counter_10/synth/freq_counter.v                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0/freq_counter_10/synth/freq_counter.v                                                                                      ; freq_counter_10                           ; ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0.ip             ;                                  ; ff836bc5bc6c3ecfd9f4d563ab36939a ;
; ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0/synth/ftile_xcvr_test_freq_counter_0.v                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0/synth/ftile_xcvr_test_freq_counter_0.v                                                                                    ; ftile_xcvr_test_freq_counter_0            ; ip/ftile_xcvr_test/ftile_xcvr_test_freq_counter_0.ip             ;                                  ; 1900994337b32e9807c9e331cfe6489b ;
; xcvr_test_system.qsys                                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system.qsys                                                                                                                                                       ;                                           ;                                                                  ;                                  ; 701b8d7173a9462ee66aaae1bf995c4d ;
; xcvr_test_system/altera_merlin_master_translator_192/synth/xcvr_test_system_altera_merlin_master_translator_192_54w642y.sv                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_master_translator_192/synth/xcvr_test_system_altera_merlin_master_translator_192_54w642y.sv                                                  ; altera_merlin_master_translator_192       ; xcvr_test_system.qsys                                            ;                                  ; 55ba2dba364944b1e5ef512414a82b57 ;
; xcvr_test_system/altera_merlin_slave_translator_191/synth/xcvr_test_system_altera_merlin_slave_translator_191_xg7rzxi.sv                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_translator_191/synth/xcvr_test_system_altera_merlin_slave_translator_191_xg7rzxi.sv                                                    ; altera_merlin_slave_translator_191        ; xcvr_test_system.qsys                                            ;                                  ; 7d2cca2e76eaa625fbdd7985c4baae19 ;
; xcvr_test_system/altera_merlin_master_agent_1930/synth/xcvr_test_system_altera_merlin_master_agent_1930_l64uqry.sv                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_master_agent_1930/synth/xcvr_test_system_altera_merlin_master_agent_1930_l64uqry.sv                                                          ; altera_merlin_master_agent_1930           ; xcvr_test_system.qsys                                            ;                                  ; f9475785b615c770715b1759bec54921 ;
; xcvr_test_system/altera_merlin_slave_agent_1930/synth/xcvr_test_system_altera_merlin_slave_agent_1930_jxauz3i.sv                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/xcvr_test_system_altera_merlin_slave_agent_1930_jxauz3i.sv                                                            ; altera_merlin_slave_agent_1930            ; xcvr_test_system.qsys                                            ;                                  ; 3fb5076b9f9349a070eeda34bd795e8d ;
; xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                                                   ; altera_merlin_slave_agent_1930            ; xcvr_test_system.qsys                                            ;                                  ; 9fabd20cce3cbf0d866da945def8a74c ;
; xcvr_test_system/altera_avalon_sc_fifo_1932/synth/xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v                                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_avalon_sc_fifo_1932/synth/xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v                                                                     ; altera_avalon_sc_fifo_1932                ; xcvr_test_system.qsys                                            ;                                  ; 737697b342373fa78dc0becde5bc1f90 ;
; xcvr_test_system/altera_merlin_router_1921/synth/xcvr_test_system_altera_merlin_router_1921_ls63sqa.sv                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_router_1921/synth/xcvr_test_system_altera_merlin_router_1921_ls63sqa.sv                                                                      ; altera_merlin_router_1921                 ; xcvr_test_system.qsys                                            ;                                  ; 510638322e83a818915d8492881a6316 ;
; xcvr_test_system/altera_merlin_router_1921/synth/xcvr_test_system_altera_merlin_router_1921_jfbwtoy.sv                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_router_1921/synth/xcvr_test_system_altera_merlin_router_1921_jfbwtoy.sv                                                                      ; altera_merlin_router_1921                 ; xcvr_test_system.qsys                                            ;                                  ; 5db0262ca81bf8863b72992a5fd3aa6a ;
; xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_a53nykq.v                               ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_a53nykq.v                               ; altera_merlin_traffic_limiter_1921        ; xcvr_test_system.qsys                                            ;                                  ; ebba5e4c21417cd14b5c8fa5fe5a0044 ;
; xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                   ; altera_merlin_traffic_limiter_1921        ; xcvr_test_system.qsys                                            ;                                  ; e9cfd4c30c19c38987635dbb2a1ccf90 ;
; xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                  ; altera_merlin_traffic_limiter_1921        ; xcvr_test_system.qsys                                            ;                                  ; 6a1dc736dcdac4d1431b065970b08c09 ;
; xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/xcvr_test_system_altera_merlin_traffic_limiter_1921_p3fvlba.sv                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/xcvr_test_system_altera_merlin_traffic_limiter_1921_p3fvlba.sv                                                    ; altera_merlin_traffic_limiter_1921        ; xcvr_test_system.qsys                                            ;                                  ; f3b178f143e538b58167ce03cb792597 ;
; xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv                                                        ; altera_merlin_demultiplexer_1921          ; xcvr_test_system.qsys                                            ;                                  ; 7b551b0efa770c835ad08ad75ad813d4 ;
; xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_mkcgjai.sv                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_mkcgjai.sv                                                            ; altera_merlin_multiplexer_1922            ; xcvr_test_system.qsys                                            ;                                  ; 10fadfcc857c71df9d45f9e20b3bd1e1 ;
; xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                           ; altera_merlin_multiplexer_1922            ; xcvr_test_system.qsys                                            ;                                  ; 3c1c608d90b4d922804dff7c01e2682f ;
; xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_d7jptfy.sv                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_d7jptfy.sv                                                        ; altera_merlin_demultiplexer_1921          ; xcvr_test_system.qsys                                            ;                                  ; 83f5f41c295677d50fd3d9d2de3047a9 ;
; xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi.sv                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi.sv                                                            ; altera_merlin_multiplexer_1922            ; xcvr_test_system.qsys                                            ;                                  ; 5ee6ee8820a0ed2b6fd891934d58262f ;
; xcvr_test_system/altera_mm_interconnect_1920/synth/xcvr_test_system_altera_mm_interconnect_1920_e4jc7ta.v                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_mm_interconnect_1920/synth/xcvr_test_system_altera_mm_interconnect_1920_e4jc7ta.v                                                                   ; altera_mm_interconnect_1920               ; xcvr_test_system.qsys                                            ;                                  ; d7a23297fefadc4cff1ed314c040d094 ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                               ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                               ; altera_reset_controller_1922              ; xcvr_test_system.qsys                                            ;                                  ; fd4fa508b1d9535572bc07dca868bf8d ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                             ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                             ; altera_reset_controller_1922              ; xcvr_test_system.qsys                                            ;                                  ; c2b48f73e464ccf152bf1e782086c9a0 ;
; xcvr_test_system/synth/xcvr_test_system.v                                                                                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/synth/xcvr_test_system.v                                                                                                                                   ; xcvr_test_system                          ; xcvr_test_system.qsys                                            ;                                  ; ea2ae15bb565082719a20f0fed0f49ca ;
; q_sys.qsys                                                                                                                                                                  ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys.qsys                                                                                                                                                                  ;                                           ;                                                                  ;                                  ; eeb8ac021222054bef02ab4296c99cf6 ;
; q_sys/altera_merlin_master_translator_192/synth/q_sys_altera_merlin_master_translator_192_54w642y.sv                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_master_translator_192/synth/q_sys_altera_merlin_master_translator_192_54w642y.sv                                                                        ; altera_merlin_master_translator_192       ; q_sys.qsys                                                       ;                                  ; 4e764115a2b8895ea82d0153f04459f2 ;
; q_sys/altera_merlin_slave_translator_191/synth/q_sys_altera_merlin_slave_translator_191_xg7rzxi.sv                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_slave_translator_191/synth/q_sys_altera_merlin_slave_translator_191_xg7rzxi.sv                                                                          ; altera_merlin_slave_translator_191        ; q_sys.qsys                                                       ;                                  ; 070da01b563dd0d6ed0a70a4677a754d ;
; q_sys/altera_merlin_master_agent_1930/synth/q_sys_altera_merlin_master_agent_1930_l64uqry.sv                                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_master_agent_1930/synth/q_sys_altera_merlin_master_agent_1930_l64uqry.sv                                                                                ; altera_merlin_master_agent_1930           ; q_sys.qsys                                                       ;                                  ; ffde036d7a0780cd8b165a00b80cc364 ;
; q_sys/altera_merlin_slave_agent_1930/synth/q_sys_altera_merlin_slave_agent_1930_jxauz3i.sv                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_slave_agent_1930/synth/q_sys_altera_merlin_slave_agent_1930_jxauz3i.sv                                                                                  ; altera_merlin_slave_agent_1930            ; q_sys.qsys                                                       ;                                  ; ba74df28e9832e9af72628ac0b34c6ee ;
; q_sys/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                                                              ; altera_merlin_slave_agent_1930            ; q_sys.qsys                                                       ;                                  ; 9fabd20cce3cbf0d866da945def8a74c ;
; q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v                                                                                           ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v                                                                                           ; altera_avalon_sc_fifo_1932                ; q_sys.qsys                                                       ;                                  ; d3559219269d6e49ffb2245ca840e33b ;
; q_sys/altera_merlin_router_1921/synth/q_sys_altera_merlin_router_1921_hpv4bkq.sv                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_router_1921/synth/q_sys_altera_merlin_router_1921_hpv4bkq.sv                                                                                            ; altera_merlin_router_1921                 ; q_sys.qsys                                                       ;                                  ; 825e65c850a1368be66b0b5107c593f8 ;
; q_sys/altera_merlin_router_1921/synth/q_sys_altera_merlin_router_1921_jzib5gq.sv                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_router_1921/synth/q_sys_altera_merlin_router_1921_jzib5gq.sv                                                                                            ; altera_merlin_router_1921                 ; q_sys.qsys                                                       ;                                  ; c92e2e164160b65ec3a09bbd13e8b6ce ;
; q_sys/altera_merlin_traffic_limiter_1921/synth/q_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_te3kfhq.v                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/q_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_te3kfhq.v                                                     ; altera_merlin_traffic_limiter_1921        ; q_sys.qsys                                                       ;                                  ; be3552e6725a65a9a046285163ca65ab ;
; q_sys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                              ; altera_merlin_traffic_limiter_1921        ; q_sys.qsys                                                       ;                                  ; e9cfd4c30c19c38987635dbb2a1ccf90 ;
; q_sys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                             ; altera_merlin_traffic_limiter_1921        ; q_sys.qsys                                                       ;                                  ; 6a1dc736dcdac4d1431b065970b08c09 ;
; q_sys/altera_merlin_traffic_limiter_1921/synth/q_sys_altera_merlin_traffic_limiter_1921_5pm4apa.sv                                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/q_sys_altera_merlin_traffic_limiter_1921_5pm4apa.sv                                                                          ; altera_merlin_traffic_limiter_1921        ; q_sys.qsys                                                       ;                                  ; 8b65f956aec8c6c85527284ac4a5c835 ;
; q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv                                                                              ; altera_merlin_demultiplexer_1921          ; q_sys.qsys                                                       ;                                  ; 3ac28296ed8a4b839d4deb0969a3da3a ;
; q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_ov2ed4q.sv                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_ov2ed4q.sv                                                                                  ; altera_merlin_multiplexer_1922            ; q_sys.qsys                                                       ;                                  ; dbfe842b8ea57153e7b619582691407a ;
; q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                                      ; altera_merlin_multiplexer_1922            ; q_sys.qsys                                                       ;                                  ; 3c1c608d90b4d922804dff7c01e2682f ;
; q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_i7pghyy.sv                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_i7pghyy.sv                                                                              ; altera_merlin_demultiplexer_1921          ; q_sys.qsys                                                       ;                                  ; 153379dd1b39dbd9907eb303fbdff0fe ;
; q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_hw2bt3i.sv                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_hw2bt3i.sv                                                                                  ; altera_merlin_multiplexer_1922            ; q_sys.qsys                                                       ;                                  ; a0dd57c847561eae251df60e80c58055 ;
; q_sys/altera_mm_interconnect_1920/synth/q_sys_altera_mm_interconnect_1920_rxkvuni.v                                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_mm_interconnect_1920/synth/q_sys_altera_mm_interconnect_1920_rxkvuni.v                                                                                         ; altera_mm_interconnect_1920               ; q_sys.qsys                                                       ;                                  ; 46c5fba9fb6827dc28c4ebd48161f27b ;
; q_sys/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                                          ; altera_reset_controller_1922              ; q_sys.qsys                                                       ;                                  ; fd4fa508b1d9535572bc07dca868bf8d ;
; q_sys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                                        ; altera_reset_controller_1922              ; q_sys.qsys                                                       ;                                  ; c2b48f73e464ccf152bf1e782086c9a0 ;
; q_sys/synth/q_sys.v                                                                                                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/synth/q_sys.v                                                                                                                                                         ; q_sys                                     ; q_sys.qsys                                                       ;                                  ; d4aacc1552f60181353e7fc017e379d1 ;
; ftile_xcvr_test.qsys                                                                                                                                                        ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test.qsys                                                                                                                                                        ;                                           ;                                                                  ;                                  ; 5d6ce22cf8bcefef29f33ee5d37436c4 ;
; ftile_xcvr_test/altera_merlin_master_translator_192/synth/ftile_xcvr_test_altera_merlin_master_translator_192_54w642y.sv                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_master_translator_192/synth/ftile_xcvr_test_altera_merlin_master_translator_192_54w642y.sv                                                    ; altera_merlin_master_translator_192       ; ftile_xcvr_test.qsys                                             ;                                  ; e13246cb17d5ce9c29f1cb4f9a12d5b3 ;
; ftile_xcvr_test/altera_merlin_slave_translator_191/synth/ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi.sv                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_slave_translator_191/synth/ftile_xcvr_test_altera_merlin_slave_translator_191_xg7rzxi.sv                                                      ; altera_merlin_slave_translator_191        ; ftile_xcvr_test.qsys                                             ;                                  ; aa833474c53a5c38dbd2cdbdef5e960a ;
; ftile_xcvr_test/altera_merlin_master_agent_1930/synth/ftile_xcvr_test_altera_merlin_master_agent_1930_l64uqry.sv                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_master_agent_1930/synth/ftile_xcvr_test_altera_merlin_master_agent_1930_l64uqry.sv                                                            ; altera_merlin_master_agent_1930           ; ftile_xcvr_test.qsys                                             ;                                  ; b6695292268141919e17fcfe3b55e244 ;
; ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i.sv                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/ftile_xcvr_test_altera_merlin_slave_agent_1930_jxauz3i.sv                                                              ; altera_merlin_slave_agent_1930            ; ftile_xcvr_test.qsys                                             ;                                  ; ff68f61689463e39886ddd72cdb35ee8 ;
; ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv                                                                                    ; altera_merlin_slave_agent_1930            ; ftile_xcvr_test.qsys                                             ;                                  ; 9fabd20cce3cbf0d866da945def8a74c ;
; ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v                                                                       ; altera_avalon_sc_fifo_1932                ; ftile_xcvr_test.qsys                                             ;                                  ; 0734705028ddfa40066d0cc22e1e25a0 ;
; ftile_xcvr_test/altera_merlin_router_1921/synth/ftile_xcvr_test_altera_merlin_router_1921_nwpyf2q.sv                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_router_1921/synth/ftile_xcvr_test_altera_merlin_router_1921_nwpyf2q.sv                                                                        ; altera_merlin_router_1921                 ; ftile_xcvr_test.qsys                                             ;                                  ; 07f9fa28a973bc7118d730e6be2cdc31 ;
; ftile_xcvr_test/altera_merlin_router_1921/synth/ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy.sv                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_router_1921/synth/ftile_xcvr_test_altera_merlin_router_1921_7g4nxvy.sv                                                                        ; altera_merlin_router_1921                 ; ftile_xcvr_test.qsys                                             ;                                  ; 64256d835595e449b098930512eb5ee5 ;
; ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/ftile_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ikmyevq.v                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/ftile_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ikmyevq.v                                 ; altera_merlin_traffic_limiter_1921        ; ftile_xcvr_test.qsys                                             ;                                  ; fce1065085aee0e65e3c92b0ce3d07d5 ;
; ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv                                                                                    ; altera_merlin_traffic_limiter_1921        ; ftile_xcvr_test.qsys                                             ;                                  ; e9cfd4c30c19c38987635dbb2a1ccf90 ;
; ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v                                                                                   ; altera_merlin_traffic_limiter_1921        ; ftile_xcvr_test.qsys                                             ;                                  ; 6a1dc736dcdac4d1431b065970b08c09 ;
; ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/ftile_xcvr_test_altera_merlin_traffic_limiter_1921_kti575i.sv                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/ftile_xcvr_test_altera_merlin_traffic_limiter_1921_kti575i.sv                                                      ; altera_merlin_traffic_limiter_1921        ; ftile_xcvr_test.qsys                                             ;                                  ; 730ee41231de9734f11e9f295f7a0bb9 ;
; ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv                                                          ; altera_merlin_demultiplexer_1921          ; ftile_xcvr_test.qsys                                             ;                                  ; 7ed4f4db75d35e6ecf7804763afc5a82 ;
; ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia.sv                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/ftile_xcvr_test_altera_merlin_multiplexer_1922_vyk56ia.sv                                                              ; altera_merlin_multiplexer_1922            ; ftile_xcvr_test.qsys                                             ;                                  ; 20ff55fae080bc3bb3be1dbc6a1ebf53 ;
; ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                            ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                                                            ; altera_merlin_multiplexer_1922            ; ftile_xcvr_test.qsys                                             ;                                  ; 3c1c608d90b4d922804dff7c01e2682f ;
; ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i.sv                                                          ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_ipskh4i.sv                                                          ; altera_merlin_demultiplexer_1921          ; ftile_xcvr_test.qsys                                             ;                                  ; 89940f77889e9adb34797b360f1b3bf7 ;
; ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly.sv                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly.sv                                                              ; altera_merlin_multiplexer_1922            ; ftile_xcvr_test.qsys                                             ;                                  ; 08ad88bf4dfd1cb5b2dd83119840b981 ;
; ftile_xcvr_test/hs_clk_xer_1940/synth/ftile_xcvr_test_hs_clk_xer_1940_ktrewxa.v                                                                                             ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/hs_clk_xer_1940/synth/ftile_xcvr_test_hs_clk_xer_1940_ktrewxa.v                                                                                             ; hs_clk_xer_1940                           ; ftile_xcvr_test.qsys                                             ;                                  ; 80443c62b9dfe4184dcf1c98100e2099 ;
; ftile_xcvr_test/hs_clk_xer_1940/synth/alt_hiconnect_clock_crosser.v                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/hs_clk_xer_1940/synth/alt_hiconnect_clock_crosser.v                                                                                                         ; hs_clk_xer_1940                           ; ftile_xcvr_test.qsys                                             ;                                  ; b7e1a3790d0bbd5dd2edde928b75c11a ;
; ftile_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v                                                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/hs_clk_xer_1940/synth/altera_reset_synchronizer.v                                                                                                           ; hs_clk_xer_1940                           ; ftile_xcvr_test.qsys                                             ;                                  ; c2b48f73e464ccf152bf1e782086c9a0 ;
; ftile_xcvr_test/hs_clk_xer_1940/synth/alt_hiconnect_pipeline_base.v                                                                                                         ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/hs_clk_xer_1940/synth/alt_hiconnect_pipeline_base.v                                                                                                         ; hs_clk_xer_1940                           ; ftile_xcvr_test.qsys                                             ;                                  ; 8c16b9e6a77e574733dbc47b60527df9 ;
; ftile_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer.v                                                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/hs_clk_xer_1940/synth/altera_std_synchronizer.v                                                                                                             ; hs_clk_xer_1940                           ; ftile_xcvr_test.qsys                                             ;                                  ; d9f9d44b6b2734a22b425233e2532b68 ;
; ftile_xcvr_test/altera_mm_interconnect_1920/synth/ftile_xcvr_test_altera_mm_interconnect_1920_vhezstq.v                                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_mm_interconnect_1920/synth/ftile_xcvr_test_altera_mm_interconnect_1920_vhezstq.v                                                                     ; altera_mm_interconnect_1920               ; ftile_xcvr_test.qsys                                             ;                                  ; a326b5bc6ac17e073eb597f934d0d243 ;
; ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                                ; altera_reset_controller_1922              ; ftile_xcvr_test.qsys                                             ;                                  ; fd4fa508b1d9535572bc07dca868bf8d ;
; ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                              ; altera_reset_controller_1922              ; ftile_xcvr_test.qsys                                             ;                                  ; c2b48f73e464ccf152bf1e782086c9a0 ;
; ftile_xcvr_test/synth/ftile_xcvr_test.v                                                                                                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/synth/ftile_xcvr_test.v                                                                                                                                     ; ftile_xcvr_test                           ; ftile_xcvr_test.qsys                                             ;                                  ; 3d1815701346c354328cc2cae58f0f09 ;
; ip/iopll.ip                                                                                                                                                                 ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/iopll.ip                                                                                                                                                                 ;                                           ;                                                                  ;                                  ; 7a90620ab7ed7bd8dbf2a8f8e3d44e54 ;
; ip/iopll/altera_iopll_1931/synth/iopll_altera_iopll_1931_cj6yqyq.v                                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/iopll/altera_iopll_1931/synth/iopll_altera_iopll_1931_cj6yqyq.v                                                                                                          ; altera_iopll_1931                         ; ip/iopll.ip                                                      ;                                  ; 5dc3dfd3147f6f12beb2da75e719eacc ;
; ip/iopll/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                                   ; User-Specified File                                                         ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/iopll/altera_iopll_1931/synth/agilex_iobank_pll.ipxact                                                                                                                   ; altera_iopll_1931                         ; ip/iopll.ip                                                      ;                                  ; 77818d39863d7bcd8cd7cfb510d7a252 ;
; ip/iopll/synth/iopll.v                                                                                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/iopll/synth/iopll.v                                                                                                                                                      ; iopll                                     ; ip/iopll.ip                                                      ;                                  ; 5b739a3baebf09c7cd136c27fb6694e2 ;
; ip/q_sys/q_sys_systemclk_f_1.ip                                                                                                                                             ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1.ip                                                                                                                                             ;                                           ;                                                                  ;                                  ; b477b827f3077f01fd51ad1049390c75 ;
; ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv                                                                                                  ; systemclk_f_310                           ; ip/q_sys/q_sys_systemclk_f_1.ip                                  ;                                  ; 84d8cccdbfd60d30c36dd344d94453e6 ;
; ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv                                                                           ; systemclk_f_310                           ; ip/q_sys/q_sys_systemclk_f_1.ip                                  ;                                  ; 192ea52973f14a9dd2a904183b84267b ;
; ip/q_sys/q_sys_systemclk_f_1/synth/q_sys_systemclk_f_1.v                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/synth/q_sys_systemclk_f_1.v                                                                                                                    ; q_sys_systemclk_f_1                       ; ip/q_sys/q_sys_systemclk_f_1.ip                                  ;                                  ; 12c86e18d5b2b5ac189e4ebdc3bceffb ;
; ip/q_sys/q_sys_systemclk_f_0.ip                                                                                                                                             ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0.ip                                                                                                                                             ;                                           ;                                                                  ;                                  ; 9bf7cd79c8143db782298e02b7f3dfba ;
; ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv                                                                                                  ; systemclk_f_310                           ; ip/q_sys/q_sys_systemclk_f_0.ip                                  ;                                  ; 84d8cccdbfd60d30c36dd344d94453e6 ;
; ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv                                                                           ; systemclk_f_310                           ; ip/q_sys/q_sys_systemclk_f_0.ip                                  ;                                  ; 0c8353dc920d8e5b6e3a40ef3daf938f ;
; ip/q_sys/q_sys_systemclk_f_0/synth/q_sys_systemclk_f_0.v                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/synth/q_sys_systemclk_f_0.v                                                                                                                    ; q_sys_systemclk_f_0                       ; ip/q_sys/q_sys_systemclk_f_0.ip                                  ;                                  ; 4a0261d8b5188780ccad07634f99fdc2 ;
; ip/q_sys/q_sys_product_info_0.ip                                                                                                                                            ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0.ip                                                                                                                                            ;                                           ;                                                                  ;                                  ; 87d5e07c1f317616b2fbbe9784810b97 ;
; ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd                                                                                                        ; User-Specified VHDL File                                                    ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd                                                                                                        ; product_info_10                           ; ip/q_sys/q_sys_product_info_0.ip                                 ;                                  ; e6b68645be73b30e19b7bdb434511be8 ;
; ip/q_sys/q_sys_product_info_0/synth/q_sys_product_info_0.v                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/synth/q_sys_product_info_0.v                                                                                                                  ; q_sys_product_info_0                      ; ip/q_sys/q_sys_product_info_0.ip                                 ;                                  ; 8bd681f521c5c8137b391d4389be1e49 ;
; ip/q_sys/q_sys_master_0.ip                                                                                                                                                  ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0.ip                                                                                                                                                  ;                                           ;                                                                  ;                                  ; ad82a5bc353be5a01ad6da7f4dad3168 ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v                                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v                                                                                ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; f4fb6838fca6d2c3d3bc00ba39550b1f ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v                                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v                                                                                       ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 607a3606ceffc2f1df9048064411208b ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v                                                                                           ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v                                                                                           ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 91df4c3eb9dffedfc0d215e7e9d0cb90 ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v                                                                                          ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; b5e10e64d257a8b6b7e0d4d0c786295f ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v                                                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v                                                                                 ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 7e66d7b8d291e4d2dbd3047ae197d4bf ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v                                                                                      ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 59a6baa922cc63e72c5f0dcd94f8724d ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v                                                                                  ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 07d4f7c31492c7db03d2a4466fc40458 ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v                                                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v                                                                                 ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 9689bd129d2729ca7077b3d226cf752c ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v                                                                                  ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; cef4841b4d20ff37497ac04360554e1d ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v                                                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v                                                                                 ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; b4b508b5536a305dcb8511aca4321cfb ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv                                                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv                                                                               ; altera_jtag_dc_streaming_191              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 389db7d406315ffc25316481360d5857 ;
; ip/q_sys/q_sys_master_0/timing_adapter_1940/synth/q_sys_master_0_timing_adapter_1940_mexjlpi.sv                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/timing_adapter_1940/synth/q_sys_master_0_timing_adapter_1940_mexjlpi.sv                                                                             ; timing_adapter_1940                       ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; ed7a8607fdeec70d350697cf21ea2e6f ;
; ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v                                                                ; altera_avalon_sc_fifo_1932                ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 448f7464a0235c4818c3672fa6b851a6 ;
; ip/q_sys/q_sys_master_0/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v                                                                    ; altera_avalon_st_bytes_to_packets_1922    ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 2c63a4f42425311a19c4203b9867f702 ;
; ip/q_sys/q_sys_master_0/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v                                                                    ; altera_avalon_st_packets_to_bytes_1922    ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; ac0b2ddd5e5d7381ab6efe57b98bf0f4 ;
; ip/q_sys/q_sys_master_0/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v                                                                        ; altera_avalon_packets_to_master_1922      ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 9d31db81ca00a76a694c20a709da01ac ;
; ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_7rrjmxq.sv                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_7rrjmxq.sv                                                                           ; channel_adapter_1921                      ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 47d73d482b91e10c43631a0054ee526e ;
; ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_s5dopmy.sv                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_s5dopmy.sv                                                                           ; channel_adapter_1921                      ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; 68d7d58048391a7c9cb73bf49e3ed97a ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                        ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v                                                                                        ; altera_reset_controller_1922              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; fd4fa508b1d9535572bc07dca868bf8d ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v                                                                                      ; altera_reset_controller_1922              ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; c2b48f73e464ccf152bf1e782086c9a0 ;
; ip/q_sys/q_sys_master_0/altera_jtag_avalon_master_191/synth/q_sys_master_0_altera_jtag_avalon_master_191_unfwqdy.v                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_avalon_master_191/synth/q_sys_master_0_altera_jtag_avalon_master_191_unfwqdy.v                                                          ; altera_jtag_avalon_master_191             ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; e1b1fac856a2e354ef7e203752fb07b3 ;
; ip/q_sys/q_sys_master_0/synth/q_sys_master_0.v                                                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/synth/q_sys_master_0.v                                                                                                                              ; q_sys_master_0                            ; ip/q_sys/q_sys_master_0.ip                                       ;                                  ; aad2b868f8a69d9d63c829ac4a91bf16 ;
; ip/q_sys/q_sys_clk_50.ip                                                                                                                                                    ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_clk_50.ip                                                                                                                                                    ;                                           ;                                                                  ;                                  ; d3be5dacd232ddde1759e52ca58a9ad9 ;
; ip/q_sys/q_sys_clk_50/synth/q_sys_clk_50.v                                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_clk_50/synth/q_sys_clk_50.v                                                                                                                                  ; q_sys_clk_50                              ; ip/q_sys/q_sys_clk_50.ip                                         ;                                  ; 8e27978a2bef665a18f88cd4923d70d4 ;
; ip/q_sys/q_sys_clk_100.ip                                                                                                                                                   ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_clk_100.ip                                                                                                                                                   ;                                           ;                                                                  ;                                  ; eb37c14f0c92487883ca226de65887e7 ;
; ip/q_sys/q_sys_clk_100/synth/q_sys_clk_100.v                                                                                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_clk_100/synth/q_sys_clk_100.v                                                                                                                                ; q_sys_clk_100                             ; ip/q_sys/q_sys_clk_100.ip                                        ;                                  ; 9426f3b65c072e8f4367e70d60bb7617 ;
; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0.ip                                                                                                                         ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0.ip                                                                                                                         ;                                           ;                                                                  ;                                  ; f5025baebf26cb050354fb995010dbf5 ;
; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/xcvr_test_system_mm_bridge_0_altera_avalon_mm_bridge_2010_tex5a4i.v                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/xcvr_test_system_mm_bridge_0_altera_avalon_mm_bridge_2010_tex5a4i.v                     ; altera_avalon_mm_bridge_2010              ; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0.ip              ;                                  ; a24d0d400f48bdcd1492de9efba6869c ;
; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                                     ; altera_avalon_mm_bridge_2010              ; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0.ip              ;                                  ; 02f239d91167a1419f02fd946c6f80bc ;
; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                                 ; altera_avalon_mm_bridge_2010              ; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0.ip              ;                                  ; b250fba9a6715743a76ee9aa7692fb13 ;
; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/synth/xcvr_test_system_mm_bridge_0.v                                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/synth/xcvr_test_system_mm_bridge_0.v                                                                                       ; xcvr_test_system_mm_bridge_0              ; ip/xcvr_test_system/xcvr_test_system_mm_bridge_0.ip              ;                                  ; e73909a440fe45206ed60f473d3bb037 ;
; ip/xcvr_test_system/xcvr_test_system_clk_50.ip                                                                                                                              ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_clk_50.ip                                                                                                                              ;                                           ;                                                                  ;                                  ; f742a5e1d08ba16d768164d04fbd5e75 ;
; ip/xcvr_test_system/xcvr_test_system_clk_50/synth/xcvr_test_system_clk_50.v                                                                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_clk_50/synth/xcvr_test_system_clk_50.v                                                                                                 ; xcvr_test_system_clk_50                   ; ip/xcvr_test_system/xcvr_test_system_clk_50.ip                   ;                                  ; 0777d4616872b410be3eaf925a363171 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0.ip                                                                                                                   ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0.ip                                                                                                                   ;                                           ;                                                                  ;                                  ; d818ce630c5853bfd4b945640c168013 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v                                                                       ; xcvr_st_converter_10                      ; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0.ip        ;                                  ; e24658f2098e486a43a62a0c0c9f59e2 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/synth/ftile_xcvr_test_xcvr_st_converter_0.v                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/synth/ftile_xcvr_test_xcvr_st_converter_0.v                                                                          ; ftile_xcvr_test_xcvr_st_converter_0       ; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0.ip        ;                                  ; 185d173af3232e90345f87d3eb4f29f7 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0.ip                                                                                                                   ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0.ip                                                                                                                   ;                                           ;                                                                  ;                                  ; 09d6b4ea0203ec7589ade7ac54fca33a ;
; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0/xcvr_conduit_ctrl_10/synth/xcvr_conduit_ctrl.v                                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0/xcvr_conduit_ctrl_10/synth/xcvr_conduit_ctrl.v                                                                       ; xcvr_conduit_ctrl_10                      ; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0.ip        ;                                  ; 82d19c49322fd6750461dd8582d130f8 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0/synth/ftile_xcvr_test_xcvr_conduit_ctrl_0.v                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0/synth/ftile_xcvr_test_xcvr_conduit_ctrl_0.v                                                                          ; ftile_xcvr_test_xcvr_conduit_ctrl_0       ; ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_conduit_ctrl_0.ip        ;                                  ; ac1183a6d4e0abe88673e85079fc1bc8 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0.ip                                                                                                                           ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0.ip                                                                                                                           ;                                           ;                                                                  ;                                  ; 5fa16fc4a8798313bbb8249c0b57dd15 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/ftile_xcvr_test_mm_bridge_0_altera_avalon_mm_bridge_2010_tex5a4i.v                        ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/ftile_xcvr_test_mm_bridge_0_altera_avalon_mm_bridge_2010_tex5a4i.v                        ; altera_avalon_mm_bridge_2010              ; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0.ip                ;                                  ; e1df7aaa2618e555393271f9da8bf646 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v                                                       ; altera_avalon_mm_bridge_2010              ; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0.ip                ;                                  ; 02f239d91167a1419f02fd946c6f80bc ;
; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                                   ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v                                                                   ; altera_avalon_mm_bridge_2010              ; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0.ip                ;                                  ; b250fba9a6715743a76ee9aa7692fb13 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/synth/ftile_xcvr_test_mm_bridge_0.v                                                                                          ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/synth/ftile_xcvr_test_mm_bridge_0.v                                                                                          ; ftile_xcvr_test_mm_bridge_0               ; ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0.ip                ;                                  ; af65606903d0b823cfd4f1c4aea37ee9 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip                                                                                                                         ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip                                                                                                                         ;                                           ;                                                                  ;                                  ; 9dad9c4b82f23c109ae52322684a700d ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/ftile_xcvr_test_directphy_f_0_ftile_adme_100_4ofwjdy.sv                                               ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/ftile_xcvr_test_directphy_f_0_ftile_adme_100_4ofwjdy.sv                                               ; ftile_adme_100                            ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; c5e331b5b51dd1b18f6dfb74c6ec3f3e ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/alt_xcvr_avmm_arb.sv                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/alt_xcvr_avmm_arb.sv                                                                                  ; ftile_adme_100                            ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; f20f7c57fa048f8fba33d83d49745463 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/alt_xcvr_arbiter.sv                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/alt_xcvr_arbiter.sv                                                                                   ; ftile_adme_100                            ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 0904a8b10453a73800f8b7c3e270bb5d ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_ftile_adme_490_nft75ny.v                                   ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_ftile_adme_490_nft75ny.v                                   ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 84bafb0db6228f13a9ead8acc415c17d ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_avmm1.sv                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_avmm1.sv                                                                                      ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; ccdfc8033f2e11093978fb7a859162bc ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_avmm2.sv                                                                                      ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_avmm2.sv                                                                                      ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; c619eabce16b0f2d52c5e709e093982d ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_csr_wrap.v                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_csr_wrap.v                                                                                    ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 772ae6bec555851c7ae115f53dbf1dec ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_ccg.v                                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_ccg.v                                                                                         ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 2d1510b37fd07cba3d09e6553902b068 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_gray_cntr_3.v                                                                            ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_gray_cntr_3.v                                                                            ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; f1bcb1ace169ba1b38c71d30997cd486 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_gray_cntr_5_sl.v                                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_gray_cntr_5_sl.v                                                                         ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 34424bb9509f0401e96592bb95421c53 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_sync_regs_aclr_m2.v                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_sync_regs_aclr_m2.v                                                                      ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 93aae27b052d3e042821823fd983cbf9 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_eq_5_ena.v                                                                               ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_eq_5_ena.v                                                                               ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 6dfc8ea5fa8d5fc823c7866551c8fe7c ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_neq_5_ena.v                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_neq_5_ena.v                                                                              ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; b92e3eb9e637de1c9fecaafe80ece5a9 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_wys_lut.v                                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_wys_lut.v                                                                                ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 6aa9a830c7926494087651d58aeb1f5e ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_sip_csr.v                                                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_sip_csr.v                                                                                     ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 47476221eb4d13fe9b3391e6825e096b ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_tx_dsk_gen.sv                                                                                 ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_tx_dsk_gen.sv                                                                                 ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; d229285abb2191b27c1b53b6fa3f6aac ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_rx_deskew.sv                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_rx_deskew.sv                                                                             ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 59aa5832a2784e38a41015c59674e00b ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_word_delay.v                                                                             ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_word_delay.v                                                                             ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; a0c43c8b7188746838a7b32108f80300 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_mlab.v                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_mlab.v                                                                                   ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; b4026ef9332ab4294406bd4b01282de7 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ft_avmm_32to8_bridge.sv                                                                              ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ft_avmm_32to8_bridge.sv                                                                              ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 25a3bebba5c8fc2d52148681412f3979 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/alt_xcvr_resync_etile.sv                                                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/alt_xcvr_resync_etile.sv                                                                             ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 7e26e2647ad25265578d82d42028f880 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/altera_std_synchronizer_nocut_etile.v                                                                ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/altera_std_synchronizer_nocut_etile.v                                                                ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; bdd4edaf3f9e411fb7ea078e91498ef9 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_soft_cwbin_counter.sv                                                                    ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_soft_cwbin_counter.sv                                                                    ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; bb943287f82c558e9bcbd0f005742935 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_rcfg_arb.sv                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_rcfg_arb.sv                                                                                   ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; b19f56edaee59d56e37fc3d7e72f6bf3 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_alt_xcvr_arbiter.sv                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/dphy_f_alt_xcvr_arbiter.sv                                                                           ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 5f455d2627309b60a5940f2c940cad1b ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv                                             ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv                                             ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; a1dd04001c29750f8feeb56b9c1e1c09 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_hip.sv                                                                                   ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_hip.sv                                                                                   ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 7e133def9cc00b1247c31a13833058af ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_sip_490_wp4j2iq.sv                                                                       ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/directphy_f_sip_490_wp4j2iq.sv                                                                       ; directphy_f_490                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 68e83f39e87384ca503677de0c8a5364 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/synth/ftile_xcvr_test_directphy_f_0.v                                                                                      ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/synth/ftile_xcvr_test_directphy_f_0.v                                                                                      ; ftile_xcvr_test_directphy_f_0             ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ;                                  ; 32e2b966687d327ef65573c28cbf5270 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_clk_50_0.ip                                                                                                                              ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_clk_50_0.ip                                                                                                                              ;                                           ;                                                                  ;                                  ; 3bc5fb1591438705ce7584cb7563e6bd ;
; ip/ftile_xcvr_test/ftile_xcvr_test_clk_50_0/synth/ftile_xcvr_test_clk_50_0.v                                                                                                ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_clk_50_0/synth/ftile_xcvr_test_clk_50_0.v                                                                                                ; ftile_xcvr_test_clk_50_0                  ; ip/ftile_xcvr_test/ftile_xcvr_test_clk_50_0.ip                   ;                                  ; 55dc51f2f0eb4dd5096df31ac7e20774 ;
; ip/ftile_xcvr_test/ftile_xcvr_test_clk_100_0.ip                                                                                                                             ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_clk_100_0.ip                                                                                                                             ;                                           ;                                                                  ;                                  ; 99db5d15f802ffe556d54977144ecdbc ;
; ip/ftile_xcvr_test/ftile_xcvr_test_clk_100_0/synth/ftile_xcvr_test_clk_100_0.v                                                                                              ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_clk_100_0/synth/ftile_xcvr_test_clk_100_0.v                                                                                              ; ftile_xcvr_test_clk_100_0                 ; ip/ftile_xcvr_test/ftile_xcvr_test_clk_100_0.ip                  ;                                  ; e8467df3865c60cabdf49bb520af1f64 ;
; bts_xcvr.sdc                                                                                                                                                                ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/bts_xcvr.sdc                                                                                                                                                                ;                                           ;                                                                  ;                                  ; fb03d23fb9fc79f319806307b933e5a8 ;
; bts_xcvr.v                                                                                                                                                                  ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/bts_xcvr.v                                                                                                                                                                  ;                                           ;                                                                  ;                                  ; ad6717e66211fa51797754a8a574a15d ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip                                                                                                            ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip                                                                                                            ;                                           ;                                                                  ;                                  ; 007d93bf62568ae10c7196aebf6f6679 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.v                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.v                                                 ; data_pattern_generator_core_10            ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; 25862c1d267b6ee17328e66960dca22b ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.v                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.v                                                       ; data_pattern_generator_core_10            ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; 16764251e160a9e8332f621fdd3cf223 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_synchronizer.v                                                     ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_synchronizer.v                                                     ; data_pattern_generator_core_10            ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; 5b53e879c6cab3065a9b52f6738f094f ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.sdc                                               ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.sdc                                               ; data_pattern_generator_core_10            ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; eb7b56483e467f31719d36547e6a51e5 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.sdc                                                     ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.sdc                                                     ; data_pattern_generator_core_10            ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; 9daba863674ca946bb4c9294e80f2b50 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_10/synth/xcvr_test_system_data_pattern_generator_0_data_pattern_generator_10_6yerkha.v ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_10/synth/xcvr_test_system_data_pattern_generator_0_data_pattern_generator_10_6yerkha.v ; data_pattern_generator_10                 ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; 2bb9b3c80cba41af18291e0255396879 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/synth/xcvr_test_system_data_pattern_generator_0.v                                                             ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/synth/xcvr_test_system_data_pattern_generator_0.v                                                             ; xcvr_test_system_data_pattern_generator_0 ; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0.ip ;                                  ; bb47a7e03463ee1841642c069ba082bc ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip                                                                                                              ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip                                                                                                              ;                                           ;                                                                  ;                                  ; 778c6032d7a77c5b000031c4e26e22f6 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v                                                       ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v                                                       ; data_pattern_checker_core_10              ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; ceb484e5b236816f0cd92c5b6c3c38fc ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.v                                                           ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.v                                                           ; data_pattern_checker_core_10              ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; 16764251e160a9e8332f621fdd3cf223 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_synchronizer.v                                                         ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_synchronizer.v                                                         ; data_pattern_checker_core_10              ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; 5b53e879c6cab3065a9b52f6738f094f ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.sdc                                                     ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.sdc                                                     ; data_pattern_checker_core_10              ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; a14cac4732c2f3b1afe5b20639860e8b ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.sdc                                                         ; User-Specified SDC File (Read by the Timing Analyzer at each fitter stage)  ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.sdc                                                         ; data_pattern_checker_core_10              ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; 9daba863674ca946bb4c9294e80f2b50 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_10/synth/xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca.v         ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_10/synth/xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca.v         ; data_pattern_checker_10                   ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; c1ad05c3664c9150ba7b3338e0c491b9 ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/synth/xcvr_test_system_data_pattern_checker_0.v                                                                 ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/synth/xcvr_test_system_data_pattern_checker_0.v                                                                 ; xcvr_test_system_data_pattern_checker_0   ; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0.ip   ;                                  ; 4c9458fc61d5110536bac061c09d7e26 ;
; ip/q_sys/q_sys_systemclk_f_3.ip                                                                                                                                             ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3.ip                                                                                                                                             ;                                           ;                                                                  ;                                  ; e131331cad2161586ad7bc3e29e5bc0e ;
; ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv                                                                                                  ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv                                                                                                  ; systemclk_f_310                           ; ip/q_sys/q_sys_systemclk_f_3.ip                                  ;                                  ; 84d8cccdbfd60d30c36dd344d94453e6 ;
; ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv                                                                           ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv                                                                           ; systemclk_f_310                           ; ip/q_sys/q_sys_systemclk_f_3.ip                                  ;                                  ; e23114a80a6f26aef78465a229bd9076 ;
; ip/q_sys/q_sys_systemclk_f_3/synth/q_sys_systemclk_f_3.v                                                                                                                    ; User-Specified Verilog HDL File                                             ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/synth/q_sys_systemclk_f_3.v                                                                                                                    ; q_sys_systemclk_f_3                       ; ip/q_sys/q_sys_systemclk_f_3.ip                                  ;                                  ; a95d85e4146e82cbe19f1cfa2172c9d3 ;
; support_logic/bts_xcvr_auto_tiles.qip                                                                                                                                       ; User-Specified IP File                                                      ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/support_logic/bts_xcvr_auto_tiles.qip                                                                                                                                       ;                                           ;                                                                  ;                                  ; 00c80b26d68b655ce2f27e32dea85f15 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/maib_filters.sv                                                                          ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/maib_filters.sv                                                                                                                                             ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 17310a2a373c972b486fddfbcf7e7ddd ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/f_tile_soft_reset_ctlr_ip_v1.sv                                                          ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/f_tile_soft_reset_ctlr_ip_v1.sv                                                                                                                             ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 6c753f84fd1de13c72746dc8edb79b7b ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/f_tile_soft_reset_ctlr_if_mux_v1.sv                                                      ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/f_tile_soft_reset_ctlr_if_mux_v1.sv                                                                                                                         ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; c70e77ad206ec5791b2ccf0c8c566483 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_dec8_t1.v                                                                           ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_dec8_t1.v                                                                                                                                              ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; c5abf95158cbf2d2cd6578e3fb49b5b4 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/alt_jtagsr_adapt.v                                                                       ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/alt_jtagsr_adapt.v                                                                                                                                          ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; b9215f310c150a0ef8b3050921a12e55 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_lut6.v                                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_lut6.v                                                                                                                                                 ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 83b153bcfbcaa4f40e48f5f248c7fd45 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_mlab.v                                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_mlab.v                                                                                                                                                 ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 76327613bb3236bde894da68ddcb5a2f ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_mlab20_a1r1w1.v                                                                     ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_mlab20_a1r1w1.v                                                                                                                                        ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 7e6d961c24d831c5ab9642e89a85bd1b ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_sync20_m.v                                                                          ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_sync20_m.v                                                                                                                                             ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 4271c9c0ae94b6a6716f95fcd9866d5e ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios_jtagsr.v                                                                            ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios_jtagsr.v                                                                                                                                               ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 18eedc30999feb9a96a26edc34d4cf09 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios_nios2_smg.v                                                                         ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios_nios2_smg.v                                                                                                                                            ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; bd875babee6bf4a289a19967475d6fa3 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios_rst_ctrl.v                                                                          ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios_rst_ctrl.v                                                                                                                                             ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 327e1ceb1f77657f03b02236b1b1fcb4 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/altera_std_synchronizer_nocut.v                                                          ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/altera_std_synchronizer_nocut.v                                                                                                                             ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 5d51c8e42e4e9c123f3f21579d6288c2 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_gdr_rst_i_synchronizers.v                                                           ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_gdr_rst_i_synchronizers.v                                                                                                                              ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; c1ec3486b8f98a2b7b960cf647c8e0c2 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_gdr_rst.sv                                                                          ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/intc_gdr_rst.sv                                                                                                                                             ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 63e17ae4f61acec96d6744598042e4b9 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/ftile_reset.sv                                                                           ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/ftile_reset.sv                                                                                                                                              ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 03a77dd08721fac1f2c7ea07bdee0e30 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios2_smg_regfile.hex                                                                    ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/nios2_smg_regfile.hex                                                                                                                                       ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; aaa67b816e8aae184666a8862ac981a5 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_dram.hex                                                                        ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_dram.hex                                                                                                                                           ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 66fc7351d6a275cc6665651a2a0b1f8c ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_iram.hex                                                                        ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/rst_ctrl_iram.hex                                                                                                                                           ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 70952a2b907094abc673821787750d2f ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/src_ctf_avmm_maib_if.sv                                                                  ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/src_ctf_avmm_maib_if.sv                                                                                                                                     ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 505228eeda433c196a00559c5612d633 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/src_ctf_avmm2_soft_logic.sv                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/src_ctf_avmm2_soft_logic.sv                                                                                                                                 ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; dcdb9d3c1905d66a7ea6588c9a2b37d0 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/src_ft_avmm_32to8_bridge.sv                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/src_ft_avmm_32to8_bridge.sv                                                                                                                                 ; f_tile_soft_reset_ctlr_ip_v1              ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; b6f896cca9fc3406240ac1629c998e2b ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm1_ai_arbiter.sv                                                                                ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm1_ai_arbiter.sv                                                                                                                                                   ; ctf_avmm1_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 32ab6690ae6ba88164e15683d0962eeb ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm1_req_gate.sv                                                                                  ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm1_req_gate.sv                                                                                                                                                     ; ctf_avmm1_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 466c3aca510186cf44b0fd9596c94d47 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm_act_select.sv                                                                                 ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm_act_select.sv                                                                                                                                                    ; ctf_avmm1_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 6a6f3ab0b90ad3d3bf0648306f65d14d ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm1_integ_split.sv                                                                               ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm1_integ_split.sv                                                                                                                                                  ; ctf_avmm1_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; bf4e4241e1afe82f1d585a1d3bc2e6a1 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/altera_std_synchronizer_nocut.v                                                                        ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/altera_std_synchronizer_nocut.v                                                                                                                                           ; ctf_avmm1_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 673155fc976a0c52b13994294a08fdde ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm2_ai_arbiter.sv                                                                                ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm2_ai_arbiter.sv                                                                                                                                                   ; ctf_avmm2_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; da5ace5dc60f43dbbfad6692ebadb816 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm2_req_gate.sv                                                                                  ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm2_req_gate.sv                                                                                                                                                     ; ctf_avmm2_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 4389a6c312a09b6f36679ca412371586 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_gavmm_page_upd.sv                                                                                  ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_gavmm_page_upd.sv                                                                                                                                                     ; ctf_avmm2_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; f185b256f75ed9d27575d3733d3b05de ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm2_integ_split.sv                                                                               ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftile_avmm_arb/ctf_avmm2_integ_split.sv                                                                                                                                                  ; ctf_avmm2_ai_arbiter                      ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; f6d4a192237a1eca2c98671cc609150e ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftileb_ag_v0.sv                                                                                                       ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftileb_ag_v0.sv                                                                                                                                                                          ; bts_xcvr_auto_tiles                       ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 4f088f388d4bef30a85b583fe58227e7 ;
; support_logic/bts_xcvr__z1577b_x1_y166_n0.mif                                                                                                                               ; User-Specified Memory Initialization File                                   ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/support_logic/bts_xcvr__z1577b_x1_y166_n0.mif                                                                                                                               ; bts_xcvr_auto_tiles                       ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; f32625dfcd02f2fedc741f99d0353092 ;
; support_logic/bts_xcvr__z1577b_x1_y330_n0.mif                                                                                                                               ; User-Specified Memory Initialization File                                   ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/support_logic/bts_xcvr__z1577b_x1_y330_n0.mif                                                                                                                               ; bts_xcvr_auto_tiles                       ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; a45aea124839867064b5eb80ff01cf0f ;
; support_logic/bts_xcvr__z1577b_x390_y2_n0.mif                                                                                                                               ; User-Specified Memory Initialization File                                   ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/support_logic/bts_xcvr__z1577b_x390_y2_n0.mif                                                                                                                               ; bts_xcvr_auto_tiles                       ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; f32625dfcd02f2fedc741f99d0353092 ;
; support_logic/bts_xcvr_auto_tiles.sv                                                                                                                                        ; User-Specified SystemVerilog HDL File                                       ; C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/support_logic/bts_xcvr_auto_tiles.sv                                                                                                                                        ; bts_xcvr_auto_tiles                       ; support_logic/bts_xcvr_auto_tiles.qip                            ;                                  ; 4a93656302be3dab3e5cd8b6c779517c ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                       ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                                                                          ; altera_work                               ;                                                                  ;                                  ; 35801fad3b049c9b68918dfb4518b688 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd                                                                               ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd                                                                                                                                                  ; altera_work                               ;                                                                  ;                                  ; 7d490cd843c92ef843a3f44abe0ea523 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ctfb_avmm1_soft_logic.sv                                                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ctfb_avmm1_soft_logic.sv                                                                                                                                                                 ; altera_work                               ;                                                                  ;                                  ; f671c2ecb3da6caf4a70aadf2e43154c ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                                 ; altera_work                               ;                                                                  ;                                  ; 0f90f441418d31bc8a0d9bfd235cb56d ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                      ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd                                                                                                                                                         ; altera_work                               ;                                                                  ;                                  ; 3cee26aef9b92aef08ec5d9de57f938a ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ctfb_avmm2_soft_logic.sv                                                                                              ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ctfb_avmm2_soft_logic.sv                                                                                                                                                                 ; altera_work                               ;                                                                  ;                                  ; c2ca2e705e153a257c4574937ae5c86d ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                            ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                               ; altera_work                               ;                                                                  ;                                  ; 51e55ef30e3d781bb0fa30a5ddc80c62 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ctfb_avmm_maib_if.sv                                                                                                  ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ctfb_avmm_maib_if.sv                                                                                                                                                                     ; altera_work                               ;                                                                  ;                                  ; e18e9cad98c3c05a67b0708d2143cd2c ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                         ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                            ; altera_work                               ;                                                                  ;                                  ; 065fdf90a900dcc54238de63c6902e79 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                     ; Encrypted Megafunction                                                      ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                        ; altera_work                               ;                                                                  ;                                  ; dfd097c794a02aebb286919869463e56 ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                         ; Megafunction                                                                ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                            ; altera_work                               ;                                                                  ;                                  ; 7c117405176ef59b2d8890fe0320b5d4 ;
; ip/reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                  ; User-Specified Synopsys Design Constraints File                             ; ip/reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                                                                                     ;                                           ; ip/reset_release.ip                                              ; f7f7417bde5ee97769fe9a22592ff821 ;                                  ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                             ; User-Specified Synopsys Design Constraints File                             ; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                                                                                ;                                           ; xcvr_test_system.qsys                                            ; ad244c3bf6f1160fe94cc0d480502cf4 ;                                  ;
; q_sys/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                        ; User-Specified Synopsys Design Constraints File                             ; q_sys/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                                                                                           ;                                           ; q_sys.qsys                                                       ; ad244c3bf6f1160fe94cc0d480502cf4 ;                                  ;
; ftile_xcvr_test/hs_clk_xer_1940/synth/alt_hiconnect_handshake_clock_crosser.sdc                                                                                             ; User-Specified Synopsys Design Constraints File                             ; ftile_xcvr_test/hs_clk_xer_1940/synth/alt_hiconnect_handshake_clock_crosser.sdc                                                                                                                                                                ;                                           ; ftile_xcvr_test.qsys                                             ; be1dbe70d4a2d52f9d3a481c7d45c63c ;                                  ;
; ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                              ; User-Specified Synopsys Design Constraints File                             ; ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                                                                                 ;                                           ; ftile_xcvr_test.qsys                                             ; ad244c3bf6f1160fe94cc0d480502cf4 ;                                  ;
; ip/iopll/altera_iopll_1931/synth/iopll_altera_iopll_1931_cj6yqyq.sdc                                                                                                        ; User-Specified Synopsys Design Constraints File                             ; ip/iopll/altera_iopll_1931/synth/iopll_altera_iopll_1931_cj6yqyq.sdc                                                                                                                                                                           ;                                           ; ip/iopll.ip                                                      ; aa2ffe4802e59afea35af80534ec68fa ;                                  ;
; ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sdc                                                                          ; User-Specified Synopsys Design Constraints File                             ; ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sdc                                                                                                                                             ;                                           ; ip/q_sys/q_sys_systemclk_f_1.ip                                  ; ca775285eca7989ebd1a066c76393230 ;                                  ;
; ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sdc                                                                          ; User-Specified Synopsys Design Constraints File                             ; ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sdc                                                                                                                                             ;                                           ; ip/q_sys/q_sys_systemclk_f_0.ip                                  ; ca775285eca7989ebd1a066c76393230 ;                                  ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                                                                              ; User-Specified Synopsys Design Constraints File                             ; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                                                                                                                                                 ;                                           ; ip/q_sys/q_sys_master_0.ip                                       ; f55e5cb1bb3f70a9ec776e9eb65feb1a ;                                  ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                      ; User-Specified Synopsys Design Constraints File                             ; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                                                                         ;                                           ; ip/q_sys/q_sys_master_0.ip                                       ; ad244c3bf6f1160fe94cc0d480502cf4 ;                                  ;
; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc                                            ; User-Specified Synopsys Design Constraints File                             ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sdc                                                                                                               ;                                           ; ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0.ip              ; ce2ddc9a6a2df08196039a31b307da00 ;                                  ;
; ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sdc                                                                          ; User-Specified Synopsys Design Constraints File                             ; ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sdc                                                                                                                                             ;                                           ; ip/q_sys/q_sys_systemclk_f_3.ip                                  ; ca775285eca7989ebd1a066c76393230 ;                                  ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/f_tile_soft_reset_ctlr_ip_v1.sdc                                                         ; User-Specified Synopsys Design Constraints File                             ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/f_tile_soft_reset_ctlr_ip_v1/f_tile_soft_reset_ctlr_ip_v1.sdc                                                                                                                            ;                                           ; support_logic/bts_xcvr_auto_tiles.qip                            ; a25a6639ddc1b56413a3ef443538b416 ;                                  ;
; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftileb_ag_v0.sdc                                                                                                      ; User-Specified Synopsys Design Constraints File                             ; c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/ftileb_ag_v0.sdc                                                                                                                                                                         ;                                           ; support_logic/bts_xcvr_auto_tiles.qip                            ; 9c59f7c7770faf64674090084c164f62 ;                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------------------------------------------------------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v                  ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                      ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+
; 16749      ; Warning  ; 6     ; Verilog HDL warning at xcvr_st_converter.v(12): identifier DATAWIDTH is used before its declaration ;
;     16749  ;          ;       ; Verilog HDL warning at xcvr_st_converter.v(12): identifier DATAWIDTH is used before its declaration ;
;     16749  ;          ;       ; Verilog HDL warning at xcvr_st_converter.v(13): identifier DATAWIDTH is used before its declaration ;
;     16749  ;          ;       ; Verilog HDL warning at xcvr_st_converter.v(21): identifier NUM_OF_CH is used before its declaration ;
;     16749  ;          ;       ; Verilog HDL warning at xcvr_st_converter.v(22): identifier DATAWIDTH is used before its declaration ;
;     16749  ;          ;       ; Verilog HDL warning at xcvr_st_converter.v(23): identifier NUM_OF_CH is used before its declaration ;
;     16749  ;          ;       ; Verilog HDL warning at xcvr_st_converter.v(24): identifier DATAWIDTH is used before its declaration ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------+


+--------------------------+
; Design Analysis Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 24.2.0 Build 40 06/27/2024 SC Pro Edition
    Info: Processing started: Tue Oct 28 12:42:17 2025
    Info: System process ID: 12632
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off bts_xcvr -c bts_xcvr --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "bts_xcvr"
Info: Revision = "bts_xcvr"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info (21958): Initialized Quartus Message Database
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv" is a duplicate of already analyzed file "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (16749): Verilog HDL warning at xcvr_st_converter.v(12): identifier DATAWIDTH is used before its declaration File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v Line: 12
Warning (16749): Verilog HDL warning at xcvr_st_converter.v(13): identifier DATAWIDTH is used before its declaration File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v Line: 13
Warning (16749): Verilog HDL warning at xcvr_st_converter.v(21): identifier NUM_OF_CH is used before its declaration File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v Line: 21
Warning (16749): Verilog HDL warning at xcvr_st_converter.v(22): identifier DATAWIDTH is used before its declaration File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v Line: 22
Warning (16749): Verilog HDL warning at xcvr_st_converter.v(23): identifier NUM_OF_CH is used before its declaration File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v Line: 23
Warning (16749): Verilog HDL warning at xcvr_st_converter.v(24): identifier DATAWIDTH is used before its declaration File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v Line: 24
Info (18235): Library search order is as follows: "altera_s10_user_rst_clkgate_1947; reset_release; freq_counter_10; ftile_xcvr_test_freq_counter_0; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1930; altera_merlin_slave_agent_1930; altera_avalon_sc_fifo_1932; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; altera_reset_controller_1922; xcvr_test_system; q_sys; hs_clk_xer_1940; ftile_xcvr_test; altera_iopll_1931; iopll; systemclk_f_310; q_sys_systemclk_f_1; q_sys_systemclk_f_0; q_sys_product_info_0; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_jtag_avalon_master_191; q_sys_master_0; q_sys_clk_50; q_sys_clk_100; altera_avalon_mm_bridge_2010; xcvr_test_system_mm_bridge_0; xcvr_test_system_clk_50; xcvr_st_converter_10; ftile_xcvr_test_xcvr_st_converter_0; xcvr_conduit_ctrl_10; ftile_xcvr_test_xcvr_conduit_ctrl_0; ftile_xcvr_test_mm_bridge_0; ftile_adme_100; directphy_f_490; ftile_xcvr_test_directphy_f_0; ftile_xcvr_test_clk_50_0; ftile_xcvr_test_clk_100_0; data_pattern_generator_core_10; data_pattern_generator_10; xcvr_test_system_data_pattern_generator_0; data_pattern_checker_core_10; data_pattern_checker_10; xcvr_test_system_data_pattern_checker_0; q_sys_systemclk_f_3; product_info_10". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index="YES",sld_node_info_internal=203451904)(1,1)(1,3)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=5,receive_width=26,settings="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,127)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v(126): extracting RAM for identifier 'mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v Line: 126
Info (22567): Verilog HDL info at q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v Line: 127
Info (19337): VHDL info at product_info.vhd(7): executing entity "product_info" with architecture "rtl" File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd Line: 7
Info (19337): VHDL info at altera_config_clock_source_endpoint.vhd(120): executing entity "altera_config_clock_source_endpoint" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric config_clock dir agent psig b4c631e1}")(1,45)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altera_debug_master_endpoint.vhd(120): executing entity "altera_debug_master_endpoint(addr_width=18,has_rdv=0,slave_map="{ typeName f_adme_dphy_avmm2 address 0x0 span 1048576 hpath {avmm2} assignments { avmm2_pma_port_count 1 avmm2_pma_type FGT avmm2_duplex_mode duplex avmm2_pma_modulation NRZ avmm2_pma_datarate 25650.6 } }")(1,204)(1,1)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=35,receive_width=52,num_clocks=1,settings="{fabric mapped dir agent addr_width 18 data_width 32 has_rdv 0 slave_map {{ typeName f_adme_dphy_avmm2 address 0x0 span 1048576 hpath {avmm2} assignments { avmm2_pma_port_count 1 avmm2_pma_type FGT avmm2_duplex_mode duplex avmm2_pma_modulation NRZ avmm2_pma_datarate 25650.6 } }} prefer_host { } clock_rate_clk 0 psig b6c1a030}")(1,327)" with architecture "rtl" File: c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_avalon_sc_fifo_1932/synth/xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info (22567): Verilog HDL info at q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem' File: C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v Line: 127
Info: Quartus Prime Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Tue Oct 28 12:42:34 2025
    Info: Elapsed time: 00:00:17
    Info: System process ID: 12632


