static inline void F_1 ( unsigned long V_1 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c11, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_2 ( unsigned long V_1 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c15, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_3 ( unsigned long V_1 )\r\n{\r\n__asm__("mcr p15, 1, %0, c7, c7, 3" : : "r" (addr));\r\n}\r\nstatic void F_4 ( unsigned long V_2 , unsigned long V_3 )\r\n{\r\nif ( V_2 & ( V_4 - 1 ) ) {\r\nF_2 ( V_2 & ~ ( V_4 - 1 ) ) ;\r\nV_2 = ( V_2 | ( V_4 - 1 ) ) + 1 ;\r\n}\r\nif ( V_3 & ( V_4 - 1 ) ) {\r\nF_2 ( V_3 & ~ ( V_4 - 1 ) ) ;\r\nV_3 &= ~ ( V_4 - 1 ) ;\r\n}\r\nwhile ( V_2 < V_3 ) {\r\nF_3 ( V_2 ) ;\r\nV_2 += V_4 ;\r\n}\r\nF_5 () ;\r\n}\r\nstatic void F_6 ( unsigned long V_2 , unsigned long V_3 )\r\n{\r\nV_2 &= ~ ( V_4 - 1 ) ;\r\nwhile ( V_2 < V_3 ) {\r\nF_1 ( V_2 ) ;\r\nV_2 += V_4 ;\r\n}\r\nF_5 () ;\r\n}\r\nstatic void F_7 ( unsigned long V_2 , unsigned long V_3 )\r\n{\r\nV_2 &= ~ ( V_4 - 1 ) ;\r\nwhile ( V_2 < V_3 ) {\r\nF_2 ( V_2 ) ;\r\nV_2 += V_4 ;\r\n}\r\nF_5 () ;\r\n}\r\nstatic inline T_1 T_2 F_8 ( void )\r\n{\r\nT_1 V_5 ;\r\n__asm__("mrc p15, 1, %0, c15, c1, 0" : "=r" (u));\r\nreturn V_5 ;\r\n}\r\nstatic inline void T_2 F_9 ( T_1 V_5 )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c1, 0" : : "r" (u));\r\n}\r\nstatic void T_2 F_10 ( void )\r\n{\r\nT_1 V_5 ;\r\nV_5 = F_8 () ;\r\nif ( ! ( V_5 & 0x01000000 ) ) {\r\nF_11 ( V_6 L_1 ) ;\r\nF_9 ( V_5 | 0x01000000 ) ;\r\n}\r\n}\r\nstatic inline int T_2 F_12 ( void )\r\n{\r\nextern int V_7 ;\r\nreturn ! ! ( ( V_7 & 0x000f0000 ) == 0x000f0000 ) ;\r\n}\r\nstatic inline T_1 T_2 F_13 ( void )\r\n{\r\nT_1 V_8 ;\r\n__asm__("mrc p15, 0, %0, c0, c1, 7\n" : "=r" (mmfr3));\r\nreturn V_8 ;\r\n}\r\nstatic inline T_1 T_2 F_14 ( void )\r\n{\r\nT_1 V_9 ;\r\n__asm__("mrc p15, 0, %0, c1, c0, 1\n" : "=r" (actlr));\r\nreturn V_9 ;\r\n}\r\nstatic inline void T_2 F_15 ( T_1 V_9 )\r\n{\r\n__asm__("mcr p15, 0, %0, c1, c0, 1\n" : : "r" (actlr));\r\n}\r\nvoid T_2 F_16 ( void )\r\n{\r\nextern int V_7 ;\r\nchar * V_10 ;\r\nF_10 () ;\r\n#ifdef F_17\r\nif ( ( V_7 & 0xff0f0000 ) == 0x56050000 ) {\r\nT_1 V_11 ;\r\nV_11 = F_8 () ;\r\nif ( ! ( V_11 & 0x00400000 ) ) {\r\nF_11 ( V_6 L_2 ) ;\r\nF_9 ( V_11 | 0x00400000 ) ;\r\n}\r\nV_10 = L_3 ;\r\nV_12 . V_13 = F_4 ;\r\nV_12 . V_14 = F_6 ;\r\nV_12 . V_15 = F_7 ;\r\n}\r\n#endif\r\n#ifdef F_18\r\nif ( F_12 () && ( F_13 () & 0xf ) == 0 ) {\r\nif ( ! ( F_19 () & 0x04000000 ) ) {\r\nF_11 ( V_6 L_2 ) ;\r\nF_20 ( 0x04000000 , 0x04000000 ) ;\r\n}\r\nV_10 = L_4 ;\r\nV_12 . V_13 = F_4 ;\r\nV_12 . V_14 = F_6 ;\r\nV_12 . V_15 = F_7 ;\r\n}\r\n#endif\r\n#ifdef F_21\r\nif ( F_12 () && ( F_13 () & 0xf ) == 1 ) {\r\nT_1 V_9 ;\r\nV_9 = F_14 () ;\r\nif ( ! ( V_9 & 0x00000002 ) ) {\r\nF_11 ( V_6 L_2 ) ;\r\nF_15 ( V_9 | 0x00000002 ) ;\r\n}\r\nV_10 = L_5 ;\r\n}\r\n#endif\r\nif ( V_10 == NULL ) {\r\nF_11 ( V_16 L_6 ) ;\r\nreturn;\r\n}\r\nF_11 ( V_6 L_7\r\nL_8 , V_10 ) ;\r\n}
