============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Sep 24 2016  11:03:28 am
  Module:                 GCM3LP_256
  Report:                 Input/Output Registers
============================================================

Clock Ports
-----------
clk

Input Ports
-----------
Total: 613
Registered: 609
Clone Registered: 1
Unregistered: 3
Unconnected: 0

Clone Registered Inputs:
------------------------
reset 	 Regs: 5798

Unregistered Inputs:
--------------------
cen 	 Fanout: 1
encrypt 	 Fanout: 1
start 	 Fanout: 2

************************************************************************************

Output Ports
------------
Total: 387
Registered: 387
Unregistered: 0
Unconnected: 0
