INFO: [VRFC 10-163] Analyzing VHDL file "D:/Docs/Skola/VUT/DE1/PC/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
