/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  reg [6:0] _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [9:0] celloutsig_0_56z;
  wire [15:0] celloutsig_0_57z;
  wire [9:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_19z[2] ? celloutsig_0_20z[1] : _00_;
  assign celloutsig_1_12z = ~(celloutsig_1_9z & celloutsig_1_3z);
  assign celloutsig_0_26z = ~(1'h1 | celloutsig_0_9z);
  assign celloutsig_0_5z = ~celloutsig_0_3z;
  assign celloutsig_0_14z = ~celloutsig_0_13z[3];
  assign celloutsig_0_32z = ~celloutsig_0_19z[7];
  assign celloutsig_0_37z = ~((celloutsig_0_12z | celloutsig_0_22z[3]) & celloutsig_0_17z[4]);
  assign celloutsig_0_70z = ~((celloutsig_0_68z | celloutsig_0_9z) & celloutsig_0_65z);
  assign celloutsig_0_44z = ~((celloutsig_0_20z[8] | celloutsig_0_11z[7]) & (celloutsig_0_6z | celloutsig_0_28z[1]));
  assign celloutsig_0_46z = ~((celloutsig_0_22z[7] | celloutsig_0_3z) & (celloutsig_0_41z | celloutsig_0_22z[14]));
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_1z[4]) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_0_38z = celloutsig_0_22z[14] | ~(celloutsig_0_33z);
  assign celloutsig_0_54z = celloutsig_0_43z | ~(celloutsig_0_51z);
  assign celloutsig_1_3z = in_data[172] | ~(celloutsig_1_0z[10]);
  assign celloutsig_1_18z = celloutsig_1_2z | ~(celloutsig_1_13z);
  assign celloutsig_0_12z = celloutsig_0_6z | ~(in_data[88]);
  assign celloutsig_0_3z = ~(in_data[20] ^ celloutsig_0_1z[1]);
  assign celloutsig_0_43z = ~(celloutsig_0_30z[3] ^ celloutsig_0_40z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_12z ^ celloutsig_1_10z[4]);
  assign celloutsig_0_16z = celloutsig_0_1z[3:1] + { celloutsig_0_15z[16:15], celloutsig_0_8z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_40z[2:0], celloutsig_0_16z, 1'h1, celloutsig_0_43z };
  reg [2:0] _25_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 3'h0;
    else _25_ <= celloutsig_0_45z[5:3];
  assign out_data[2:0] = _25_;
  reg [7:0] _26_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 8'h00;
    else _26_ <= { in_data[24], celloutsig_0_5z, 1'h1, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, 1'h1 };
  assign { _03_[7:6], _00_, _03_[4:0] } = _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= in_data[188:182];
  assign celloutsig_1_15z = { celloutsig_1_0z[12:11], celloutsig_1_12z } & celloutsig_1_11z[2:0];
  assign celloutsig_1_10z = celloutsig_1_4z[6:2] / { 1'h1, in_data[102:101], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[95:92], celloutsig_0_0z } / { 1'h1, in_data[5:2] };
  assign celloutsig_0_20z = in_data[35:24] / { 1'h1, celloutsig_0_15z[3], celloutsig_0_14z, _03_[7:6], _00_, _03_[4:0], 1'h1 };
  assign celloutsig_1_19z = _02_[6:3] / { 1'h1, celloutsig_1_15z };
  assign celloutsig_0_11z = { _03_[6], _00_, _03_[4], celloutsig_0_9z, 1'h1, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, 1'h1 } / { 1'h1, celloutsig_0_5z, _03_[7:6], _00_, _03_[4:0], 1'h1, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_15z[16:13] === { celloutsig_0_17z[4:2], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[89:80] >= in_data[51:42];
  assign celloutsig_0_39z = { celloutsig_0_27z[5:2], celloutsig_0_28z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_38z } > celloutsig_0_22z;
  assign celloutsig_0_33z = { celloutsig_0_23z[5], celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_5z } <= celloutsig_0_30z[16:9];
  assign celloutsig_0_41z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_39z } && { in_data[26:14], celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_42z = { celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_14z } && { _03_[2], celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[162:151] && celloutsig_1_0z[12:1];
  assign celloutsig_0_68z = ! { celloutsig_0_57z[15:12], celloutsig_0_28z, celloutsig_0_59z, celloutsig_0_21z };
  assign celloutsig_0_8z = ! { in_data[26:21], celloutsig_0_4z };
  assign celloutsig_0_71z = { celloutsig_0_47z[6:2], celloutsig_0_38z, _01_, celloutsig_0_41z, celloutsig_0_5z, celloutsig_0_44z } || { celloutsig_0_57z[8:6], celloutsig_0_70z, celloutsig_0_0z, celloutsig_0_54z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_21z[3:1], celloutsig_0_21z, celloutsig_0_27z } % { 1'h1, celloutsig_0_16z, 1'h1, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_45z = { in_data[38:32], celloutsig_0_28z } % { 1'h1, celloutsig_0_35z[10:3], celloutsig_0_0z };
  assign celloutsig_0_47z = celloutsig_0_23z % { 1'h1, celloutsig_0_30z[7:2], celloutsig_0_42z };
  assign celloutsig_0_17z = in_data[89:85] % { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_28z = celloutsig_0_25z[2:0] % { 1'h1, celloutsig_0_19z[7:6] };
  assign celloutsig_0_15z = { in_data[41:38], celloutsig_0_11z, celloutsig_0_3z } % { 1'h1, celloutsig_0_11z, 1'h1, celloutsig_0_12z, 2'h3 };
  assign celloutsig_0_21z = { _00_, _03_[4:1], celloutsig_0_9z } % { 1'h1, celloutsig_0_20z[5:2], 1'h1 };
  assign celloutsig_0_22z = { celloutsig_0_15z[4:1], celloutsig_0_1z, _03_[7:6], _00_, _03_[4:0] } % { 1'h1, celloutsig_0_19z[7:0], 2'h3, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_25z = celloutsig_0_19z[7:4] % { 1'h1, _03_[2:0] };
  assign celloutsig_0_30z = { celloutsig_0_19z[4:3], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z } % { 1'h1, in_data[28:13] };
  assign celloutsig_0_40z = celloutsig_0_11z[12:9] * celloutsig_0_21z[5:2];
  assign celloutsig_1_0z = in_data[131:119] * in_data[134:122];
  assign celloutsig_0_13z = { 1'h1, celloutsig_0_6z, celloutsig_0_6z, 2'h3, celloutsig_0_0z, celloutsig_0_5z } * celloutsig_0_11z[6:0];
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_13z } * { celloutsig_0_11z[7:1], 1'h1 };
  assign celloutsig_0_29z = celloutsig_0_15z[9:4] != celloutsig_0_21z;
  assign celloutsig_0_65z = { celloutsig_0_11z[8:7], celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_43z, _03_[7:6], _00_, _03_[4:0], celloutsig_0_62z, celloutsig_0_46z, celloutsig_0_13z } !== { celloutsig_0_15z[15:2], celloutsig_0_18z, celloutsig_0_62z, celloutsig_0_44z, 1'h1, celloutsig_0_25z };
  assign celloutsig_0_27z = ~ celloutsig_0_11z[7:0];
  assign celloutsig_0_51z = ~^ { celloutsig_0_22z[15:10], celloutsig_0_33z };
  assign celloutsig_0_62z = ~^ { celloutsig_0_22z[10], celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_1_2z = ~^ in_data[148:139];
  assign celloutsig_1_9z = ~^ { in_data[163:161], celloutsig_1_1z };
  assign celloutsig_0_9z = ~^ { _03_[7:6], _00_, _03_[4], celloutsig_0_0z, 1'h1, celloutsig_0_8z };
  assign celloutsig_0_24z = ^ celloutsig_0_23z[2:0];
  assign celloutsig_0_4z = { celloutsig_0_1z[0], 1'h1, celloutsig_0_3z } >> in_data[78:76];
  assign celloutsig_0_59z = { celloutsig_0_35z[7:0], celloutsig_0_46z, celloutsig_0_34z } >> celloutsig_0_20z[9:0];
  assign celloutsig_0_23z = { celloutsig_0_8z, celloutsig_0_13z } << { celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_57z = { celloutsig_0_56z[5:2], celloutsig_0_47z[0], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_44z, celloutsig_0_24z, celloutsig_0_32z } >>> { celloutsig_0_15z[11:0], celloutsig_0_5z, celloutsig_0_46z, celloutsig_0_5z, 1'h1 };
  assign celloutsig_1_4z = { in_data[177:173], celloutsig_1_3z, celloutsig_1_1z } >>> in_data[189:183];
  assign celloutsig_1_11z = celloutsig_1_10z ~^ { celloutsig_1_10z[3:2], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_5z } ~^ { celloutsig_0_16z[2], celloutsig_0_18z, _03_[7:6], _00_, _03_[4:0] };
  assign { celloutsig_0_56z[9:2], celloutsig_0_56z[0] } = { celloutsig_0_22z[10:3], celloutsig_0_5z } & { celloutsig_0_22z[6], celloutsig_0_47z[7:1], celloutsig_0_9z };
  assign _03_[5] = _00_;
  assign celloutsig_0_56z[1] = celloutsig_0_47z[0];
  assign { out_data[128], out_data[99:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z };
endmodule
