0.6
2019.2
Nov  6 2019
21:57:16
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.sim/sim_1/behav/xsim/glbl.v,1652156294,verilog,,,,glbl,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v,1653113415,verilog,,,,testbench,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/fifo.v,1653018030,verilog,,D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v,,fifo,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/ram.v,1652782009,verilog,,D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v,,ram,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sources_1/new/status_signal.v,1653020114,verilog,,D:/GitHub/VBTech/VBTech/FIFO_13/FIFO_13.srcs/sim_1/new/testbench.v,,status_signal,,,,,,,,
