<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.11.15.20:48:51"
 outputDirectory="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE40F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="audio_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_0_external_interface_ADCDAT"
       direction="input"
       role="ADCDAT"
       width="1" />
   <port
       name="audio_0_external_interface_ADCLRCK"
       direction="input"
       role="ADCLRCK"
       width="1" />
   <port
       name="audio_0_external_interface_BCLK"
       direction="input"
       role="BCLK"
       width="1" />
   <port
       name="audio_0_external_interface_DACDAT"
       direction="output"
       role="DACDAT"
       width="1" />
   <port
       name="audio_0_external_interface_DACLRCK"
       direction="input"
       role="DACLRCK"
       width="1" />
  </interface>
  <interface
     name="audio_and_video_config_0_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_and_video_config_0_external_interface_SDAT"
       direction="bidir"
       role="SDAT"
       width="1" />
   <port
       name="audio_and_video_config_0_external_interface_SCLK"
       direction="output"
       role="SCLK"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sram_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sram_0_external_interface_DQ"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="sram_0_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="20" />
   <port
       name="sram_0_external_interface_LB_N"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="sram_0_external_interface_UB_N"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="sram_0_external_interface_CE_N"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="sram_0_external_interface_OE_N"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="sram_0_external_interface_WE_N"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Total:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE40F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1542286131,AUTO_UNIQUE_ID=(altera_up_avalon_audio:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Streaming,dw=16)(altera_up_avalon_audio_and_video_config:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Microphone to ADC,bit_length=16,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=32 kHz,sr_register=6,video_format=NTSC)(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_up_avalon_sram:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=false)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="Total"
   kind="Total"
   version="1.0"
   name="Total">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1542286131" />
  <parameter name="AUTO_DEVICE" value="EP4CE40F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/Total.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/Total_audio_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/Total_audio_and_video_config_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/Total_sram_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Total">queue size: 0 starting:Total "Total"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/Total_audio_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/Total_audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/Total_sram_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_avalon_audio "submodules/Total_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_audio_and_video_config "submodules/Total_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 1 starting:altera_up_avalon_sram "submodules/Total_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Total</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Streaming,dw=16"
   instancePathKey="Total:.:audio_0"
   kind="altera_up_avalon_audio"
   version="15.0"
   name="Total_audio_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="dw" value="16" />
  <parameter name="avalon_bus_type" value="Streaming" />
  <parameter name="audio_in" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/Total_audio_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="audio_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_avalon_audio "submodules/Total_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Microphone to ADC,bit_length=16,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=32 kHz,sr_register=6,video_format=NTSC"
   instancePathKey="Total:.:audio_and_video_config_0"
   kind="altera_up_avalon_audio_and_video_config"
   version="15.0"
   name="Total_audio_and_video_config_0">
  <parameter name="data_format" value="Left Justified" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="audio_in" value="Microphone to ADC" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="dac_enable" value="true" />
  <parameter name="eai" value="true" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="bit_length" value="16" />
  <parameter name="sampling_rate" value="32 kHz" />
  <parameter name="sr_register" value="6" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="exposure" value="false" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/Total_audio_and_video_config_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="audio_and_video_config_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_audio_and_video_config "submodules/Total_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=false"
   instancePathKey="Total:.:sram_0"
   kind="altera_up_avalon_sram"
   version="15.0"
   name="Total_sram_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/Total_sram_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="sram_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 1 starting:altera_up_avalon_sram "submodules/Total_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Total:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test1/src/DE2_115/Total/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Total</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
