#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug  3 12:43:41 2025
# Process ID: 235452
# Current directory: /home/ghermann/Desktop/camera_test/camera_test.runs/synth_1
# Command line: vivado -log camera_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source camera_test_top.tcl
# Log file: /home/ghermann/Desktop/camera_test/camera_test.runs/synth_1/camera_test_top.vds
# Journal file: /home/ghermann/Desktop/camera_test/camera_test.runs/synth_1/vivado.jou
# Running On: ghermann-Inspiron-16-7620-2-in-1, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 12, Host memory: 16437 MB
#-----------------------------------------------------------
source camera_test_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/ghermann/Desktop/camera_test/camera_test.srcs/utils_1/imports/synth_1/ov5640_test_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ghermann/Desktop/camera_test/camera_test.srcs/utils_1/imports/synth_1/ov5640_test_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top camera_test_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 235585
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.742 ; gain = 372.738 ; free physical = 329 ; free virtual = 6392
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2974.770; parent = 2001.715; children = 973.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'camera_test_top' [/home/ghermann/Desktop/camera_test/camera_test.srcs/sources_1/new/ov5640_top.sv:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ghermann/Desktop/camera_test/camera_test.srcs/sources_1/new/ov5640_top.sv:146]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/ghermann/Desktop/camera_test/camera_test.runs/synth_1/.Xil/Vivado-235452-ghermann-Inspiron-16-7620-2-in-1/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/ghermann/Desktop/camera_test/camera_test.runs/synth_1/.Xil/Vivado-235452-ghermann-Inspiron-16-7620-2-in-1/realtime/ila_0_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'probe0' does not match port width (1) of module 'ila_0' [/home/ghermann/Desktop/camera_test/camera_test.srcs/sources_1/new/ov5640_top.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'camera_test_top' (0#1) [/home/ghermann/Desktop/camera_test/camera_test.srcs/sources_1/new/ov5640_top.sv:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_inst'. This will prevent further optimization [/home/ghermann/Desktop/camera_test/camera_test.srcs/sources_1/new/ov5640_top.sv:146]
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_cec driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_clk_n driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_clk_p driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_n[2] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_n[1] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_n[0] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_p[2] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_p[1] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_p[0] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_hpdn driven by constant 0
WARNING: [Synth 8-7129] Port cam_sioc in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_siod in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module camera_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.680 ; gain = 442.676 ; free physical = 425 ; free virtual = 6481
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.738; parent = 2068.684; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.523 ; gain = 457.520 ; free physical = 427 ; free virtual = 6483
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3056.582; parent = 2083.527; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.523 ; gain = 457.520 ; free physical = 427 ; free virtual = 6483
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3056.582; parent = 2083.527; children = 973.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.523 ; gain = 0.000 ; free physical = 427 ; free virtual = 6483
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:148]
Finished Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/camera_test_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/camera_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/camera_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.273 ; gain = 0.000 ; free physical = 686 ; free virtual = 6721
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.273 ; gain = 0.000 ; free physical = 686 ; free virtual = 6721
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 412 ; free virtual = 6585
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 419 ; free virtual = 6591
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 416 ; free virtual = 6589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 410 ; free virtual = 6589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_cec driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_clk_n driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_clk_p driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_n[2] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_n[1] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_n[0] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_p[2] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_p[1] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_p[0] driven by constant 0
WARNING: [Synth 8-3917] design camera_test_top has port hdmi_tx_hpdn driven by constant 0
WARNING: [Synth 8-7129] Port cam_sioc in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_siod in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module camera_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module camera_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 400 ; free virtual = 6526
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.829; parent = 1209.969; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 280 ; free virtual = 6471
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.165; parent = 1307.347; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 280 ; free virtual = 6471
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.396; parent = 1307.577; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 271 ; free virtual = 6461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.685; parent = 1307.866; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6476
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.841; parent = 1308.022; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6476
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.841; parent = 1308.022; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.856; parent = 1308.038; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.935; parent = 1308.116; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.935; parent = 1308.116; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.950; parent = 1308.132; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     8|
|4     |LUT1   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |    19|
|7     |LUT5   |     3|
|8     |LUT6   |    16|
|9     |FDCE   |    51|
|10    |IBUF   |    13|
|11    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 283 ; free virtual = 6475
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.981; parent = 1308.163; children = 198.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.316; parent = 2199.262; children = 973.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2231.273 ; gain = 457.520 ; free physical = 321 ; free virtual = 6514
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2231.273 ; gain = 605.270 ; free physical = 321 ; free virtual = 6514
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2231.273 ; gain = 0.000 ; free physical = 408 ; free virtual = 6600
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.273 ; gain = 0.000 ; free physical = 374 ; free virtual = 6545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7809dc1d
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.273 ; gain = 902.863 ; free physical = 528 ; free virtual = 6700
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/ghermann/Desktop/camera_test/camera_test.runs/synth_1/camera_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file camera_test_top_utilization_synth.rpt -pb camera_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  3 12:44:10 2025...
