# FSM-Based Vending Machine in Verilog

This project simulates a finite state machine (FSM)-based vending machine using Verilog HDL. It models the behavior of a real-world vending machine that accepts coins and dispenses products with appropriate change.

## ğŸ§  Description

The vending machine accepts the following coin inputs:
- `00` â†’ â‚¹0
- `01` â†’ â‚¹5
- `10` â†’ â‚¹10

The available items and their prices:
- `01` â†’ Item A (â‚¹10)
- `10` â†’ Item B (â‚¹15)
- `11` â†’ Item C (â‚¹20)

The machine operates with a simple three-state FSM:
- `IDLE`: Waiting for money input.
- `WAIT`: Accumulating money.
- `DISPENSE`: Dispensing the selected item and returning change.

## ğŸ” FSM Architecture

| State     | Description                       |
|-----------|-----------------------------------|
| `IDLE`    | Waits for a non-zero coin input   |
| `WAIT`    | Waits until enough balance        |
| `DISPENSE`| Dispenses item & returns change   |

## ğŸ“ Files

- `vending_machine.v`: Main Verilog module implementing the FSM logic.
- `vending_machine_tb.v`: Testbench simulating multiple usage scenarios.

## ğŸ§ª Test Cases Covered

1. Buy Item A (â‚¹10) using â‚¹10
2. Buy Item B (â‚¹15) using â‚¹10 + â‚¹5
3. Buy Item C (â‚¹20) using â‚¹10 + â‚¹10
4. Buy Item B with â‚¹20 and receive â‚¹5 change
5. Reset during transaction

## ğŸ› ï¸ Simulation Instructions

To run the simulation with Icarus Verilog and GTKWave:

```bash

