// Seed: 3242590267
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7,
    input supply1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    output tri1 id_14,
    output wire id_15
);
  assign id_13 = 1;
  assign id_15 = (id_3) == -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd40
) (
    output tri id_0,
    input wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    output wire id_6,
    input supply0 _id_7,
    input wand id_8,
    input wor id_9,
    output wire id_10,
    input wire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output tri0 id_16,
    output supply1 id_17,
    output tri id_18,
    output tri id_19,
    output supply0 id_20,
    input uwire id_21,
    output uwire id_22,
    input uwire id_23,
    output wor id_24,
    input wor id_25,
    output uwire id_26,
    output uwire id_27,
    output tri id_28,
    input wand id_29,
    input wire id_30,
    output logic id_31
);
  parameter id_33 = "";
  wire id_34;
  ;
  module_0 modCall_1 (
      id_25,
      id_29,
      id_21,
      id_15,
      id_9,
      id_25,
      id_1,
      id_14,
      id_15,
      id_11,
      id_29,
      id_29,
      id_27,
      id_0,
      id_28,
      id_24
  );
  assign modCall_1.id_10 = 0;
  logic [1  ==  -1 'h0 : id_7] id_35;
  initial begin : LABEL_0
    disable id_36;
    id_31 <= id_25;
    $clog2(77);
    ;
  end
endmodule
