;redcode
;assert 1
	SPL 0, -702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -1, <-24
	SUB 12, @10
	SLT -1, <-24
	ADD 270, 0
	SUB @793, 109
	ADD 270, 0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMP -30, 9
	SUB @121, 103
	SUB 12, @10
	ADD -180, 9
	SUB 12, @10
	MOV -7, <-20
	SPL 0, <300
	SPL 0, <-402
	SUB @121, 103
	SUB @127, 106
	SUB @127, 106
	SUB @121, 106
	DJN -1, @-20
	JMZ <121, 106
	ADD 200, 60
	CMP -3, <-426
	SPL 0, -702
	MOV -7, <-20
	MOV -1, <-24
	SPL 0, -702
	SUB @127, 106
	MOV #110, @0
	SPL 0, -702
	ADD 270, 60
	MOV #110, @0
	SPL 0, -702
	JMZ <121, 106
	JMZ <121, 106
	DJN 0, <300
	MOV -1, <-20
	ADD -180, 9
	DJN 0, <300
	ADD -180, 9
	SUB 101, @-160
	CMP -7, <-420
