{"auto_keywords": [{"score": 0.04500352715676157, "phrase": "multiple-divide_technique"}, {"score": 0.00470862827326028, "phrase": "low-phase-noise_lc-vco"}, {"score": 0.004118026552723285, "phrase": "multi-ratio_frequency_divider"}, {"score": 0.0035216195857272403, "phrase": "design_optimization"}, {"score": 0.0031845067058084583, "phrase": "simulated_results"}, {"score": 0.0030113280682863234, "phrase": "optimum_frequency_range"}, {"score": 0.0024620842899061614, "phrase": "proposed_multiple-divide_technique"}, {"score": 0.002354302193867031, "phrase": "lower_phase-noise"}, {"score": 0.0021049977753042253, "phrase": "lc-vco."}], "paper_keywords": ["CMOS", " VCO", " divider", " inductor"], "paper_abstract": "The multiple-divide technique, using the multi-ratio frequency divider, has a possibility to improve FoM of VCO. This paper proposes a design optimization of LC-VCO using the multiple-divide technique. In the Simulated results using 90-nm CMOS model parameters, the optimum frequency range, achieving better than -187.0dBc/Hz of FoM, can be extended from 6.5-12.5 GHz to 1.5-12.5 GHz. The proposed multiple-divide technique can provide a lower phase-noise. lower power consumption, smaller layout area of LC-VCO.", "paper_title": "The Optimum Design Methodology of Low-Phase-Noise LC-VCO Using Multiple-Divide Technique", "paper_id": "WOS:000274537100010"}