--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
D:/alex/work/USBAER/mapperProba/usbaer_mapper_prob_delay/usbaer_mapper.ise
-intstyle ise -e 3 -s 6 -xml usb_aer usb_aer.ncd -o usb_aer.twr usb_aer.pcf
-ucf usb_aer.ucf

Design file:              usb_aer.ncd
Physical constraint file: usb_aer.pcf
Device,package,speed:     xc2s200,pq208,-6 (PRODUCTION 1.27 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |  Setup to  |  Hold to   |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
aer_in_data<0> |    3.687(R)|   -1.466(R)|Clk50int          |   0.000|
aer_in_data<1> |    3.300(R)|   -1.255(R)|Clk50int          |   0.000|
aer_in_data<2> |    3.950(R)|   -1.813(R)|Clk50int          |   0.000|
aer_in_data<3> |    3.141(R)|   -1.180(R)|Clk50int          |   0.000|
aer_in_data<4> |    2.907(R)|   -0.862(R)|Clk50int          |   0.000|
aer_in_data<5> |    2.777(R)|   -0.908(R)|Clk50int          |   0.000|
aer_in_data<6> |    3.287(R)|   -1.317(R)|Clk50int          |   0.000|
aer_in_data<7> |    3.139(R)|   -1.345(R)|Clk50int          |   0.000|
aer_in_data<8> |    2.665(R)|   -0.764(R)|Clk50int          |   0.000|
aer_in_data<9> |    2.907(R)|   -1.182(R)|Clk50int          |   0.000|
aer_in_data<10>|    2.843(R)|   -1.004(R)|Clk50int          |   0.000|
aer_in_data<11>|    2.532(R)|   -0.869(R)|Clk50int          |   0.000|
aer_in_data<12>|    2.706(R)|   -0.965(R)|Clk50int          |   0.000|
aer_in_data<13>|    2.980(R)|   -1.415(R)|Clk50int          |   0.000|
aer_in_data<14>|    2.327(R)|   -0.674(R)|Clk50int          |   0.000|
aer_in_data<15>|    1.548(R)|   -0.752(R)|Clk50int          |   0.000|
aer_in_req_l   |    2.400(R)|    0.000(R)|Clk50int          |   0.000|
aer_out_ack_l  |    2.400(R)|    0.000(R)|Clk50int          |   0.000|
micro_control  |    2.400(R)|    0.000(R)|Clk50int          |   0.000|
micro_data<0>  |    4.406(R)|   -2.801(R)|Clk50int          |   0.000|
micro_data<1>  |    3.742(R)|   -2.110(R)|Clk50int          |   0.000|
micro_data<2>  |    4.980(R)|   -3.661(R)|Clk50int          |   0.000|
micro_data<3>  |    5.183(R)|   -3.102(R)|Clk50int          |   0.000|
micro_data<4>  |    5.094(R)|   -3.506(R)|Clk50int          |   0.000|
micro_data<5>  |    5.076(R)|   -4.044(R)|Clk50int          |   0.000|
micro_data<6>  |    3.327(R)|   -2.511(R)|Clk50int          |   0.000|
micro_data<7>  |    2.235(R)|   -1.450(R)|Clk50int          |   0.000|
micro_prog     |    2.400(R)|    0.000(R)|Clk50int          |   0.000|
micro_rw       |    2.400(R)|    0.000(R)|Clk50int          |   0.000|
micro_vdata    |    2.400(R)|    0.000(R)|Clk50int          |   0.000|
rst_l          |    8.436(R)|   -6.605(R)|Clk50int          |   0.000|
sram_data<0>   |   10.626(R)|   -5.202(R)|Clk50int          |   0.000|
sram_data<1>   |    9.438(R)|   -5.000(R)|Clk50int          |   0.000|
sram_data<2>   |    9.786(R)|   -5.131(R)|Clk50int          |   0.000|
sram_data<3>   |    9.618(R)|   -5.525(R)|Clk50int          |   0.000|
sram_data<4>   |   11.290(R)|   -4.768(R)|Clk50int          |   0.000|
sram_data<5>   |   11.068(R)|   -5.673(R)|Clk50int          |   0.000|
sram_data<6>   |   10.403(R)|   -5.531(R)|Clk50int          |   0.000|
sram_data<8>   |   11.084(R)|   -5.661(R)|Clk50int          |   0.000|
sram_data<9>   |   10.254(R)|   -5.791(R)|Clk50int          |   0.000|
sram_data<10>  |    9.280(R)|   -4.650(R)|Clk50int          |   0.000|
sram_data<11>  |    9.919(R)|   -4.814(R)|Clk50int          |   0.000|
sram_data<12>  |    9.186(R)|   -4.649(R)|Clk50int          |   0.000|
sram_data<13>  |   10.372(R)|   -5.143(R)|Clk50int          |   0.000|
sram_data<14>  |   10.983(R)|   -4.691(R)|Clk50int          |   0.000|
sram_data<16>  |    4.703(R)|   -3.843(R)|Clk50int          |   0.000|
sram_data<17>  |    7.738(R)|   -0.619(R)|Clk50int          |   0.000|
sram_data<18>  |    7.499(R)|   -0.588(R)|Clk50int          |   0.000|
sram_data<19>  |    7.604(R)|   -0.588(R)|Clk50int          |   0.000|
sram_data<20>  |    7.975(R)|   -0.584(R)|Clk50int          |   0.000|
sram_data<21>  |    7.726(R)|   -0.584(R)|Clk50int          |   0.000|
sram_data<22>  |    7.917(R)|   -0.584(R)|Clk50int          |   0.000|
sram_data<23>  |    8.026(R)|   -0.584(R)|Clk50int          |   0.000|
sram_data<24>  |   11.214(R)|   -5.820(R)|Clk50int          |   0.000|
sram_data<25>  |   10.814(R)|   -5.320(R)|Clk50int          |   0.000|
sram_data<26>  |    8.959(R)|   -3.565(R)|Clk50int          |   0.000|
sram_data<27>  |   10.785(R)|   -5.291(R)|Clk50int          |   0.000|
sram_data<28>  |    9.399(R)|   -4.005(R)|Clk50int          |   0.000|
sram_data<29>  |    8.983(R)|   -3.489(R)|Clk50int          |   0.000|
sram_data<30>  |    9.089(R)|   -3.695(R)|Clk50int          |   0.000|
sram_data<31>  |    9.777(R)|   -4.283(R)|Clk50int          |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
address<0>      |   15.950(R)|Clk50int          |   0.000|
address<1>      |   16.500(R)|Clk50int          |   0.000|
address<2>      |   16.539(R)|Clk50int          |   0.000|
address<3>      |   15.406(R)|Clk50int          |   0.000|
address<4>      |   15.104(R)|Clk50int          |   0.000|
address<5>      |   15.174(R)|Clk50int          |   0.000|
address<6>      |   17.028(R)|Clk50int          |   0.000|
address<7>      |   15.200(R)|Clk50int          |   0.000|
address<8>      |   16.557(R)|Clk50int          |   0.000|
address<9>      |   15.983(R)|Clk50int          |   0.000|
address<10>     |   14.870(R)|Clk50int          |   0.000|
address<11>     |   14.650(R)|Clk50int          |   0.000|
address<12>     |   15.452(R)|Clk50int          |   0.000|
address<13>     |   14.682(R)|Clk50int          |   0.000|
address<14>     |   15.109(R)|Clk50int          |   0.000|
address<15>     |   14.999(R)|Clk50int          |   0.000|
address<16>     |   15.061(R)|Clk50int          |   0.000|
address<17>     |   15.496(R)|Clk50int          |   0.000|
address<18>     |   16.110(R)|Clk50int          |   0.000|
aer_in_ack_l    |   11.846(R)|Clk50int          |   0.000|
aer_out_data<0> |   12.773(R)|Clk50int          |   0.000|
aer_out_data<1> |   11.461(R)|Clk50int          |   0.000|
aer_out_data<2> |   11.474(R)|Clk50int          |   0.000|
aer_out_data<3> |   10.771(R)|Clk50int          |   0.000|
aer_out_data<4> |   10.718(R)|Clk50int          |   0.000|
aer_out_data<5> |   12.008(R)|Clk50int          |   0.000|
aer_out_data<6> |   11.324(R)|Clk50int          |   0.000|
aer_out_data<7> |   10.524(R)|Clk50int          |   0.000|
aer_out_data<8> |   12.688(R)|Clk50int          |   0.000|
aer_out_data<9> |   10.010(R)|Clk50int          |   0.000|
aer_out_data<10>|   11.613(R)|Clk50int          |   0.000|
aer_out_data<11>|   11.095(R)|Clk50int          |   0.000|
aer_out_data<12>|   10.845(R)|Clk50int          |   0.000|
aer_out_data<13>|   11.294(R)|Clk50int          |   0.000|
aer_out_data<14>|   11.210(R)|Clk50int          |   0.000|
aer_out_data<15>|    9.913(R)|Clk50int          |   0.000|
aer_out_req_l   |   12.707(R)|Clk50int          |   0.000|
led<0>          |   11.182(R)|Clk50int          |   0.000|
led<1>          |   12.353(R)|Clk50int          |   0.000|
led<2>          |   12.733(R)|Clk50int          |   0.000|
micro_busy      |   10.354(R)|Clk50int          |   0.000|
micro_data<0>   |   14.695(R)|Clk50int          |   0.000|
micro_data<1>   |   14.812(R)|Clk50int          |   0.000|
micro_data<2>   |   15.293(R)|Clk50int          |   0.000|
micro_data<3>   |   13.643(R)|Clk50int          |   0.000|
micro_data<4>   |   13.349(R)|Clk50int          |   0.000|
micro_data<5>   |   13.291(R)|Clk50int          |   0.000|
micro_data<6>   |   13.277(R)|Clk50int          |   0.000|
micro_data<7>   |   14.949(R)|Clk50int          |   0.000|
sram_data<0>    |   12.785(R)|Clk50int          |   0.000|
sram_data<1>    |   12.785(R)|Clk50int          |   0.000|
sram_data<2>    |   13.033(R)|Clk50int          |   0.000|
sram_data<3>    |   12.800(R)|Clk50int          |   0.000|
sram_data<4>    |   13.154(R)|Clk50int          |   0.000|
sram_data<5>    |   13.154(R)|Clk50int          |   0.000|
sram_data<6>    |   12.506(R)|Clk50int          |   0.000|
sram_data<7>    |   12.285(R)|Clk50int          |   0.000|
sram_data<8>    |   12.748(R)|Clk50int          |   0.000|
sram_data<9>    |   12.748(R)|Clk50int          |   0.000|
sram_data<10>   |   13.088(R)|Clk50int          |   0.000|
sram_data<11>   |   12.648(R)|Clk50int          |   0.000|
sram_data<12>   |   11.934(R)|Clk50int          |   0.000|
sram_data<13>   |   11.866(R)|Clk50int          |   0.000|
sram_data<14>   |   11.954(R)|Clk50int          |   0.000|
sram_data<15>   |   11.954(R)|Clk50int          |   0.000|
sram_data<16>   |   14.057(R)|Clk50int          |   0.000|
sram_data<17>   |   13.118(R)|Clk50int          |   0.000|
sram_data<18>   |   13.923(R)|Clk50int          |   0.000|
sram_data<19>   |   13.797(R)|Clk50int          |   0.000|
sram_data<20>   |   14.387(R)|Clk50int          |   0.000|
sram_data<21>   |   14.387(R)|Clk50int          |   0.000|
sram_data<22>   |   14.429(R)|Clk50int          |   0.000|
sram_data<23>   |   14.289(R)|Clk50int          |   0.000|
sram_data<24>   |   14.391(R)|Clk50int          |   0.000|
sram_data<25>   |   15.025(R)|Clk50int          |   0.000|
sram_data<26>   |   14.631(R)|Clk50int          |   0.000|
sram_data<27>   |   14.822(R)|Clk50int          |   0.000|
sram_data<28>   |   15.503(R)|Clk50int          |   0.000|
sram_data<29>   |   15.274(R)|Clk50int          |   0.000|
sram_data<30>   |   14.834(R)|Clk50int          |   0.000|
sram_data<31>   |   14.833(R)|Clk50int          |   0.000|
sram_oe_l       |   12.424(R)|Clk50int          |   0.000|
sram_we_l<0>    |   16.454(R)|Clk50int          |   0.000|
sram_we_l<1>    |   13.594(R)|Clk50int          |   0.000|
sram_we_l<2>    |   14.129(R)|Clk50int          |   0.000|
sram_we_l<3>    |   12.816(R)|Clk50int          |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   47.975|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
micro_data<0>  |sram_data<0>    |    8.033|
micro_data<0>  |sram_data<8>    |    9.249|
micro_data<0>  |sram_data<16>   |    8.910|
micro_data<0>  |sram_data<24>   |   10.241|
micro_data<1>  |sram_data<1>    |    8.682|
micro_data<1>  |sram_data<9>    |    9.088|
micro_data<1>  |sram_data<17>   |    9.952|
micro_data<1>  |sram_data<25>   |   11.618|
micro_data<2>  |sram_data<2>    |   10.228|
micro_data<2>  |sram_data<10>   |    9.262|
micro_data<2>  |sram_data<18>   |    8.241|
micro_data<2>  |sram_data<26>   |    7.339|
micro_data<3>  |sram_data<3>    |   10.423|
micro_data<3>  |sram_data<11>   |    9.614|
micro_data<3>  |sram_data<19>   |    8.791|
micro_data<3>  |sram_data<27>   |    7.129|
micro_data<4>  |sram_data<4>    |    8.928|
micro_data<4>  |sram_data<12>   |    8.251|
micro_data<4>  |sram_data<20>   |    7.801|
micro_data<4>  |sram_data<28>   |    8.464|
micro_data<5>  |sram_data<5>    |    9.073|
micro_data<5>  |sram_data<13>   |    9.188|
micro_data<5>  |sram_data<21>   |    7.931|
micro_data<5>  |sram_data<29>   |    7.922|
micro_data<6>  |sram_data<6>    |    8.222|
micro_data<6>  |sram_data<14>   |    8.608|
micro_data<6>  |sram_data<22>   |    7.432|
micro_data<6>  |sram_data<30>   |    8.094|
micro_data<7>  |sram_data<7>    |    9.468|
micro_data<7>  |sram_data<15>   |    8.750|
micro_data<7>  |sram_data<23>   |    7.978|
micro_data<7>  |sram_data<31>   |    8.720|
sram_data<0>   |aer_out_data<0> |   10.936|
sram_data<0>   |micro_data<0>   |   12.643|
sram_data<1>   |aer_out_data<1> |    9.813|
sram_data<1>   |micro_data<1>   |   12.875|
sram_data<2>   |aer_out_data<2> |   10.423|
sram_data<2>   |micro_data<2>   |   12.726|
sram_data<3>   |aer_out_data<3> |    9.222|
sram_data<3>   |micro_data<3>   |   11.784|
sram_data<4>   |aer_out_data<4> |   11.114|
sram_data<4>   |micro_data<4>   |   13.342|
sram_data<5>   |aer_out_data<5> |   11.695|
sram_data<5>   |micro_data<5>   |   13.034|
sram_data<6>   |aer_out_data<6> |   11.230|
sram_data<6>   |micro_data<6>   |   12.801|
sram_data<7>   |aer_out_data<7> |    9.209|
sram_data<7>   |micro_data<7>   |   10.912|
sram_data<8>   |aer_out_data<8> |   10.827|
sram_data<8>   |micro_data<0>   |   14.334|
sram_data<9>   |aer_out_data<9> |   11.419|
sram_data<9>   |micro_data<1>   |   14.740|
sram_data<10>  |aer_out_data<10>|   10.837|
sram_data<10>  |micro_data<2>   |   16.950|
sram_data<11>  |aer_out_data<11>|   10.013|
sram_data<11>  |micro_data<3>   |   12.940|
sram_data<12>  |aer_out_data<12>|   10.057|
sram_data<12>  |micro_data<4>   |   12.417|
sram_data<13>  |aer_out_data<13>|   10.887|
sram_data<13>  |micro_data<5>   |   12.704|
sram_data<14>  |aer_out_data<14>|   10.971|
sram_data<14>  |micro_data<6>   |   12.713|
sram_data<15>  |aer_out_data<15>|    8.165|
sram_data<15>  |micro_data<7>   |   10.257|
sram_data<16>  |micro_data<0>   |   13.568|
sram_data<17>  |micro_data<1>   |   12.898|
sram_data<18>  |micro_data<2>   |   12.011|
sram_data<19>  |micro_data<3>   |   11.352|
sram_data<20>  |micro_data<4>   |   11.621|
sram_data<21>  |micro_data<5>   |   11.997|
sram_data<22>  |micro_data<6>   |   11.390|
sram_data<23>  |micro_data<7>   |    9.728|
sram_data<24>  |micro_data<0>   |   12.290|
sram_data<25>  |micro_data<1>   |   13.029|
sram_data<26>  |micro_data<2>   |   11.402|
sram_data<27>  |micro_data<3>   |   12.028|
sram_data<28>  |micro_data<4>   |   10.198|
sram_data<29>  |micro_data<5>   |    9.794|
sram_data<30>  |micro_data<6>   |   11.053|
sram_data<31>  |micro_data<7>   |   11.498|
---------------+----------------+---------+


Analysis completed Tue Sep 30 09:07:51 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



