#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov  1 10:07:25 2023
# Process ID: 3468
# Current directory: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19836 C:\projects\vivado20192\ZED_AD9361_Sean_2019_2_065\soc_prj\zed_9361\zed_9361.xpr
# Log file: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/vivado.log
# Journal file: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.xpr
INFO: [Project 1-313] Project file moved from 'C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_064/soc_prj/zed_9361' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef'.
File in use: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdma/FDMA.xml
File ignored: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef'.
File in use: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdma/FDMA_rtl.xml
File ignored: c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/ipdef'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.410 ; gain = 342.969
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila0_dg'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'inst_qpsk_op/I'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/fir_compiler_0.dcp' for cell 'inst_qpsk_op/fir_compiler_I'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst_qpsk_op/instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_ad9361_if_idelay_0_0/design_1_ad9361_if_idelay_0_0.dcp' for cell 'system_i/design_1_i/ad9361_if_idelay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_lite_0_0/design_1_axi_lite_0_0.dcp' for cell 'system_i/design_1_i/axi_lite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.dcp' for cell 'system_i/design_1_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'system_i/design_1_i/gpio_user_rstn'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'system_i/design_1_i/gpio_user_start'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'system_i/design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'system_i/design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uiFDMA_0_0/design_1_uiFDMA_0_0.dcp' for cell 'system_i/design_1_i/uiFDMA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_uifdma_dbuf_0_0/design_1_uifdma_dbuf_0_0.dcp' for cell 'system_i/design_1_i/uifdma_dbuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'system_i/design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1886.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. inst_qpsk_op/instance_name/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'inst_qpsk_op/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila0_dg UUID: 4b59570e-b260-5c24-8662-ccd8156fb215 
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'system_i/design_1_i/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'system_i/design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'system_i/design_1_i/gpio_user_rstn/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'system_i/design_1_i/gpio_user_start/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'system_i/design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila0_dg/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila0_dg/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila0_dg/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila0_dg/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'your_instance_name/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'your_instance_name/U0'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_qpsk_op/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.531 ; gain = 346.688
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_qpsk_op/instance_name/inst'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_I/U0'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_I/U0'
Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_Q/U0'
Finished Parsing XDC File [c:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst_qpsk_op/fir_compiler_Q/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'inst_qpsk_op/Q/U0'
Parsing XDC File [C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/fpga_pin.xdc]
Finished Parsing XDC File [C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/fpga_pin.xdc]
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'your_instance_name/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'your_instance_name/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/I/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/I/U0'
Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/Q/U0'
Finished Parsing XDC File [c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'inst_qpsk_op/Q/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_qpsk_op/Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2233.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 160 instances
  OBUFDS => OBUFDS: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2320.574 ; gain = 705.691
report_utilization -name utilization_1
close_design
close [ open C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/new/top_receive.v w ]
add_files C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/new/top_receive.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {80.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20.000} CONFIG.CLKIN1_JITTER_PS {125.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKIN1_PERIOD {12.500} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.MMCM_CLKOUT1_DIVIDE {42} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {249.183} CONFIG.CLKOUT1_PHASE_ERROR {208.392} CONFIG.CLKOUT2_JITTER {285.980} CONFIG.CLKOUT2_PHASE_ERROR {208.392}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs -jobs 8 clk_wiz_1_synth_1
[Wed Nov  1 10:20:07 2023] Launched clk_wiz_1_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-5777] IP Instance 'clk_wiz_1' cannot be used in a module reference: The 'xilinx.com:ip:clk_wiz:6.0' core does not support module reference.
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_1 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/filter.coe} CONFIG.Sample_Frequency {40} CONFIG.Clock_Frequency {40} CONFIG.Data_Width {12} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {29} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {0,0,33}] [get_ips fir_compiler_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/filter.coe' provided. It will be converted relative to IP Instance files '../filter.coe'
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_1'...
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_1'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_1: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_1'...
catch { config_ip_cache -export [get_ips -all fir_compiler_1] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci]
launch_runs -jobs 8 fir_compiler_1_synth_1
[Wed Nov  1 10:23:44 2023] Launched fir_compiler_1_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/fir_compiler_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_2 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Data_Width {12} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {12} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_generator_2]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_2'...
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_2'...
catch { config_ip_cache -export [get_ips -all fifo_generator_2] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
launch_runs -jobs 8 fifo_generator_2_synth_1
[Wed Nov  1 10:30:54 2023] Launched fifo_generator_2_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/fifo_generator_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_2]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_2'...
catch { config_ip_cache -export [get_ips -all fifo_generator_2] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -no_script -sync -force -quiet
reset_run fifo_generator_2_synth_1
launch_runs -jobs 8 fifo_generator_2_synth_1
[Wed Nov  1 10:34:31 2023] Launched fifo_generator_2_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/fifo_generator_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_2]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_2'...
catch { config_ip_cache -export [get_ips -all fifo_generator_2] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -no_script -sync -force -quiet
reset_run fifo_generator_2_synth_1
launch_runs -jobs 8 fifo_generator_2_synth_1
[Wed Nov  1 10:38:07 2023] Launched fifo_generator_2_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/fifo_generator_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_2/fifo_generator_2.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_3 -dir c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {16} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_3]
generate_target {instantiation_template} [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_3'...
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_3'...
catch { config_ip_cache -export [get_ips -all fifo_generator_3] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
launch_runs -jobs 8 fifo_generator_3_synth_1
[Wed Nov  1 10:41:54 2023] Launched fifo_generator_3_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/fifo_generator_3_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Nov  1 10:45:40 2023] Launched synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/synth_1/runme.log
[Wed Nov  1 10:45:40 2023] Launched impl_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Nov  1 10:47:56 2023] Launched synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/synth_1/runme.log
[Wed Nov  1 10:47:56 2023] Launched impl_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {80} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.CLKIN1_JITTER_PS {125.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKIN1_PERIOD {12.500} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.CLKOUT1_JITTER {249.183} CONFIG.CLKOUT1_PHASE_ERROR {208.392}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Nov  1 10:51:37 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Nov  1 10:52:15 2023] Launched synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/synth_1/runme.log
[Wed Nov  1 10:52:15 2023] Launched impl_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Nov  1 10:55:18 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/56588/Desktop/ZED_AD9361_Sean_2019_2_063/soc_prj/zed_9361/zed_9361.srcs/sources_1/clk_wiz_0/clk_wiz_0.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips clk_wiz_1]
generate_target all [get_files  c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/clk_wiz_1_synth_1

launch_runs -jobs 8 clk_wiz_1_synth_1
[Wed Nov  1 10:55:47 2023] Launched clk_wiz_1_synth_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/sim_scripts -ip_user_files_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files -ipstatic_source_dir C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/modelsim} {questa=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/questa} {riviera=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/riviera} {activehdl=C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/synth_1

launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Nov  1 10:56:09 2023] Launched clk_wiz_1_synth_1, synth_1...
Run output will be captured here:
clk_wiz_1_synth_1: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/clk_wiz_1_synth_1/runme.log
synth_1: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/synth_1/runme.log
[Wed Nov  1 10:56:09 2023] Launched impl_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Nov  1 11:12:21 2023] Launched impl_1...
Run output will be captured here: C:/projects/vivado20192/ZED_AD9361_Sean_2019_2_065/soc_prj/zed_9361/zed_9361.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 11:14:00 2023...
