{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v " "Source file: C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1523758987152 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1523758987152 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v " "Source file: C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1523758988415 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1523758988415 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v " "Source file: C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1523758989582 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1523758989582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523758991793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523758991839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 23:23:11 2018 " "Processing started: Sat Apr 14 23:23:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523758991839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523758991839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPALU -c FPALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523758991839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523758996983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523758996983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU " "Found entity 1: FPALU" {  } { { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/TopDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Decoder7.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/Decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_s.v 3 3 " "Found 3 design units, including 3 entities, in source file sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_alt_sqrt_block_ocb " "Found entity 1: sqrt_s_alt_sqrt_block_ocb" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044508 ""} { "Info" "ISGN_ENTITY_NAME" "2 sqrt_s_altfp_sqrt_i9e " "Found entity 2: sqrt_s_altfp_sqrt_i9e" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 1081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044508 ""} { "Info" "ISGN_ENTITY_NAME" "3 sqrt_s " "Found entity 3: sqrt_s" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_s.v 2 2 " "Found 2 design units, including 2 entities, in source file mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s_altfp_mult_maq " "Found entity 1: mul_s_altfp_mult_maq" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044630 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_s " "Found entity 2: mul_s" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_s.v 3 3 " "Found 3 design units, including 3 entities, in source file div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s_altfp_div_pst_b2h " "Found entity 1: div_s_altfp_div_pst_b2h" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044736 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_s_altfp_div_3rj " "Found entity 2: div_s_altfp_div_3rj" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044736 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_s " "Found entity 3: div_s" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_comp.v 2 2 " "Found 2 design units, including 2 entities, in source file c_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_comp_altfp_compare_mob " "Found entity 1: c_comp_altfp_compare_mob" {  } { { "c_comp.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044834 ""} { "Info" "ISGN_ENTITY_NAME" "2 c_comp " "Found entity 2: c_comp" {  } { { "c_comp.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_w_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_altbarrel_shift_kof " "Found entity 1: cvt_w_s_altbarrel_shift_kof" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044943 ""} { "Info" "ISGN_ENTITY_NAME" "2 cvt_w_s_altfp_convert_e1p " "Found entity 2: cvt_w_s_altfp_convert_e1p" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044943 ""} { "Info" "ISGN_ENTITY_NAME" "3 cvt_w_s " "Found entity 3: cvt_w_s" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759044943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759044943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_w.v 12 12 " "Found 12 design units, including 12 entities, in source file cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_altbarrel_shift_fof " "Found entity 1: cvt_s_w_altbarrel_shift_fof" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "2 cvt_s_w_altpriority_encoder_3e8 " "Found entity 2: cvt_s_w_altpriority_encoder_3e8" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "3 cvt_s_w_altpriority_encoder_6e8 " "Found entity 3: cvt_s_w_altpriority_encoder_6e8" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "4 cvt_s_w_altpriority_encoder_be8 " "Found entity 4: cvt_s_w_altpriority_encoder_be8" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "5 cvt_s_w_altpriority_encoder_rf8 " "Found entity 5: cvt_s_w_altpriority_encoder_rf8" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "6 cvt_s_w_altpriority_encoder_3v7 " "Found entity 6: cvt_s_w_altpriority_encoder_3v7" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "7 cvt_s_w_altpriority_encoder_6v7 " "Found entity 7: cvt_s_w_altpriority_encoder_6v7" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "8 cvt_s_w_altpriority_encoder_bv7 " "Found entity 8: cvt_s_w_altpriority_encoder_bv7" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "9 cvt_s_w_altpriority_encoder_r08 " "Found entity 9: cvt_s_w_altpriority_encoder_r08" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "10 cvt_s_w_altpriority_encoder_qb6 " "Found entity 10: cvt_s_w_altpriority_encoder_qb6" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "11 cvt_s_w_altfp_convert_7qm " "Found entity 11: cvt_s_w_altfp_convert_7qm" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""} { "Info" "ISGN_ENTITY_NAME" "12 cvt_s_w " "Found entity 12: cvt_s_w" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759045125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_altbarrel_shift_ltd " "Found entity 1: add_sub_altbarrel_shift_ltd" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_altbarrel_shift_aeb " "Found entity 2: add_sub_altbarrel_shift_aeb" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_sub_altpriority_encoder_3e8 " "Found entity 3: add_sub_altpriority_encoder_3e8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_sub_altpriority_encoder_6e8 " "Found entity 4: add_sub_altpriority_encoder_6e8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_sub_altpriority_encoder_be8 " "Found entity 5: add_sub_altpriority_encoder_be8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_sub_altpriority_encoder_3v7 " "Found entity 6: add_sub_altpriority_encoder_3v7" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_sub_altpriority_encoder_6v7 " "Found entity 7: add_sub_altpriority_encoder_6v7" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_sub_altpriority_encoder_bv7 " "Found entity 8: add_sub_altpriority_encoder_bv7" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_sub_altpriority_encoder_r08 " "Found entity 9: add_sub_altpriority_encoder_r08" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_sub_altpriority_encoder_rf8 " "Found entity 10: add_sub_altpriority_encoder_rf8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_sub_altpriority_encoder_qb6 " "Found entity 11: add_sub_altpriority_encoder_qb6" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_sub_altpriority_encoder_nh8 " "Found entity 12: add_sub_altpriority_encoder_nh8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_sub_altpriority_encoder_qh8 " "Found entity 13: add_sub_altpriority_encoder_qh8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_sub_altpriority_encoder_vh8 " "Found entity 14: add_sub_altpriority_encoder_vh8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_sub_altpriority_encoder_fj8 " "Found entity 15: add_sub_altpriority_encoder_fj8" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_sub_altpriority_encoder_n28 " "Found entity 16: add_sub_altpriority_encoder_n28" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_sub_altpriority_encoder_q28 " "Found entity 17: add_sub_altpriority_encoder_q28" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_sub_altpriority_encoder_v28 " "Found entity 18: add_sub_altpriority_encoder_v28" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_sub_altpriority_encoder_f48 " "Found entity 19: add_sub_altpriority_encoder_f48" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_sub_altpriority_encoder_e48 " "Found entity 20: add_sub_altpriority_encoder_e48" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_sub_altfp_add_sub_dsm " "Found entity 21: add_sub_altfp_add_sub_dsm" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""} { "Info" "ISGN_ENTITY_NAME" "22 add_sub " "Found entity 22: add_sub" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759045422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs_s.v 2 2 " "Found 2 design units, including 2 entities, in source file abs_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs_s_altfp_abs_lcg " "Found entity 1: abs_s_altfp_abs_lcg" {  } { { "abs_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/abs_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045527 ""} { "Info" "ISGN_ENTITY_NAME" "2 abs_s " "Found entity 2: abs_s" {  } { { "abs_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/abs_s.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759045527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpalu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpalu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU_tb " "Found entity 1: FPALU_tb" {  } { { "FPALU_tb.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759045567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759045567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPALU " "Elaborating entity \"FPALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523759051095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add1 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add1\"" {  } { { "FPALU.v" "add1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altfp_add_sub_dsm add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component " "Elaborating entity \"add_sub_altfp_add_sub_dsm\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\"" {  } { { "add_sub.v" "add_sub_altfp_add_sub_dsm_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altbarrel_shift_ltd add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"add_sub_altbarrel_shift_ltd\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "add_sub.v" "lbarrel_shift" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altbarrel_shift_aeb add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"add_sub_altbarrel_shift_aeb\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "add_sub.v" "rbarrel_shift" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_qb6 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"add_sub_altpriority_encoder_qb6\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "add_sub.v" "leading_zeroes_cnt" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_r08 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"add_sub_altpriority_encoder_r08\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "add_sub.v" "altpriority_encoder7" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_be8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"add_sub_altpriority_encoder_be8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "add_sub.v" "altpriority_encoder10" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_6e8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_be8:altpriority_encoder10\|add_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"add_sub_altpriority_encoder_6e8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_be8:altpriority_encoder10\|add_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "add_sub.v" "altpriority_encoder11" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_3e8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_be8:altpriority_encoder10\|add_sub_altpriority_encoder_6e8:altpriority_encoder11\|add_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"add_sub_altpriority_encoder_3e8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_be8:altpriority_encoder10\|add_sub_altpriority_encoder_6e8:altpriority_encoder11\|add_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "add_sub.v" "altpriority_encoder13" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_bv7 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"add_sub_altpriority_encoder_bv7\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "add_sub.v" "altpriority_encoder9" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_6v7 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_bv7:altpriority_encoder9\|add_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"add_sub_altpriority_encoder_6v7\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_bv7:altpriority_encoder9\|add_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "add_sub.v" "altpriority_encoder15" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_3v7 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_bv7:altpriority_encoder9\|add_sub_altpriority_encoder_6v7:altpriority_encoder15\|add_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"add_sub_altpriority_encoder_3v7\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_r08:altpriority_encoder7\|add_sub_altpriority_encoder_bv7:altpriority_encoder9\|add_sub_altpriority_encoder_6v7:altpriority_encoder15\|add_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "add_sub.v" "altpriority_encoder17" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_rf8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"add_sub_altpriority_encoder_rf8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|add_sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "add_sub.v" "altpriority_encoder8" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759051983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_e48 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"add_sub_altpriority_encoder_e48\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "add_sub.v" "trailing_zeros_cnt" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_fj8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"add_sub_altpriority_encoder_fj8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "add_sub.v" "altpriority_encoder21" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_vh8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\|add_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"add_sub_altpriority_encoder_vh8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\|add_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "add_sub.v" "altpriority_encoder23" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_qh8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\|add_sub_altpriority_encoder_vh8:altpriority_encoder23\|add_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"add_sub_altpriority_encoder_qh8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\|add_sub_altpriority_encoder_vh8:altpriority_encoder23\|add_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "add_sub.v" "altpriority_encoder25" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_nh8 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\|add_sub_altpriority_encoder_vh8:altpriority_encoder23\|add_sub_altpriority_encoder_qh8:altpriority_encoder25\|add_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"add_sub_altpriority_encoder_nh8\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_fj8:altpriority_encoder21\|add_sub_altpriority_encoder_vh8:altpriority_encoder23\|add_sub_altpriority_encoder_qh8:altpriority_encoder25\|add_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "add_sub.v" "altpriority_encoder27" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_f48 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"add_sub_altpriority_encoder_f48\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "add_sub.v" "altpriority_encoder22" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_v28 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\|add_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"add_sub_altpriority_encoder_v28\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\|add_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "add_sub.v" "altpriority_encoder30" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759052918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_q28 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\|add_sub_altpriority_encoder_v28:altpriority_encoder30\|add_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"add_sub_altpriority_encoder_q28\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\|add_sub_altpriority_encoder_v28:altpriority_encoder30\|add_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "add_sub.v" "altpriority_encoder32" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_altpriority_encoder_n28 add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\|add_sub_altpriority_encoder_v28:altpriority_encoder30\|add_sub_altpriority_encoder_q28:altpriority_encoder32\|add_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"add_sub_altpriority_encoder_n28\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|add_sub_altpriority_encoder_f48:altpriority_encoder22\|add_sub_altpriority_encoder_v28:altpriority_encoder30\|add_sub_altpriority_encoder_q28:altpriority_encoder32\|add_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "add_sub.v" "altpriority_encoder34" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1\"" {  } { { "add_sub.v" "add_sub1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1877 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053454 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1877 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759053454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_soe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759053672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759053672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3\"" {  } { { "add_sub.v" "add_sub3" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1927 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759053903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759053903 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1927 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759053903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759054119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759054119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4\"" {  } { { "add_sub.v" "add_sub4" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1952 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054249 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1952 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759054249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759054473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759054473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5\"" {  } { { "add_sub.v" "add_sub5" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1977 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759054605 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 1977 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759054605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_pdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759054809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759054809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759054827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "add_sub.v" "man_2comp_res_lower" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2020 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055017 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2020 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759055017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6i " "Found entity 1: add_sub_p6i" {  } { { "db/add_sub_p6i.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_p6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759055231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759055231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6i add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated " "Elaborating entity \"add_sub_p6i\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "add_sub.v" "man_2comp_res_upper0" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055362 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759055362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unh " "Found entity 1: add_sub_unh" {  } { { "db/add_sub_unh.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_unh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759055592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759055592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unh add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated " "Elaborating entity \"add_sub_unh\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "add_sub.v" "man_2comp_res_upper1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2054 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759055714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759055714 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2054 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759055714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "add_sub.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759056147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759056152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056152 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759056152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759056384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759056384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759056401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "add_sub.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759056505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759056511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759056511 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759056511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759056735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759056735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759056753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add_sub.v" "trailing_zeros_limit_comparator" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057109 ""}  } { { "add_sub.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v" 2181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759057109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759057317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759057317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s mul_s:mul1 " "Elaborating entity \"mul_s\" for hierarchy \"mul_s:mul1\"" {  } { { "FPALU.v" "mul1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s_altfp_mult_maq mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component " "Elaborating entity \"mul_s_altfp_mult_maq\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\"" {  } { { "mul_s.v" "mul_s_altfp_mult_maq_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mul_s.v" "exp_add_adder" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057494 ""}  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759057494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_a9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759057713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759057713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mul_s.v" "exp_adj_adder" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 439 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759057842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759057842 ""}  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 439 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759057842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_kka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759058059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759058059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mul_s.v" "exp_bias_subtr" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058185 ""}  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759058185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759058402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759058402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\"" {  } { { "mul_s.v" "man_round_adder" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\"" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 488 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759058533 ""}  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 488 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759058533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759058761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759058761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759058779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult\"" {  } { { "mul_s.v" "man_product2_mult" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759059202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult\"" {  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759059206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759059206 ""}  } { { "mul_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759059206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_ncs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759059457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759059457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"mul_s:mul1\|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759059479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s div_s:div1 " "Elaborating entity \"div_s\" for hierarchy \"div_s:div1\"" {  } { { "FPALU.v" "div1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759059580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s_altfp_div_3rj div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component " "Elaborating entity \"div_s_altfp_div_3rj\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\"" {  } { { "div_s.v" "div_s_altfp_div_3rj_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759059608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s_altfp_div_pst_b2h div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1 " "Elaborating entity \"div_s_altfp_div_pst_b2h\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\"" {  } { { "div_s.v" "altfp_div_pst1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759059632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "div_s.v" "altsyncram3" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759060122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759060127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s.hex " "Parameter \"init_file\" = \"div_s.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060128 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759060128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3v " "Found entity 1: altsyncram_p3v" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759060402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759060402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3v div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated " "Elaborating entity \"altsyncram_p3v\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759060429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "div_s.v" "bias_addition" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759060755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 712 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759060764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759060764 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 712 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759060764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_mhi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759061002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759061002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "div_s.v" "exp_sub" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061140 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759061140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759061372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759061372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "div_s.v" "quotient_process" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 764 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061509 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 764 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759061509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3bf " "Found entity 1: add_sub_3bf" {  } { { "db/add_sub_3bf.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_3bf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759061746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759061746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3bf div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_3bf:auto_generated " "Elaborating entity \"add_sub_3bf\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_3bf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "div_s.v" "remainder_sub_0" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 789 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759061900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759061900 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 789 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759061900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b1f " "Found entity 1: add_sub_b1f" {  } { { "db/add_sub_b1f.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_b1f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759062135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759062135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b1f div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_b1f:auto_generated " "Elaborating entity \"add_sub_b1f\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_b1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "div_s.v" "cmpr2" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 815 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062273 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 815 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759062273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5gg " "Found entity 1: cmpr_5gg" {  } { { "db/cmpr_5gg.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_5gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759062485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759062485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5gg div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_5gg:auto_generated " "Elaborating entity \"cmpr_5gg\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_5gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "div_s.v" "a1_prod" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 837 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759062630 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 837 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759062630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k5s " "Found entity 1: mult_k5s" {  } { { "db/mult_k5s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_k5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759062877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759062877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_k5s div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod\|mult_k5s:auto_generated " "Elaborating entity \"mult_k5s\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:a1_prod\|mult_k5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759062902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "div_s.v" "b1_prod" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 863 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063014 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 863 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759063014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5s " "Found entity 1: mult_i5s" {  } { { "db/mult_i5s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_i5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759063258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759063258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5s div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod\|mult_i5s:auto_generated " "Elaborating entity \"mult_i5s\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:b1_prod\|mult_i5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "div_s.v" "q_partial_0" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063389 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759063389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r5s " "Found entity 1: mult_r5s" {  } { { "db/mult_r5s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_r5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759063662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759063662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_r5s div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated " "Elaborating entity \"mult_r5s\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "div_s.v" "remainder_mult_0" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 941 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759063912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759063913 ""}  } { { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 941 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759063913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5s " "Found entity 1: mult_p5s" {  } { { "db/mult_p5s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_p5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759064162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759064162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p5s div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_p5s:auto_generated " "Elaborating entity \"mult_p5s\" for hierarchy \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_p5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s sqrt_s:sqrt1 " "Elaborating entity \"sqrt_s\" for hierarchy \"sqrt_s:sqrt1\"" {  } { { "FPALU.v" "sqrt1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s_altfp_sqrt_i9e sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component " "Elaborating entity \"sqrt_s_altfp_sqrt_i9e\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\"" {  } { { "sqrt_s.v" "sqrt_s_altfp_sqrt_i9e_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s_alt_sqrt_block_ocb sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2 " "Elaborating entity \"sqrt_s_alt_sqrt_block_ocb\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\"" {  } { { "sqrt_s.v" "alt_sqrt_block2" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "sqrt_s.v" "add_sub10" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064406 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759064406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ged.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ged.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ged " "Found entity 1: add_sub_ged" {  } { { "db/add_sub_ged.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_ged.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759064623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759064623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ged sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_ged:auto_generated " "Elaborating entity \"add_sub_ged\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_ged:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "sqrt_s.v" "add_sub11" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759064746 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759064746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ofd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ofd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ofd " "Found entity 1: add_sub_ofd" {  } { { "db/add_sub_ofd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_ofd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759064956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759064956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ofd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_ofd:auto_generated " "Elaborating entity \"add_sub_ofd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_ofd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759064977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "sqrt_s.v" "add_sub12" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 442 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065083 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 442 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759065083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pfd " "Found entity 1: add_sub_pfd" {  } { { "db/add_sub_pfd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_pfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759065290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759065290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pfd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_pfd:auto_generated " "Elaborating entity \"add_sub_pfd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_pfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "sqrt_s.v" "add_sub13" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 467 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065414 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 467 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759065414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfd " "Found entity 1: add_sub_qfd" {  } { { "db/add_sub_qfd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_qfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759065615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759065615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qfd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_qfd:auto_generated " "Elaborating entity \"add_sub_qfd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_qfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "sqrt_s.v" "add_sub14" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759065760 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759065760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfd " "Found entity 1: add_sub_rfd" {  } { { "db/add_sub_rfd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_rfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759065969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759065969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rfd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_rfd:auto_generated " "Elaborating entity \"add_sub_rfd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_rfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759065991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "sqrt_s.v" "add_sub15" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759066090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 517 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759066099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066099 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 517 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759066099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sfd " "Found entity 1: add_sub_sfd" {  } { { "db/add_sub_sfd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_sfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759066308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759066308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sfd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_sfd:auto_generated " "Elaborating entity \"add_sub_sfd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_sfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759066330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "sqrt_s.v" "add_sub19" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759066718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759066728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759066728 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759066728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfd " "Found entity 1: add_sub_tfd" {  } { { "db/add_sub_tfd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_tfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759066931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759066931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tfd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_tfd:auto_generated " "Elaborating entity \"add_sub_tfd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_tfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759066954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "sqrt_s.v" "add_sub20" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067064 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759067064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufd " "Found entity 1: add_sub_ufd" {  } { { "db/add_sub_ufd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_ufd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759067270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759067270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ufd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_ufd:auto_generated " "Elaborating entity \"add_sub_ufd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_ufd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "sqrt_s.v" "add_sub21" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067399 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759067399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfd " "Found entity 1: add_sub_vfd" {  } { { "db/add_sub_vfd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_vfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759067608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759067608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vfd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_vfd:auto_generated " "Elaborating entity \"add_sub_vfd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_vfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "sqrt_s.v" "add_sub22" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759067734 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759067734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gd " "Found entity 1: add_sub_0gd" {  } { { "db/add_sub_0gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_0gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759067943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759067943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_0gd:auto_generated " "Elaborating entity \"add_sub_0gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_0gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759067966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "sqrt_s.v" "add_sub23" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 717 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068076 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 717 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759068076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1gd " "Found entity 1: add_sub_1gd" {  } { { "db/add_sub_1gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_1gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759068285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759068285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_1gd:auto_generated " "Elaborating entity \"add_sub_1gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_1gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "sqrt_s.v" "add_sub24" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068422 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759068422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2gd " "Found entity 1: add_sub_2gd" {  } { { "db/add_sub_2gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_2gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759068635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759068635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_2gd:auto_generated " "Elaborating entity \"add_sub_2gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_2gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "sqrt_s.v" "add_sub25" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759068770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759068770 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759068770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3gd " "Found entity 1: add_sub_3gd" {  } { { "db/add_sub_3gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_3gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759068989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759068989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_3gd:auto_generated " "Elaborating entity \"add_sub_3gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_3gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "sqrt_s.v" "add_sub26" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069124 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759069124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4gd " "Found entity 1: add_sub_4gd" {  } { { "db/add_sub_4gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_4gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759069338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759069338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_4gd:auto_generated " "Elaborating entity \"add_sub_4gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_4gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "sqrt_s.v" "add_sub27" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 817 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069477 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 817 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759069477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5gd " "Found entity 1: add_sub_5gd" {  } { { "db/add_sub_5gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_5gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759069696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759069696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_5gd:auto_generated " "Elaborating entity \"add_sub_5gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_5gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "sqrt_s.v" "add_sub28" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759069837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759069837 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759069837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6gd " "Found entity 1: add_sub_6gd" {  } { { "db/add_sub_6gd.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_6gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759070050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759070050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6gd sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_6gd:auto_generated " "Elaborating entity \"add_sub_6gd\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_6gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "sqrt_s.v" "add_sub4" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070183 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759070183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aed " "Found entity 1: add_sub_aed" {  } { { "db/add_sub_aed.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_aed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759070396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759070396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aed sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_aed:auto_generated " "Elaborating entity \"add_sub_aed\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_aed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "sqrt_s.v" "add_sub5" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 892 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070532 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 892 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759070532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bed " "Found entity 1: add_sub_bed" {  } { { "db/add_sub_bed.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_bed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759070753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759070753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bed sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_bed:auto_generated " "Elaborating entity \"add_sub_bed\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_bed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "sqrt_s.v" "add_sub6" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 917 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759070903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759070903 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 917 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759070903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ced.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ced.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ced " "Found entity 1: add_sub_ced" {  } { { "db/add_sub_ced.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_ced.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759071112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759071112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ced sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_ced:auto_generated " "Elaborating entity \"add_sub_ced\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_ced:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "sqrt_s.v" "add_sub7" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 942 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071247 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 942 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759071247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ded.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ded.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ded " "Found entity 1: add_sub_ded" {  } { { "db/add_sub_ded.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_ded.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759071467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759071467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ded sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_ded:auto_generated " "Elaborating entity \"add_sub_ded\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_ded:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "sqrt_s.v" "add_sub8" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071609 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759071609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eed " "Found entity 1: add_sub_eed" {  } { { "db/add_sub_eed.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_eed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759071828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759071828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eed sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_eed:auto_generated " "Elaborating entity \"add_sub_eed\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_eed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "sqrt_s.v" "add_sub9" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 992 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759071966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759071966 ""}  } { { "sqrt_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v" 992 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759071966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fed " "Found entity 1: add_sub_fed" {  } { { "db/add_sub_fed.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_fed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759072185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759072185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fed sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_fed:auto_generated " "Elaborating entity \"add_sub_fed\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component\|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_fed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_s abs_s:abs1 " "Elaborating entity \"abs_s\" for hierarchy \"abs_s:abs1\"" {  } { { "FPALU.v" "abs1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_s_altfp_abs_lcg abs_s:abs1\|abs_s_altfp_abs_lcg:abs_s_altfp_abs_lcg_component " "Elaborating entity \"abs_s_altfp_abs_lcg\" for hierarchy \"abs_s:abs1\|abs_s_altfp_abs_lcg:abs_s_altfp_abs_lcg_component\"" {  } { { "abs_s.v" "abs_s_altfp_abs_lcg_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/abs_s.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_comp c_comp:c_comp1 " "Elaborating entity \"c_comp\" for hierarchy \"c_comp:c_comp1\"" {  } { { "FPALU.v" "c_comp1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_comp_altfp_compare_mob c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component " "Elaborating entity \"c_comp_altfp_compare_mob\" for hierarchy \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\"" {  } { { "c_comp.v" "c_comp_altfp_compare_mob_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1\"" {  } { { "c_comp.v" "cmpr1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1\"" {  } { { "c_comp.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759072639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759072639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759072639 ""}  } { { "c_comp.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759072639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rog " "Found entity 1: cmpr_rog" {  } { { "db/cmpr_rog.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_rog.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759072853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759072853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rog c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1\|cmpr_rog:auto_generated " "Elaborating entity \"cmpr_rog\" for hierarchy \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr1\|cmpr_rog:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759072879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4\"" {  } { { "c_comp.v" "cmpr4" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4\"" {  } { { "c_comp.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 262 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759073201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759073201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759073201 ""}  } { { "c_comp.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v" 262 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759073201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qog " "Found entity 1: cmpr_qog" {  } { { "db/cmpr_qog.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_qog.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759073413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759073413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qog c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4\|cmpr_qog:auto_generated " "Elaborating entity \"cmpr_qog\" for hierarchy \"c_comp:c_comp1\|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component\|lpm_compare:cmpr4\|cmpr_qog:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w cvt_s_w:cvt_s_w1 " "Elaborating entity \"cvt_s_w\" for hierarchy \"cvt_s_w:cvt_s_w1\"" {  } { { "FPALU.v" "cvt_s_w1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altfp_convert_7qm cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component " "Elaborating entity \"cvt_s_w_altfp_convert_7qm\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\"" {  } { { "cvt_s_w.v" "cvt_s_w_altfp_convert_7qm_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altbarrel_shift_fof cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"cvt_s_w_altbarrel_shift_fof\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "cvt_s_w.v" "altbarrel_shift5" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_qb6 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"cvt_s_w_altpriority_encoder_qb6\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "cvt_s_w.v" "altpriority_encoder2" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_rf8 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"cvt_s_w_altpriority_encoder_rf8\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "cvt_s_w.v" "altpriority_encoder10" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_be8 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"cvt_s_w_altpriority_encoder_be8\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "cvt_s_w.v" "altpriority_encoder11" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_6e8 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11\|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"cvt_s_w_altpriority_encoder_6e8\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11\|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "cvt_s_w.v" "altpriority_encoder13" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_3e8 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11\|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13\|cvt_s_w_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"cvt_s_w_altpriority_encoder_3e8\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10\|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11\|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder13\|cvt_s_w_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "cvt_s_w.v" "altpriority_encoder15" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_r08 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"cvt_s_w_altpriority_encoder_r08\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "cvt_s_w.v" "altpriority_encoder9" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_bv7 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"cvt_s_w_altpriority_encoder_bv7\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "cvt_s_w.v" "altpriority_encoder17" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759073978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_6v7 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17\|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"cvt_s_w_altpriority_encoder_6v7\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17\|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "cvt_s_w.v" "altpriority_encoder19" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_altpriority_encoder_3v7 cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17\|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19\|cvt_s_w_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"cvt_s_w_altpriority_encoder_3v7\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2\|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9\|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17\|cvt_s_w_altpriority_encoder_6v7:altpriority_encoder19\|cvt_s_w_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "cvt_s_w.v" "altpriority_encoder21" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\"" {  } { { "cvt_s_w.v" "add_sub1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\"" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074311 ""}  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759074311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_npe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_npe " "Found entity 1: add_sub_npe" {  } { { "db/add_sub_npe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_npe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759074531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759074531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_npe cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated " "Elaborating entity \"add_sub_npe\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\"" {  } { { "cvt_s_w.v" "add_sub3" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\"" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759074678 ""}  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759074678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpe " "Found entity 1: add_sub_cpe" {  } { { "db/add_sub_cpe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_cpe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759074901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759074901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpe cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\|add_sub_cpe:auto_generated " "Elaborating entity \"add_sub_cpe\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\|add_sub_cpe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759074931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\"" {  } { { "cvt_s_w.v" "add_sub6" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\"" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 700 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075048 ""}  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 700 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759075048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h8f " "Found entity 1: add_sub_h8f" {  } { { "db/add_sub_h8f.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_h8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759075271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759075271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h8f cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\|add_sub_h8f:auto_generated " "Elaborating entity \"add_sub_h8f\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\|add_sub_h8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "cvt_s_w.v" "add_sub8" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075530 ""}  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759075530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_boe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_boe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_boe " "Found entity 1: add_sub_boe" {  } { { "db/add_sub_boe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_boe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759075746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759075746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_boe cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_boe:auto_generated " "Elaborating entity \"add_sub_boe\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_boe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4\"" {  } { { "cvt_s_w.v" "cmpr4" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4\"" {  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759075892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759075892 ""}  } { { "cvt_s_w.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v" 776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759075892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oeg " "Found entity 1: cmpr_oeg" {  } { { "db/cmpr_oeg.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_oeg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759076106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759076106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oeg cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4\|cmpr_oeg:auto_generated " "Elaborating entity \"cmpr_oeg\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component\|lpm_compare:cmpr4\|cmpr_oeg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s cvt_w_s:cvt_w_s1 " "Elaborating entity \"cvt_w_s\" for hierarchy \"cvt_w_s:cvt_w_s1\"" {  } { { "FPALU.v" "cvt_w_s1" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s_altfp_convert_e1p cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component " "Elaborating entity \"cvt_w_s_altfp_convert_e1p\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\"" {  } { { "cvt_w_s.v" "cvt_w_s_altfp_convert_e1p_component" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s_altbarrel_shift_kof cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6 " "Elaborating entity \"cvt_w_s_altbarrel_shift_kof\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6\"" {  } { { "cvt_w_s.v" "altbarrel_shift6" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5\"" {  } { { "cvt_w_s.v" "add_sub5" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5\"" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 673 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076444 ""}  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 673 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759076444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9oe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9oe " "Found entity 1: add_sub_9oe" {  } { { "db/add_sub_9oe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_9oe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759076667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759076667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9oe cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5\|add_sub_9oe:auto_generated " "Elaborating entity \"add_sub_9oe\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub5\|add_sub_9oe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7\"" {  } { { "cvt_w_s.v" "add_sub7" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7\"" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 698 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759076823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759076824 ""}  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 698 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759076824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i8f " "Found entity 1: add_sub_i8f" {  } { { "db/add_sub_i8f.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_i8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759077059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759077059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i8f cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7\|add_sub_i8f:auto_generated " "Elaborating entity \"add_sub_i8f\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub7\|add_sub_i8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8\"" {  } { { "cvt_w_s.v" "add_sub8" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8\"" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077231 ""}  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759077231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k8f " "Found entity 1: add_sub_k8f" {  } { { "db/add_sub_k8f.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_k8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759077461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759077461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k8f cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8\|add_sub_k8f:auto_generated " "Elaborating entity \"add_sub_k8f\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub8\|add_sub_k8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9\"" {  } { { "cvt_w_s.v" "add_sub9" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9\"" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 748 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759077608 ""}  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 748 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759077608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qpe " "Found entity 1: add_sub_qpe" {  } { { "db/add_sub_qpe.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/add_sub_qpe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759077827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759077827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qpe cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9\|add_sub_qpe:auto_generated " "Elaborating entity \"add_sub_qpe\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_add_sub:add_sub9\|add_sub_qpe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759077861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2\"" {  } { { "cvt_w_s.v" "cmpr2" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759078083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2\"" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 799 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759078089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759078089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759078089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759078089 ""}  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 799 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759078089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_heg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_heg " "Found entity 1: cmpr_heg" {  } { { "db/cmpr_heg.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_heg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759078306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759078306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_heg cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2\|cmpr_heg:auto_generated " "Elaborating entity \"cmpr_heg\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:cmpr2\|cmpr_heg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759078340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare\"" {  } { { "cvt_w_s.v" "max_shift_compare" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759078556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare\"" {  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759078561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759078562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759078562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759078562 ""}  } { { "cvt_w_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v" 849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759078562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ieg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ieg " "Found entity 1: cmpr_ieg" {  } { { "db/cmpr_ieg.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_ieg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759078777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759078777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ieg cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare\|cmpr_ieg:auto_generated " "Elaborating entity \"cmpr_ieg\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component\|lpm_compare:max_shift_compare\|cmpr_ieg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759078808 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[0\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[1\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[2\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[3\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[4\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[5\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[6\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[7\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[8\] " "Synthesized away node \"div_s:div1\|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component\|div_s_altfp_div_pst_b2h:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_p3v:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_p3v.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_p3v.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 251 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1063 0 0 } } { "div_s.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v" 1117 0 0 } } { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759080785 "|FPALU|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1523759080785 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1523759080785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523759081974 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523759082387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523759082387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523759082387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523759082387 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1523759082387 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1523759082387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759083542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"add_sub:add1\|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759083542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759083542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759083542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523759083542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523759083542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_puu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_puu " "Found entity 1: shift_taps_puu" {  } { { "db/shift_taps_puu.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/shift_taps_puu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759083812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759083812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br91 " "Found entity 1: altsyncram_br91" {  } { { "db/altsyncram_br91.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/altsyncram_br91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759084219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759084219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759084667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759084667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523759085003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759085003 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523759086062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oCompResult GND " "Pin \"oCompResult\" is stuck at GND" {  } { { "FPALU.v" "" { Text "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523759086759 "|FPALU|oCompResult"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523759086759 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1920 " "1920 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523759087974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523759094213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523759094213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "787 " "Implemented 787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523759095472 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523759095472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "673 " "Implemented 673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523759095472 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523759095472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523759095472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523759095936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 23:24:55 2018 " "Processing ended: Sat Apr 14 23:24:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523759095936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523759095936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523759095936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523759095936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523759102095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523759102135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 23:24:59 2018 " "Processing started: Sat Apr 14 23:24:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523759102135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523759102135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPALU -c FPALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523759102135 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1523759103608 ""}
{ "Info" "0" "" "Project  = FPALU" {  } {  } 0 0 "Project  = FPALU" 0 0 "Fitter" 0 0 1523759103609 ""}
{ "Info" "0" "" "Revision = FPALU" {  } {  } 0 0 "Revision = FPALU" 0 0 "Fitter" 0 0 1523759103609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523759104267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523759104269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523759104304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523759104449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523759104449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523759105173 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523759105288 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523759108164 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523759108220 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523759108844 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1523759129124 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iclock~inputCLKENA0 367 global CLKCTRL_G10 " "iclock~inputCLKENA0 with 367 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1523759131054 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1523759131054 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523759131073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523759131084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523759131086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523759131089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523759131091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523759131091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523759131093 ""}
{ "Info" "ISTA_SDC_FOUND" "FPALU.out.sdc " "Reading SDC File: 'FPALU.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523759132402 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1523759132547 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1523759132548 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523759132548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523759132548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523759132548 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1523759132548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523759132637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523759132639 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523759132639 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523759132881 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1523759132881 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523759132896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523759144058 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1523759144626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:44 " "Fitter placement preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523759188148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523759257368 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523759259044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523759259044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523759261156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523759270517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523759270517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523759271290 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1523759271290 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523759271290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523759271294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.67 " "Total time spent on timing analysis during the Fitter is 1.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523759276132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523759276195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523759277500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523759277501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523759278773 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523759283603 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523759284250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/output_files/FPALU.fit.smsg " "Generated suppressed messages file C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/output_files/FPALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523759284607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 246 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2252 " "Peak virtual memory: 2252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523759289915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 23:28:09 2018 " "Processing ended: Sat Apr 14 23:28:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523759289915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:10 " "Elapsed time: 00:03:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523759289915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:15 " "Total CPU time (on all processors): 00:05:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523759289915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523759289915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523759293567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523759293610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 23:28:13 2018 " "Processing started: Sat Apr 14 23:28:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523759293610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523759293610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPALU -c FPALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523759293610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1523759297664 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523759308178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523759310213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 23:28:30 2018 " "Processing ended: Sat Apr 14 23:28:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523759310213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523759310213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523759310213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523759310213 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523759311179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523759314771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523759314821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 23:28:32 2018 " "Processing started: Sat Apr 14 23:28:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523759314821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759314821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPALU -c FPALU " "Command: quartus_sta FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759314821 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1523759316322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759322734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759322734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759322890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759322891 ""}
{ "Info" "ISTA_SDC_FOUND" "FPALU.out.sdc " "Reading SDC File: 'FPALU.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759324811 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759324949 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523759324950 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523759325069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.614 " "Worst-case setup slack is 13.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.614               0.000 clk  " "   13.614               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759325326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759325428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759325578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759325752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.864 " "Worst-case minimum pulse width slack is 8.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.864               0.000 clk  " "    8.864               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759325814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759325814 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759325838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759325838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759325838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759325838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 107.902 ns " "Worst Case Available Settling Time: 107.902 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759325838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759325838 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759325838 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523759325935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759326012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759328754 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.610 " "Worst-case setup slack is 13.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.610               0.000 clk  " "   13.610               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk  " "    0.323               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.823 " "Worst-case minimum pulse width slack is 8.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 clk  " "    8.823               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759329416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759329433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759329433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759329433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759329433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 108.077 ns " "Worst Case Available Settling Time: 108.077 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759329433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759329433 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329433 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523759329498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759329882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332099 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.325 " "Worst-case setup slack is 16.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.325               0.000 clk  " "   16.325               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 clk  " "    0.195               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.844 " "Worst-case minimum pulse width slack is 8.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.844               0.000 clk  " "    8.844               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759332713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332713 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759332731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759332731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759332731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759332731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 112.325 ns " "Worst Case Available Settling Time: 112.325 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759332731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759332731 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759332731 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523759332815 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.622 " "Worst-case setup slack is 16.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.622               0.000 clk  " "   16.622               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.834 " "Worst-case minimum pulse width slack is 8.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.834               0.000 clk  " "    8.834               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523759333616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759333634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759333634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759333634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759333634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 112.925 ns " "Worst Case Available Settling Time: 112.925 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759333634 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1523759333634 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759333634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759336726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759336738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523759337381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 23:28:57 2018 " "Processing ended: Sat Apr 14 23:28:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523759337381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523759337381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523759337381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759337381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523759342973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523759343022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 23:29:02 2018 " "Processing started: Sat Apr 14 23:29:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523759343022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523759343022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPALU -c FPALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523759343022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1523759349813 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1523759349986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPALU.svo C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/simulation/modelsim/ simulation " "Generated file FPALU.svo in folder \"C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523759351496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523759351923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 23:29:11 2018 " "Processing ended: Sat Apr 14 23:29:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523759351923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523759351923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523759351923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523759351923 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 265 s " "Quartus Prime Full Compilation was successful. 0 errors, 265 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523759352972 ""}
