placed { cell: "data[0]~FF" site: eft }
placed { cell: "DV~FF" site: eft }
placed { cell: "led_command~FF" site: eft }
placed { cell: "led_data~FF" site: eft }
placed { cell: "i[0]~FF" site: eft }
placed { cell: "transmitter_select[0]~FF" site: eft }
placed { cell: "data_length[0]~FF" site: eft }
placed { cell: "state[0]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[0]~FF" site: eft }
placed { cell: "RX_DV~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[0]~FF" site: eft }
placed { cell: "uart_rx/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uart_rx/r_SM_Main[0]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uart_rx/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[1]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[2]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[3]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[4]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[5]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[6]~FF" site: eft }
placed { cell: "uart_rx/r_RX_Byte[7]~FF" site: eft }
placed { cell: "uart_rx/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uart_rx/r_Bit_Index[2]~FF" site: eft }
placed { cell: "uart_rx/r_SM_Main[1]~FF" site: eft }
placed { cell: "uart_rx/r_SM_Main[2]~FF" site: eft }
placed { cell: "data[1]~FF" site: eft }
placed { cell: "data[2]~FF" site: eft }
placed { cell: "data[3]~FF" site: eft }
placed { cell: "data[4]~FF" site: eft }
placed { cell: "data[5]~FF" site: eft }
placed { cell: "data[6]~FF" site: eft }
placed { cell: "data[7]~FF" site: eft }
placed { cell: "i[1]~FF" site: eft }
placed { cell: "i[2]~FF" site: eft }
placed { cell: "i[3]~FF" site: eft }
placed { cell: "i[4]~FF" site: eft }
placed { cell: "i[5]~FF" site: eft }
placed { cell: "transmitter_select[1]~FF" site: eft }
placed { cell: "data_length[1]~FF" site: eft }
placed { cell: "data_length[2]~FF" site: eft }
placed { cell: "data_length[3]~FF" site: eft }
placed { cell: "data_length[4]~FF" site: eft }
placed { cell: "data_length[5]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[0]~FF" site: eft }
placed { cell: "tx1~FF" site: eft }
placed { cell: "uart_tx1/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[0]~FF" site: eft }
placed { cell: "uart_tx1/r_SM_Main[0]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uart_tx1/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uart_tx1/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uart_tx1/r_Bit_Index[2]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[1]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[2]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[3]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[4]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[5]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[6]~FF" site: eft }
placed { cell: "uart_tx1/r_TX_Data[7]~FF" site: eft }
placed { cell: "uart_tx1/r_SM_Main[1]~FF" site: eft }
placed { cell: "tx2~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[0]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[1]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[2]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[3]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[4]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[5]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[6]~FF" site: eft }
placed { cell: "uart_tx2/r_TX_Data[7]~FF" site: eft }
placed { cell: "state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_stop_trig~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_soft_reset_in~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_resetn~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_window_depth[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/address_counter[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/opcode[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/bit_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/word_count[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/module_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[30]~FF" site: eft }
placed { cell: "edb_top_inst/la0/crc_data_out[31]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/tu_trigger~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/capture_enable~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" site: eft }
placed { cell: "edb_top_inst/la0/biu_ready~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/data_from_biu[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/internal_register_select[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" site: eft }
placed { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[0]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" site: eft }
placed { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[1]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[2]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[3]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[4]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[5]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[6]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[7]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[8]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[9]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[10]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[11]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[12]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[13]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[14]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[15]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[16]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[17]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[18]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[19]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[20]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[21]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[22]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[23]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[24]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[25]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[26]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[27]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[28]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[29]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[30]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[31]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[32]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[33]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[34]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[35]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[36]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[37]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[38]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[39]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[40]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[41]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[42]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[43]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[44]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[45]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[46]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[47]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[48]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[49]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[50]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[51]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[52]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[53]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[54]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[55]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[56]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[57]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[58]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[59]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[60]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[61]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[62]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[63]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[64]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[65]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[66]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[67]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[68]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[69]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[70]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[71]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[72]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[73]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[74]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[75]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[76]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[77]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[78]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[79]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[80]~FF" site: eft }
placed { cell: "edb_top_inst/edb_user_dr[81]~FF" site: eft }
placed { cell: "clk" site: io }
placed { cell: "rx" site: io }
placed { cell: "tx1" site: io }
placed { cell: "tx2" site: io }
placed { cell: "led_command" site: io }
placed { cell: "led_data" site: io }
placed { cell: "jtag_inst1_CAPTURE" site: io }
placed { cell: "jtag_inst1_RESET" site: io }
placed { cell: "jtag_inst1_SEL" site: io }
placed { cell: "jtag_inst1_SHIFT" site: io }
placed { cell: "jtag_inst1_TCK" site: io }
placed { cell: "jtag_inst1_TDI" site: io }
placed { cell: "jtag_inst1_UPDATE" site: io }
placed { cell: "jtag_inst1_TDO" site: io }
placed { cell: "GND" site: eft }
placed { cell: "LUT__6745" site: eft }
placed { cell: "edb_top_inst/LUT__3533" site: efl }
placed { cell: "edb_top_inst/LUT__3534" site: efl }
placed { cell: "edb_top_inst/LUT__3535" site: efl }
placed { cell: "edb_top_inst/LUT__3536" site: efl }
placed { cell: "edb_top_inst/LUT__3537" site: eft }
placed { cell: "edb_top_inst/LUT__3538" site: eft }
placed { cell: "edb_top_inst/LUT__3539" site: eft }
placed { cell: "edb_top_inst/LUT__3540" site: efl }
placed { cell: "edb_top_inst/LUT__3541" site: efl }
placed { cell: "edb_top_inst/LUT__3542" site: efl }
placed { cell: "edb_top_inst/LUT__3543" site: eft }
placed { cell: "edb_top_inst/LUT__3544" site: efl }
placed { cell: "edb_top_inst/LUT__3545" site: eft }
placed { cell: "edb_top_inst/LUT__3546" site: efl }
placed { cell: "edb_top_inst/LUT__3547" site: eft }
placed { cell: "edb_top_inst/LUT__3548" site: efl }
placed { cell: "edb_top_inst/LUT__3549" site: efl }
placed { cell: "edb_top_inst/LUT__3550" site: eft }
placed { cell: "edb_top_inst/LUT__3551" site: eft }
placed { cell: "edb_top_inst/LUT__3552" site: efl }
placed { cell: "edb_top_inst/LUT__3553" site: efl }
placed { cell: "edb_top_inst/LUT__3554" site: efl }
placed { cell: "edb_top_inst/LUT__3555" site: eft }
placed { cell: "edb_top_inst/LUT__3556" site: eft }
placed { cell: "edb_top_inst/LUT__3557" site: efl }
placed { cell: "edb_top_inst/LUT__3558" site: eft }
placed { cell: "edb_top_inst/LUT__3559" site: eft }
placed { cell: "edb_top_inst/LUT__3560" site: efl }
placed { cell: "edb_top_inst/LUT__3561" site: eft }
placed { cell: "edb_top_inst/LUT__3562" site: efl }
placed { cell: "edb_top_inst/LUT__3563" site: eft }
placed { cell: "edb_top_inst/LUT__3564" site: eft }
placed { cell: "edb_top_inst/LUT__3565" site: eft }
placed { cell: "edb_top_inst/LUT__3566" site: eft }
placed { cell: "edb_top_inst/LUT__3567" site: efl }
placed { cell: "edb_top_inst/LUT__3568" site: eft }
placed { cell: "edb_top_inst/LUT__3569" site: eft }
placed { cell: "edb_top_inst/LUT__3570" site: efl }
placed { cell: "edb_top_inst/LUT__3571" site: efl }
placed { cell: "edb_top_inst/LUT__3572" site: efl }
placed { cell: "edb_top_inst/LUT__3573" site: eft }
placed { cell: "edb_top_inst/LUT__3574" site: efl }
placed { cell: "edb_top_inst/LUT__3575" site: eft }
placed { cell: "edb_top_inst/LUT__3576" site: eft }
placed { cell: "edb_top_inst/LUT__3577" site: efl }
placed { cell: "edb_top_inst/LUT__3578" site: efl }
placed { cell: "edb_top_inst/LUT__3579" site: eft }
placed { cell: "edb_top_inst/LUT__3581" site: efl }
placed { cell: "edb_top_inst/LUT__3582" site: efl }
placed { cell: "edb_top_inst/LUT__3583" site: efl }
placed { cell: "edb_top_inst/LUT__3584" site: efl }
placed { cell: "edb_top_inst/LUT__3586" site: eft }
placed { cell: "edb_top_inst/LUT__3587" site: eft }
placed { cell: "edb_top_inst/LUT__3588" site: efl }
placed { cell: "edb_top_inst/LUT__3589" site: efl }
placed { cell: "edb_top_inst/LUT__3590" site: efl }
placed { cell: "edb_top_inst/LUT__3591" site: efl }
placed { cell: "edb_top_inst/LUT__3592" site: efl }
placed { cell: "edb_top_inst/LUT__3593" site: efl }
placed { cell: "edb_top_inst/LUT__3594" site: efl }
placed { cell: "edb_top_inst/LUT__3595" site: efl }
placed { cell: "edb_top_inst/LUT__3596" site: efl }
placed { cell: "edb_top_inst/LUT__3597" site: efl }
placed { cell: "edb_top_inst/LUT__3598" site: efl }
placed { cell: "edb_top_inst/LUT__3601" site: efl }
placed { cell: "edb_top_inst/LUT__3602" site: efl }
placed { cell: "edb_top_inst/LUT__3603" site: efl }
placed { cell: "edb_top_inst/LUT__3604" site: efl }
placed { cell: "edb_top_inst/LUT__3605" site: efl }
placed { cell: "edb_top_inst/LUT__3606" site: efl }
placed { cell: "edb_top_inst/LUT__3608" site: efl }
placed { cell: "edb_top_inst/LUT__3609" site: efl }
placed { cell: "edb_top_inst/LUT__3610" site: eft }
placed { cell: "edb_top_inst/LUT__3611" site: efl }
placed { cell: "edb_top_inst/LUT__3612" site: efl }
placed { cell: "edb_top_inst/LUT__3614" site: eft }
placed { cell: "edb_top_inst/LUT__3615" site: efl }
placed { cell: "edb_top_inst/LUT__3616" site: efl }
placed { cell: "edb_top_inst/LUT__3617" site: efl }
placed { cell: "edb_top_inst/LUT__3618" site: efl }
placed { cell: "edb_top_inst/LUT__3619" site: efl }
placed { cell: "edb_top_inst/LUT__3620" site: efl }
placed { cell: "edb_top_inst/LUT__3621" site: efl }
placed { cell: "edb_top_inst/LUT__3622" site: efl }
placed { cell: "edb_top_inst/LUT__3623" site: efl }
placed { cell: "edb_top_inst/LUT__3624" site: efl }
placed { cell: "edb_top_inst/LUT__3625" site: eft }
placed { cell: "edb_top_inst/LUT__3626" site: efl }
placed { cell: "edb_top_inst/LUT__3627" site: efl }
placed { cell: "edb_top_inst/LUT__3628" site: eft }
placed { cell: "edb_top_inst/LUT__3629" site: eft }
placed { cell: "edb_top_inst/LUT__3630" site: efl }
placed { cell: "edb_top_inst/LUT__3631" site: efl }
placed { cell: "edb_top_inst/LUT__3632" site: efl }
placed { cell: "edb_top_inst/LUT__3633" site: efl }
placed { cell: "edb_top_inst/LUT__3634" site: eft }
placed { cell: "edb_top_inst/LUT__3635" site: eft }
placed { cell: "edb_top_inst/LUT__3636" site: efl }
placed { cell: "edb_top_inst/LUT__3637" site: efl }
placed { cell: "edb_top_inst/LUT__3638" site: eft }
placed { cell: "edb_top_inst/LUT__3639" site: eft }
placed { cell: "edb_top_inst/LUT__3640" site: eft }
placed { cell: "edb_top_inst/LUT__3641" site: efl }
placed { cell: "edb_top_inst/LUT__3642" site: eft }
placed { cell: "edb_top_inst/LUT__3644" site: efl }
placed { cell: "edb_top_inst/LUT__3645" site: eft }
placed { cell: "edb_top_inst/LUT__3647" site: eft }
placed { cell: "edb_top_inst/LUT__3648" site: efl }
placed { cell: "edb_top_inst/LUT__3649" site: efl }
placed { cell: "edb_top_inst/LUT__3650" site: efl }
placed { cell: "edb_top_inst/LUT__3651" site: efl }
placed { cell: "edb_top_inst/LUT__3652" site: eft }
placed { cell: "edb_top_inst/LUT__3653" site: efl }
placed { cell: "edb_top_inst/LUT__3654" site: eft }
placed { cell: "edb_top_inst/LUT__3655" site: efl }
placed { cell: "edb_top_inst/LUT__3656" site: efl }
placed { cell: "edb_top_inst/LUT__3657" site: efl }
placed { cell: "edb_top_inst/LUT__3658" site: efl }
placed { cell: "edb_top_inst/LUT__3659" site: eft }
placed { cell: "edb_top_inst/LUT__3661" site: eft }
placed { cell: "edb_top_inst/LUT__3662" site: eft }
placed { cell: "edb_top_inst/LUT__3664" site: efl }
placed { cell: "edb_top_inst/LUT__3665" site: eft }
placed { cell: "edb_top_inst/LUT__3666" site: efl }
placed { cell: "edb_top_inst/LUT__3667" site: efl }
placed { cell: "edb_top_inst/LUT__3668" site: eft }
placed { cell: "edb_top_inst/LUT__3669" site: efl }
placed { cell: "edb_top_inst/LUT__3670" site: efl }
placed { cell: "edb_top_inst/LUT__3671" site: efl }
placed { cell: "edb_top_inst/LUT__3672" site: eft }
placed { cell: "edb_top_inst/LUT__3673" site: efl }
placed { cell: "edb_top_inst/LUT__3674" site: eft }
placed { cell: "edb_top_inst/LUT__3675" site: efl }
placed { cell: "edb_top_inst/LUT__3676" site: efl }
placed { cell: "edb_top_inst/LUT__3677" site: efl }
placed { cell: "edb_top_inst/LUT__3678" site: efl }
placed { cell: "edb_top_inst/LUT__3679" site: eft }
placed { cell: "edb_top_inst/LUT__3680" site: efl }
placed { cell: "edb_top_inst/LUT__3681" site: efl }
placed { cell: "edb_top_inst/LUT__3682" site: efl }
placed { cell: "edb_top_inst/LUT__3683" site: efl }
placed { cell: "edb_top_inst/LUT__3684" site: efl }
placed { cell: "edb_top_inst/LUT__3685" site: efl }
placed { cell: "edb_top_inst/LUT__3686" site: efl }
placed { cell: "edb_top_inst/LUT__3687" site: eft }
placed { cell: "edb_top_inst/LUT__3688" site: eft }
placed { cell: "edb_top_inst/LUT__3689" site: efl }
placed { cell: "edb_top_inst/LUT__3690" site: eft }
placed { cell: "edb_top_inst/LUT__3691" site: eft }
placed { cell: "edb_top_inst/LUT__3692" site: efl }
placed { cell: "edb_top_inst/LUT__3693" site: eft }
placed { cell: "edb_top_inst/LUT__3694" site: efl }
placed { cell: "edb_top_inst/LUT__3695" site: efl }
placed { cell: "edb_top_inst/LUT__3696" site: eft }
placed { cell: "edb_top_inst/LUT__3697" site: efl }
placed { cell: "edb_top_inst/LUT__3712" site: efl }
placed { cell: "edb_top_inst/LUT__3714" site: efl }
placed { cell: "edb_top_inst/LUT__3716" site: eft }
placed { cell: "edb_top_inst/LUT__3718" site: eft }
placed { cell: "edb_top_inst/LUT__3720" site: eft }
placed { cell: "edb_top_inst/LUT__3722" site: eft }
placed { cell: "edb_top_inst/LUT__3724" site: eft }
placed { cell: "edb_top_inst/LUT__3726" site: eft }
placed { cell: "edb_top_inst/LUT__3728" site: efl }
placed { cell: "edb_top_inst/LUT__3730" site: eft }
placed { cell: "edb_top_inst/LUT__3732" site: eft }
placed { cell: "edb_top_inst/LUT__3752" site: eft }
placed { cell: "edb_top_inst/LUT__3754" site: efl }
placed { cell: "edb_top_inst/LUT__3757" site: eft }
placed { cell: "edb_top_inst/LUT__3759" site: eft }
placed { cell: "edb_top_inst/LUT__3761" site: eft }
placed { cell: "edb_top_inst/LUT__3763" site: eft }
placed { cell: "edb_top_inst/LUT__3765" site: eft }
placed { cell: "edb_top_inst/LUT__3767" site: efl }
placed { cell: "edb_top_inst/LUT__3769" site: efl }
placed { cell: "edb_top_inst/LUT__3771" site: efl }
placed { cell: "edb_top_inst/LUT__3773" site: eft }
placed { cell: "edb_top_inst/LUT__3775" site: efl }
placed { cell: "edb_top_inst/LUT__3777" site: efl }
placed { cell: "edb_top_inst/LUT__3779" site: eft }
placed { cell: "edb_top_inst/LUT__3780" site: eft }
placed { cell: "edb_top_inst/LUT__3781" site: eft }
placed { cell: "edb_top_inst/LUT__3783" site: efl }
placed { cell: "edb_top_inst/LUT__3784" site: eft }
placed { cell: "edb_top_inst/LUT__3785" site: eft }
placed { cell: "edb_top_inst/LUT__3787" site: eft }
placed { cell: "edb_top_inst/LUT__3788" site: eft }
placed { cell: "edb_top_inst/LUT__3789" site: eft }
placed { cell: "edb_top_inst/LUT__3792" site: efl }
placed { cell: "edb_top_inst/LUT__3532" site: eft }
placed { cell: "edb_top_inst/LUT__3793" site: eft }
placed { cell: "edb_top_inst/LUT__3794" site: eft }
placed { cell: "edb_top_inst/LUT__3796" site: efl }
placed { cell: "edb_top_inst/LUT__3797" site: efl }
placed { cell: "edb_top_inst/LUT__3799" site: eft }
placed { cell: "edb_top_inst/LUT__3800" site: eft }
placed { cell: "edb_top_inst/LUT__3802" site: eft }
placed { cell: "edb_top_inst/LUT__3803" site: efl }
placed { cell: "edb_top_inst/LUT__3805" site: eft }
placed { cell: "edb_top_inst/LUT__3806" site: eft }
placed { cell: "edb_top_inst/LUT__3808" site: efl }
placed { cell: "edb_top_inst/LUT__3809" site: efl }
placed { cell: "edb_top_inst/LUT__3811" site: eft }
placed { cell: "edb_top_inst/LUT__3812" site: eft }
placed { cell: "edb_top_inst/LUT__3814" site: eft }
placed { cell: "edb_top_inst/LUT__3815" site: eft }
placed { cell: "edb_top_inst/LUT__3817" site: efl }
placed { cell: "edb_top_inst/LUT__3818" site: efl }
placed { cell: "edb_top_inst/LUT__3820" site: efl }
placed { cell: "edb_top_inst/LUT__3821" site: efl }
placed { cell: "edb_top_inst/LUT__3823" site: eft }
placed { cell: "edb_top_inst/LUT__3824" site: eft }
placed { cell: "edb_top_inst/LUT__3826" site: efl }
placed { cell: "edb_top_inst/LUT__3828" site: eft }
placed { cell: "edb_top_inst/LUT__3830" site: eft }
placed { cell: "edb_top_inst/LUT__3831" site: eft }
placed { cell: "edb_top_inst/LUT__3833" site: efl }
placed { cell: "edb_top_inst/LUT__3835" site: eft }
placed { cell: "edb_top_inst/LUT__3836" site: efl }
placed { cell: "edb_top_inst/LUT__3838" site: efl }
placed { cell: "edb_top_inst/LUT__3839" site: efl }
placed { cell: "edb_top_inst/LUT__3841" site: eft }
placed { cell: "edb_top_inst/LUT__3842" site: eft }
placed { cell: "edb_top_inst/LUT__3844" site: eft }
placed { cell: "edb_top_inst/LUT__3845" site: eft }
placed { cell: "edb_top_inst/LUT__3847" site: efl }
placed { cell: "edb_top_inst/LUT__3848" site: efl }
placed { cell: "edb_top_inst/LUT__3850" site: efl }
placed { cell: "edb_top_inst/LUT__3851" site: efl }
placed { cell: "edb_top_inst/LUT__3853" site: eft }
placed { cell: "edb_top_inst/LUT__3854" site: eft }
placed { cell: "edb_top_inst/LUT__3856" site: eft }
placed { cell: "edb_top_inst/LUT__3857" site: eft }
placed { cell: "edb_top_inst/LUT__3859" site: efl }
placed { cell: "edb_top_inst/LUT__3860" site: efl }
placed { cell: "edb_top_inst/LUT__3862" site: eft }
placed { cell: "edb_top_inst/LUT__3863" site: eft }
placed { cell: "edb_top_inst/LUT__3865" site: eft }
placed { cell: "edb_top_inst/LUT__3866" site: eft }
placed { cell: "edb_top_inst/LUT__3868" site: efl }
placed { cell: "edb_top_inst/LUT__3870" site: efl }
placed { cell: "edb_top_inst/LUT__3871" site: efl }
placed { cell: "edb_top_inst/LUT__3873" site: eft }
placed { cell: "edb_top_inst/LUT__3875" site: efl }
placed { cell: "edb_top_inst/LUT__3877" site: efl }
placed { cell: "edb_top_inst/LUT__3879" site: efl }
placed { cell: "edb_top_inst/LUT__3881" site: eft }
placed { cell: "edb_top_inst/LUT__3883" site: eft }
placed { cell: "edb_top_inst/LUT__3885" site: eft }
placed { cell: "edb_top_inst/LUT__3887" site: efl }
placed { cell: "edb_top_inst/LUT__3889" site: efl }
placed { cell: "edb_top_inst/LUT__3891" site: eft }
placed { cell: "edb_top_inst/LUT__3893" site: eft }
placed { cell: "edb_top_inst/LUT__3895" site: eft }
placed { cell: "edb_top_inst/LUT__3897" site: eft }
placed { cell: "edb_top_inst/LUT__3899" site: eft }
placed { cell: "edb_top_inst/LUT__3900" site: eft }
placed { cell: "edb_top_inst/LUT__3902" site: efl }
placed { cell: "edb_top_inst/LUT__3903" site: efl }
placed { cell: "edb_top_inst/LUT__3906" site: eft }
placed { cell: "edb_top_inst/LUT__3908" site: eft }
placed { cell: "edb_top_inst/LUT__3910" site: eft }
placed { cell: "edb_top_inst/LUT__3914" site: efl }
placed { cell: "edb_top_inst/LUT__3916" site: efl }
placed { cell: "edb_top_inst/LUT__3918" site: efl }
placed { cell: "edb_top_inst/LUT__3920" site: eft }
placed { cell: "edb_top_inst/LUT__3923" site: eft }
placed { cell: "edb_top_inst/LUT__3925" site: efl }
placed { cell: "edb_top_inst/LUT__3927" site: efl }
placed { cell: "edb_top_inst/LUT__3930" site: efl }
placed { cell: "edb_top_inst/LUT__3933" site: efl }
placed { cell: "edb_top_inst/LUT__3934" site: efl }
placed { cell: "edb_top_inst/LUT__3935" site: efl }
placed { cell: "edb_top_inst/LUT__3937" site: efl }
placed { cell: "edb_top_inst/LUT__3938" site: efl }
placed { cell: "edb_top_inst/LUT__3939" site: eft }
placed { cell: "edb_top_inst/LUT__3942" site: efl }
placed { cell: "edb_top_inst/LUT__3947" site: eft }
placed { cell: "edb_top_inst/LUT__3948" site: eft }
placed { cell: "edb_top_inst/LUT__3949" site: eft }
placed { cell: "edb_top_inst/LUT__3981" site: efl }
placed { cell: "edb_top_inst/LUT__3982" site: efl }
placed { cell: "edb_top_inst/LUT__3983" site: eft }
placed { cell: "edb_top_inst/LUT__3984" site: efl }
placed { cell: "edb_top_inst/LUT__3992" site: efl }
placed { cell: "edb_top_inst/LUT__3993" site: efl }
placed { cell: "edb_top_inst/LUT__3994" site: eft }
placed { cell: "edb_top_inst/LUT__3995" site: eft }
placed { cell: "edb_top_inst/LUT__3999" site: eft }
placed { cell: "edb_top_inst/LUT__4000" site: eft }
placed { cell: "edb_top_inst/LUT__4001" site: efl }
placed { cell: "edb_top_inst/LUT__4007" site: efl }
placed { cell: "edb_top_inst/LUT__4008" site: efl }
placed { cell: "edb_top_inst/LUT__4009" site: efl }
placed { cell: "edb_top_inst/LUT__4015" site: eft }
placed { cell: "edb_top_inst/LUT__4016" site: eft }
placed { cell: "edb_top_inst/LUT__4017" site: eft }
placed { cell: "edb_top_inst/LUT__4018" site: eft }
placed { cell: "edb_top_inst/LUT__4026" site: eft }
placed { cell: "edb_top_inst/LUT__4027" site: efl }
placed { cell: "edb_top_inst/LUT__4028" site: efl }
placed { cell: "edb_top_inst/LUT__4029" site: efl }
placed { cell: "edb_top_inst/LUT__4035" site: efl }
placed { cell: "edb_top_inst/LUT__4036" site: efl }
placed { cell: "edb_top_inst/LUT__4037" site: efl }
placed { cell: "edb_top_inst/LUT__4038" site: efl }
placed { cell: "edb_top_inst/LUT__4039" site: eft }
placed { cell: "edb_top_inst/LUT__4040" site: eft }
placed { cell: "edb_top_inst/LUT__4041" site: eft }
placed { cell: "edb_top_inst/LUT__4042" site: eft }
placed { cell: "edb_top_inst/LUT__4043" site: efl }
placed { cell: "edb_top_inst/LUT__4044" site: eft }
placed { cell: "edb_top_inst/LUT__4045" site: efl }
placed { cell: "edb_top_inst/LUT__4046" site: efl }
placed { cell: "edb_top_inst/LUT__4047" site: eft }
placed { cell: "edb_top_inst/LUT__4048" site: efl }
placed { cell: "edb_top_inst/LUT__4049" site: efl }
placed { cell: "edb_top_inst/LUT__4050" site: eft }
placed { cell: "edb_top_inst/LUT__4051" site: eft }
placed { cell: "edb_top_inst/LUT__4052" site: eft }
placed { cell: "edb_top_inst/LUT__4053" site: eft }
placed { cell: "edb_top_inst/LUT__4054" site: eft }
placed { cell: "edb_top_inst/LUT__4056" site: eft }
placed { cell: "edb_top_inst/LUT__4057" site: efl }
placed { cell: "edb_top_inst/LUT__4058" site: efl }
placed { cell: "edb_top_inst/LUT__4059" site: eft }
placed { cell: "edb_top_inst/LUT__4060" site: eft }
placed { cell: "edb_top_inst/LUT__4061" site: efl }
placed { cell: "edb_top_inst/LUT__4062" site: eft }
placed { cell: "edb_top_inst/LUT__4063" site: eft }
placed { cell: "edb_top_inst/LUT__4064" site: efl }
placed { cell: "edb_top_inst/LUT__4066" site: eft }
placed { cell: "edb_top_inst/LUT__4067" site: eft }
placed { cell: "edb_top_inst/LUT__4068" site: eft }
placed { cell: "edb_top_inst/LUT__4069" site: eft }
placed { cell: "edb_top_inst/LUT__4070" site: eft }
placed { cell: "edb_top_inst/LUT__4071" site: eft }
placed { cell: "edb_top_inst/LUT__4072" site: eft }
placed { cell: "edb_top_inst/LUT__4073" site: eft }
placed { cell: "edb_top_inst/LUT__4074" site: eft }
placed { cell: "edb_top_inst/LUT__4075" site: eft }
placed { cell: "edb_top_inst/LUT__4076" site: eft }
placed { cell: "edb_top_inst/LUT__4077" site: eft }
placed { cell: "edb_top_inst/LUT__4078" site: efl }
placed { cell: "edb_top_inst/LUT__4112" site: efl }
placed { cell: "edb_top_inst/LUT__4113" site: efl }
placed { cell: "edb_top_inst/LUT__4114" site: efl }
placed { cell: "edb_top_inst/LUT__4115" site: efl }
placed { cell: "edb_top_inst/LUT__4116" site: efl }
placed { cell: "edb_top_inst/LUT__4117" site: eft }
placed { cell: "edb_top_inst/LUT__4118" site: efl }
placed { cell: "edb_top_inst/LUT__4119" site: efl }
placed { cell: "edb_top_inst/LUT__4120" site: efl }
placed { cell: "edb_top_inst/LUT__4121" site: eft }
placed { cell: "edb_top_inst/LUT__4122" site: eft }
placed { cell: "edb_top_inst/LUT__4123" site: efl }
placed { cell: "edb_top_inst/LUT__4124" site: eft }
placed { cell: "edb_top_inst/LUT__4125" site: eft }
placed { cell: "edb_top_inst/LUT__4126" site: efl }
placed { cell: "edb_top_inst/LUT__4127" site: efl }
placed { cell: "edb_top_inst/LUT__4128" site: efl }
placed { cell: "edb_top_inst/LUT__4129" site: efl }
placed { cell: "edb_top_inst/LUT__4130" site: efl }
placed { cell: "edb_top_inst/LUT__4131" site: efl }
placed { cell: "edb_top_inst/LUT__4133" site: efl }
placed { cell: "edb_top_inst/LUT__4134" site: eft }
placed { cell: "edb_top_inst/LUT__4135" site: eft }
placed { cell: "edb_top_inst/LUT__4136" site: eft }
placed { cell: "edb_top_inst/LUT__4137" site: eft }
placed { cell: "edb_top_inst/LUT__4138" site: eft }
placed { cell: "edb_top_inst/LUT__4139" site: eft }
placed { cell: "edb_top_inst/LUT__4140" site: efl }
placed { cell: "edb_top_inst/LUT__4141" site: eft }
placed { cell: "edb_top_inst/LUT__4143" site: eft }
placed { cell: "edb_top_inst/LUT__4144" site: eft }
placed { cell: "edb_top_inst/LUT__4145" site: eft }
placed { cell: "edb_top_inst/LUT__4146" site: eft }
placed { cell: "edb_top_inst/LUT__4147" site: eft }
placed { cell: "edb_top_inst/LUT__4148" site: efl }
placed { cell: "edb_top_inst/LUT__4149" site: eft }
placed { cell: "edb_top_inst/LUT__4150" site: efl }
placed { cell: "edb_top_inst/LUT__4151" site: eft }
placed { cell: "edb_top_inst/LUT__4152" site: efl }
placed { cell: "edb_top_inst/LUT__4153" site: efl }
placed { cell: "edb_top_inst/LUT__4154" site: efl }
placed { cell: "edb_top_inst/LUT__4155" site: efl }
placed { cell: "edb_top_inst/LUT__4189" site: eft }
placed { cell: "edb_top_inst/LUT__4190" site: eft }
placed { cell: "edb_top_inst/LUT__4191" site: eft }
placed { cell: "edb_top_inst/LUT__4192" site: efl }
placed { cell: "edb_top_inst/LUT__4193" site: eft }
placed { cell: "edb_top_inst/LUT__4194" site: eft }
placed { cell: "edb_top_inst/LUT__4195" site: eft }
placed { cell: "edb_top_inst/LUT__4197" site: efl }
placed { cell: "edb_top_inst/LUT__4198" site: efl }
placed { cell: "edb_top_inst/LUT__4199" site: efl }
placed { cell: "edb_top_inst/LUT__4201" site: efl }
placed { cell: "edb_top_inst/LUT__4202" site: eft }
placed { cell: "edb_top_inst/LUT__4203" site: eft }
placed { cell: "edb_top_inst/LUT__4204" site: eft }
placed { cell: "edb_top_inst/LUT__4205" site: eft }
placed { cell: "edb_top_inst/LUT__4206" site: eft }
placed { cell: "edb_top_inst/LUT__4207" site: eft }
placed { cell: "edb_top_inst/LUT__4208" site: eft }
placed { cell: "edb_top_inst/LUT__4226" site: eft }
placed { cell: "edb_top_inst/LUT__4227" site: eft }
placed { cell: "edb_top_inst/LUT__4228" site: eft }
placed { cell: "edb_top_inst/LUT__4229" site: eft }
placed { cell: "edb_top_inst/LUT__4230" site: eft }
placed { cell: "edb_top_inst/LUT__4231" site: efl }
placed { cell: "edb_top_inst/LUT__4232" site: efl }
placed { cell: "edb_top_inst/LUT__4234" site: efl }
placed { cell: "edb_top_inst/LUT__4235" site: eft }
placed { cell: "edb_top_inst/LUT__4236" site: eft }
placed { cell: "edb_top_inst/LUT__4238" site: eft }
placed { cell: "edb_top_inst/LUT__4239" site: eft }
placed { cell: "edb_top_inst/LUT__4240" site: eft }
placed { cell: "edb_top_inst/LUT__4241" site: efl }
placed { cell: "edb_top_inst/LUT__4242" site: efl }
placed { cell: "edb_top_inst/LUT__4243" site: efl }
placed { cell: "edb_top_inst/LUT__4244" site: efl }
placed { cell: "edb_top_inst/LUT__4245" site: efl }
placed { cell: "edb_top_inst/LUT__4261" site: efl }
placed { cell: "edb_top_inst/LUT__4262" site: eft }
placed { cell: "edb_top_inst/LUT__4263" site: eft }
placed { cell: "edb_top_inst/LUT__4264" site: efl }
placed { cell: "edb_top_inst/LUT__4265" site: eft }
placed { cell: "edb_top_inst/LUT__4266" site: eft }
placed { cell: "edb_top_inst/LUT__4267" site: eft }
placed { cell: "edb_top_inst/LUT__4268" site: eft }
placed { cell: "edb_top_inst/LUT__4270" site: efl }
placed { cell: "edb_top_inst/LUT__4271" site: efl }
placed { cell: "edb_top_inst/LUT__4272" site: eft }
placed { cell: "edb_top_inst/LUT__4273" site: eft }
placed { cell: "edb_top_inst/LUT__4274" site: eft }
placed { cell: "edb_top_inst/LUT__4275" site: eft }
placed { cell: "edb_top_inst/LUT__4276" site: eft }
placed { cell: "edb_top_inst/LUT__4277" site: eft }
placed { cell: "edb_top_inst/LUT__4279" site: eft }
placed { cell: "edb_top_inst/LUT__4280" site: eft }
placed { cell: "edb_top_inst/LUT__4281" site: eft }
placed { cell: "edb_top_inst/LUT__4282" site: eft }
placed { cell: "edb_top_inst/LUT__4283" site: efl }
placed { cell: "edb_top_inst/LUT__4284" site: eft }
placed { cell: "edb_top_inst/LUT__4285" site: eft }
placed { cell: "edb_top_inst/LUT__4286" site: eft }
placed { cell: "edb_top_inst/LUT__4287" site: eft }
placed { cell: "edb_top_inst/LUT__4288" site: eft }
placed { cell: "edb_top_inst/LUT__4289" site: efl }
placed { cell: "edb_top_inst/LUT__4290" site: eft }
placed { cell: "edb_top_inst/LUT__4291" site: eft }
placed { cell: "edb_top_inst/LUT__4292" site: eft }
placed { cell: "edb_top_inst/LUT__4293" site: eft }
placed { cell: "edb_top_inst/LUT__4294" site: eft }
placed { cell: "edb_top_inst/LUT__4295" site: eft }
placed { cell: "edb_top_inst/LUT__4296" site: efl }
placed { cell: "edb_top_inst/LUT__4297" site: eft }
placed { cell: "edb_top_inst/LUT__4298" site: efl }
placed { cell: "edb_top_inst/LUT__4299" site: efl }
placed { cell: "edb_top_inst/LUT__4300" site: efl }
placed { cell: "edb_top_inst/LUT__4301" site: efl }
placed { cell: "edb_top_inst/LUT__4302" site: eft }
placed { cell: "edb_top_inst/LUT__4303" site: eft }
placed { cell: "edb_top_inst/LUT__4304" site: efl }
placed { cell: "edb_top_inst/LUT__4305" site: eft }
placed { cell: "edb_top_inst/LUT__4306" site: efl }
placed { cell: "edb_top_inst/LUT__4307" site: eft }
placed { cell: "edb_top_inst/LUT__4308" site: eft }
placed { cell: "edb_top_inst/LUT__4309" site: eft }
placed { cell: "edb_top_inst/LUT__4310" site: eft }
placed { cell: "edb_top_inst/LUT__4311" site: eft }
placed { cell: "edb_top_inst/LUT__4312" site: eft }
placed { cell: "edb_top_inst/LUT__4313" site: eft }
placed { cell: "edb_top_inst/LUT__4314" site: efl }
placed { cell: "edb_top_inst/LUT__4315" site: eft }
placed { cell: "edb_top_inst/LUT__4316" site: efl }
placed { cell: "edb_top_inst/LUT__4317" site: efl }
placed { cell: "edb_top_inst/LUT__4318" site: efl }
placed { cell: "edb_top_inst/LUT__4319" site: efl }
placed { cell: "edb_top_inst/LUT__4320" site: efl }
placed { cell: "edb_top_inst/LUT__4321" site: efl }
placed { cell: "edb_top_inst/LUT__4322" site: efl }
placed { cell: "edb_top_inst/LUT__4323" site: efl }
placed { cell: "edb_top_inst/LUT__4324" site: efl }
placed { cell: "edb_top_inst/LUT__4325" site: efl }
placed { cell: "edb_top_inst/LUT__4326" site: eft }
placed { cell: "edb_top_inst/LUT__4327" site: eft }
placed { cell: "edb_top_inst/LUT__4328" site: eft }
placed { cell: "edb_top_inst/LUT__4329" site: efl }
placed { cell: "edb_top_inst/LUT__4330" site: efl }
placed { cell: "edb_top_inst/LUT__4331" site: eft }
placed { cell: "edb_top_inst/LUT__4332" site: eft }
placed { cell: "edb_top_inst/LUT__4333" site: efl }
placed { cell: "edb_top_inst/LUT__4334" site: eft }
placed { cell: "edb_top_inst/LUT__4335" site: efl }
placed { cell: "edb_top_inst/LUT__4336" site: efl }
placed { cell: "edb_top_inst/LUT__4337" site: eft }
placed { cell: "edb_top_inst/LUT__4338" site: efl }
placed { cell: "edb_top_inst/LUT__4339" site: efl }
placed { cell: "edb_top_inst/LUT__4340" site: efl }
placed { cell: "edb_top_inst/LUT__4341" site: eft }
placed { cell: "edb_top_inst/LUT__4342" site: efl }
placed { cell: "edb_top_inst/LUT__4343" site: efl }
placed { cell: "edb_top_inst/LUT__4344" site: efl }
placed { cell: "edb_top_inst/LUT__4345" site: efl }
placed { cell: "edb_top_inst/LUT__4346" site: efl }
placed { cell: "edb_top_inst/LUT__4347" site: efl }
placed { cell: "edb_top_inst/LUT__4348" site: eft }
placed { cell: "edb_top_inst/LUT__4349" site: eft }
placed { cell: "edb_top_inst/LUT__4350" site: eft }
placed { cell: "edb_top_inst/LUT__4351" site: eft }
placed { cell: "edb_top_inst/LUT__4352" site: efl }
placed { cell: "edb_top_inst/LUT__4353" site: efl }
placed { cell: "edb_top_inst/LUT__4354" site: efl }
placed { cell: "edb_top_inst/LUT__4355" site: eft }
placed { cell: "edb_top_inst/LUT__4356" site: eft }
placed { cell: "edb_top_inst/LUT__4357" site: efl }
placed { cell: "edb_top_inst/LUT__4358" site: efl }
placed { cell: "edb_top_inst/LUT__4359" site: efl }
placed { cell: "edb_top_inst/LUT__4360" site: eft }
placed { cell: "edb_top_inst/LUT__4361" site: efl }
placed { cell: "edb_top_inst/LUT__4362" site: efl }
placed { cell: "edb_top_inst/LUT__4363" site: eft }
placed { cell: "edb_top_inst/LUT__4364" site: eft }
placed { cell: "edb_top_inst/LUT__4365" site: eft }
placed { cell: "edb_top_inst/LUT__4366" site: eft }
placed { cell: "edb_top_inst/LUT__4367" site: eft }
placed { cell: "edb_top_inst/LUT__4368" site: eft }
placed { cell: "edb_top_inst/LUT__4369" site: eft }
placed { cell: "edb_top_inst/LUT__4370" site: eft }
placed { cell: "edb_top_inst/LUT__4371" site: eft }
placed { cell: "edb_top_inst/LUT__4372" site: efl }
placed { cell: "edb_top_inst/LUT__4373" site: eft }
placed { cell: "edb_top_inst/LUT__4374" site: eft }
placed { cell: "edb_top_inst/LUT__4375" site: efl }
placed { cell: "edb_top_inst/LUT__4376" site: efl }
placed { cell: "edb_top_inst/LUT__4377" site: efl }
placed { cell: "edb_top_inst/LUT__4378" site: efl }
placed { cell: "edb_top_inst/LUT__4379" site: efl }
placed { cell: "edb_top_inst/LUT__4380" site: efl }
placed { cell: "edb_top_inst/LUT__4381" site: eft }
placed { cell: "edb_top_inst/LUT__4382" site: efl }
placed { cell: "edb_top_inst/LUT__4383" site: eft }
placed { cell: "edb_top_inst/LUT__4384" site: eft }
placed { cell: "edb_top_inst/LUT__4385" site: eft }
placed { cell: "edb_top_inst/LUT__4386" site: eft }
placed { cell: "edb_top_inst/LUT__4387" site: eft }
placed { cell: "edb_top_inst/LUT__4388" site: eft }
placed { cell: "edb_top_inst/LUT__4389" site: eft }
placed { cell: "edb_top_inst/LUT__4390" site: eft }
placed { cell: "edb_top_inst/LUT__4391" site: eft }
placed { cell: "edb_top_inst/LUT__4392" site: eft }
placed { cell: "edb_top_inst/LUT__4393" site: eft }
placed { cell: "edb_top_inst/LUT__4394" site: eft }
placed { cell: "edb_top_inst/LUT__4395" site: eft }
placed { cell: "edb_top_inst/LUT__4396" site: eft }
placed { cell: "edb_top_inst/LUT__4397" site: efl }
placed { cell: "edb_top_inst/LUT__4398" site: efl }
placed { cell: "edb_top_inst/LUT__4399" site: eft }
placed { cell: "edb_top_inst/LUT__4400" site: efl }
placed { cell: "edb_top_inst/LUT__4401" site: eft }
placed { cell: "edb_top_inst/LUT__4402" site: efl }
placed { cell: "edb_top_inst/LUT__4403" site: efl }
placed { cell: "edb_top_inst/LUT__4404" site: eft }
placed { cell: "edb_top_inst/LUT__4405" site: eft }
placed { cell: "edb_top_inst/LUT__4406" site: eft }
placed { cell: "edb_top_inst/LUT__4407" site: eft }
placed { cell: "edb_top_inst/LUT__4408" site: eft }
placed { cell: "edb_top_inst/LUT__4409" site: eft }
placed { cell: "edb_top_inst/LUT__4410" site: eft }
placed { cell: "edb_top_inst/LUT__4411" site: eft }
placed { cell: "edb_top_inst/LUT__4412" site: efl }
placed { cell: "edb_top_inst/LUT__4413" site: eft }
placed { cell: "edb_top_inst/LUT__4414" site: eft }
placed { cell: "edb_top_inst/LUT__4415" site: efl }
placed { cell: "edb_top_inst/LUT__4416" site: eft }
placed { cell: "edb_top_inst/LUT__4417" site: eft }
placed { cell: "edb_top_inst/LUT__4418" site: efl }
placed { cell: "edb_top_inst/LUT__4419" site: efl }
placed { cell: "edb_top_inst/LUT__4421" site: eft }
placed { cell: "edb_top_inst/LUT__4422" site: eft }
placed { cell: "edb_top_inst/LUT__4423" site: eft }
placed { cell: "edb_top_inst/LUT__4424" site: eft }
placed { cell: "edb_top_inst/LUT__4426" site: eft }
placed { cell: "edb_top_inst/LUT__4427" site: efl }
placed { cell: "edb_top_inst/LUT__4428" site: efl }
placed { cell: "edb_top_inst/LUT__4429" site: eft }
placed { cell: "edb_top_inst/LUT__4430" site: eft }
placed { cell: "edb_top_inst/LUT__4431" site: eft }
placed { cell: "edb_top_inst/LUT__4433" site: efl }
placed { cell: "edb_top_inst/LUT__4434" site: efl }
placed { cell: "edb_top_inst/LUT__4435" site: eft }
placed { cell: "edb_top_inst/LUT__4436" site: eft }
placed { cell: "edb_top_inst/LUT__4437" site: eft }
placed { cell: "edb_top_inst/LUT__4438" site: efl }
placed { cell: "edb_top_inst/LUT__4439" site: efl }
placed { cell: "edb_top_inst/LUT__4440" site: efl }
placed { cell: "edb_top_inst/LUT__4442" site: efl }
placed { cell: "edb_top_inst/LUT__4443" site: eft }
placed { cell: "edb_top_inst/LUT__4444" site: eft }
placed { cell: "edb_top_inst/LUT__4445" site: eft }
placed { cell: "edb_top_inst/LUT__4446" site: efl }
placed { cell: "edb_top_inst/LUT__4447" site: efl }
placed { cell: "edb_top_inst/LUT__4448" site: eft }
placed { cell: "edb_top_inst/LUT__4449" site: efl }
placed { cell: "edb_top_inst/LUT__4450" site: efl }
placed { cell: "edb_top_inst/LUT__4452" site: eft }
placed { cell: "edb_top_inst/LUT__4454" site: efl }
placed { cell: "edb_top_inst/LUT__4456" site: efl }
placed { cell: "edb_top_inst/LUT__4458" site: eft }
placed { cell: "edb_top_inst/LUT__4459" site: eft }
placed { cell: "edb_top_inst/LUT__4460" site: eft }
placed { cell: "edb_top_inst/LUT__4461" site: eft }
placed { cell: "edb_top_inst/LUT__4462" site: efl }
placed { cell: "edb_top_inst/LUT__4463" site: efl }
placed { cell: "edb_top_inst/LUT__4464" site: efl }
placed { cell: "edb_top_inst/LUT__4465" site: eft }
placed { cell: "edb_top_inst/LUT__4466" site: eft }
placed { cell: "edb_top_inst/LUT__4467" site: efl }
placed { cell: "edb_top_inst/LUT__4468" site: eft }
placed { cell: "edb_top_inst/LUT__4469" site: efl }
placed { cell: "edb_top_inst/LUT__4470" site: eft }
placed { cell: "edb_top_inst/LUT__4471" site: eft }
placed { cell: "edb_top_inst/LUT__4472" site: efl }
placed { cell: "edb_top_inst/LUT__4473" site: efl }
placed { cell: "edb_top_inst/LUT__4474" site: eft }
placed { cell: "edb_top_inst/LUT__4475" site: eft }
placed { cell: "edb_top_inst/LUT__4477" site: efl }
placed { cell: "edb_top_inst/LUT__4478" site: efl }
placed { cell: "edb_top_inst/LUT__4479" site: eft }
placed { cell: "edb_top_inst/LUT__4481" site: efl }
placed { cell: "edb_top_inst/LUT__4482" site: eft }
placed { cell: "edb_top_inst/LUT__4483" site: eft }
placed { cell: "edb_top_inst/LUT__4485" site: efl }
placed { cell: "edb_top_inst/LUT__4486" site: efl }
placed { cell: "edb_top_inst/LUT__4487" site: efl }
placed { cell: "edb_top_inst/LUT__4488" site: eft }
placed { cell: "edb_top_inst/LUT__4490" site: efl }
placed { cell: "edb_top_inst/LUT__4491" site: efl }
placed { cell: "edb_top_inst/LUT__4492" site: eft }
placed { cell: "edb_top_inst/LUT__4493" site: eft }
placed { cell: "edb_top_inst/LUT__4494" site: eft }
placed { cell: "edb_top_inst/LUT__4496" site: efl }
placed { cell: "edb_top_inst/LUT__4497" site: eft }
placed { cell: "edb_top_inst/LUT__4498" site: eft }
placed { cell: "edb_top_inst/LUT__4499" site: eft }
placed { cell: "edb_top_inst/LUT__4500" site: eft }
placed { cell: "edb_top_inst/LUT__4502" site: efl }
placed { cell: "edb_top_inst/LUT__4503" site: eft }
placed { cell: "edb_top_inst/LUT__4504" site: eft }
placed { cell: "edb_top_inst/LUT__4505" site: eft }
placed { cell: "edb_top_inst/LUT__4507" site: eft }
placed { cell: "edb_top_inst/LUT__4508" site: eft }
placed { cell: "edb_top_inst/LUT__4509" site: eft }
placed { cell: "edb_top_inst/LUT__4511" site: efl }
placed { cell: "edb_top_inst/LUT__4512" site: efl }
placed { cell: "edb_top_inst/LUT__4513" site: eft }
placed { cell: "edb_top_inst/LUT__4514" site: eft }
placed { cell: "edb_top_inst/LUT__4516" site: efl }
placed { cell: "edb_top_inst/LUT__4517" site: efl }
placed { cell: "edb_top_inst/LUT__4518" site: efl }
placed { cell: "edb_top_inst/LUT__4519" site: eft }
placed { cell: "edb_top_inst/LUT__4521" site: efl }
placed { cell: "edb_top_inst/LUT__4522" site: efl }
placed { cell: "edb_top_inst/LUT__4523" site: eft }
placed { cell: "edb_top_inst/LUT__4524" site: eft }
placed { cell: "edb_top_inst/LUT__4537" site: efl }
placed { cell: "edb_top_inst/LUT__4538" site: efl }
placed { cell: "edb_top_inst/LUT__4539" site: eft }
placed { cell: "edb_top_inst/LUT__4540" site: eft }
placed { cell: "edb_top_inst/la0/add_91/i1" site: efl }
placed { cell: "edb_top_inst/la0/add_100/i2" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i6" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i5" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i4" site: eft }
placed { cell: "edb_top_inst/la0/add_100/i3" site: eft }
placed { cell: "edb_top_inst/la0/add_91/i26" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i25" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i24" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i23" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i22" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i21" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i20" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i19" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i18" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i17" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i16" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i15" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i14" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i13" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i12" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i11" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i10" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_91/i2" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i11" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i10" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i9" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i8" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i7" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i6" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i5" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i4" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i3" site: efl }
placed { cell: "edb_top_inst/la0/add_90/i2" site: efl }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" site: memory }
placed { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" site: memory }
placed { cell: "LUT__6746" site: eft }
placed { cell: "LUT__6747" site: eft }
placed { cell: "LUT__6748" site: eft }
placed { cell: "LUT__6749" site: eft }
placed { cell: "LUT__6750" site: eft }
placed { cell: "LUT__6751" site: eft }
placed { cell: "LUT__6752" site: eft }
placed { cell: "LUT__6753" site: eft }
placed { cell: "LUT__6754" site: eft }
placed { cell: "LUT__6760" site: eft }
placed { cell: "LUT__6761" site: eft }
placed { cell: "LUT__6762" site: eft }
placed { cell: "LUT__6763" site: eft }
placed { cell: "LUT__6764" site: eft }
placed { cell: "LUT__6765" site: efl }
placed { cell: "LUT__6766" site: efl }
placed { cell: "LUT__6767" site: eft }
placed { cell: "LUT__6769" site: eft }
placed { cell: "LUT__6770" site: eft }
placed { cell: "LUT__6772" site: efl }
placed { cell: "LUT__6773" site: eft }
placed { cell: "LUT__6774" site: efl }
placed { cell: "LUT__6776" site: eft }
placed { cell: "LUT__6777" site: eft }
placed { cell: "LUT__6778" site: efl }
placed { cell: "LUT__6783" site: efl }
placed { cell: "LUT__6786" site: efl }
placed { cell: "LUT__6789" site: efl }
placed { cell: "LUT__6790" site: efl }
placed { cell: "LUT__6791" site: eft }
placed { cell: "LUT__6792" site: efl }
placed { cell: "LUT__6793" site: efl }
placed { cell: "LUT__6794" site: efl }
placed { cell: "LUT__6795" site: efl }
placed { cell: "LUT__6796" site: efl }
placed { cell: "LUT__6799" site: eft }
placed { cell: "LUT__6801" site: eft }
placed { cell: "LUT__6808" site: efl }
placed { cell: "LUT__6811" site: efl }
placed { cell: "LUT__6815" site: efl }
placed { cell: "LUT__6816" site: efl }
placed { cell: "LUT__6817" site: eft }
placed { cell: "LUT__6819" site: eft }
placed { cell: "LUT__6820" site: efl }
placed { cell: "LUT__6821" site: eft }
placed { cell: "LUT__6822" site: efl }
placed { cell: "LUT__6823" site: efl }
placed { cell: "LUT__6827" site: eft }
placed { cell: "LUT__6829" site: eft }
placed { cell: "LUT__6831" site: efl }
placed { cell: "LUT__6832" site: eft }
placed { cell: "LUT__6835" site: efl }
placed { cell: "LUT__6838" site: efl }
placed { cell: "LUT__6840" site: eft }
placed { cell: "LUT__6844" site: efl }
placed { cell: "LUT__6854" site: efl }
placed { cell: "LUT__6855" site: efl }
placed { cell: "LUT__6856" site: eft }
placed { cell: "LUT__6857" site: eft }
placed { cell: "LUT__6858" site: eft }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[1]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[2]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[3]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[4]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[5]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[6]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "data[7]~FF" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "LUT__6745" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O_seq" } sink { cell: "LUT__6761" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[0]~FF" port: "O_seq" } sink { cell: "data[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[4]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[6]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6752" port: "O" } sink { cell: "data[7]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "DV~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "led_command~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "led_data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "transmitter_select[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "RX_DV~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_RX_Byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "transmitter_select[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_length[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "tx1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_TX_Data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx1/r_SM_Main[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "tx2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uart_tx2/r_TX_Data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_100/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i26" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i25" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i24" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i21" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i20" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i19" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i18" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i17" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i16" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i15" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i14" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i13" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i12" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i9" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i8" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i7" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i6" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i4" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "edb_top_inst/la0/add_90/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "data[0]~FF" port: "O" } sink { cell: "data_length[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[0]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "data[0]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[0]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "data[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "DV~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "led_command~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "led_data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "transmitter_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data_length[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "RX_DV~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_RX_Byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_rx/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "transmitter_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data_length[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data_length[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data_length[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data_length[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "data_length[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_TX_Data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx1/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "tx2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "uart_tx2/r_TX_Data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "DV~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__6745" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__6753" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "state[1]~FF" port: "O_seq" } sink { cell: "LUT__6761" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6753" port: "O" } sink { cell: "DV~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "DV~FF" port: "O_seq" } sink { cell: "LUT__6827" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "led_command~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "led_data~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "state[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__6746" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__6753" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__6754" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "state[0]~FF" port: "O_seq" } sink { cell: "LUT__6760" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6754" port: "O" } sink { cell: "led_command~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "led_command~FF" port: "O_seq" } sink { cell: "led_command" port: "outpad" } delay_max: 9520 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "led_data~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "i[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "i[1]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "i[2]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "i[3]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "i[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "i[5]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "LUT__6752" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "LUT__6753" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6751" port: "O" } sink { cell: "LUT__6754" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6745" port: "O" } sink { cell: "led_data~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6745" port: "O" } sink { cell: "LUT__6746" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6745" port: "O" } sink { cell: "LUT__6753" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6745" port: "O" } sink { cell: "LUT__6754" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6745" port: "O" } sink { cell: "LUT__6760" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "led_data~FF" port: "O" } sink { cell: "state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "led_data~FF" port: "O_seq" } sink { cell: "led_data" port: "outpad" } delay_max: 9981 delay_min: 0  }
route { driver { cell: "i[0]~FF" port: "O_seq" } sink { cell: "i[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i[0]~FF" port: "O_seq" } sink { cell: "i[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i[0]~FF" port: "O_seq" } sink { cell: "LUT__6747" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i[0]~FF" port: "O_seq" } sink { cell: "LUT__6808" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "i[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "i[1]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "i[2]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "i[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "i[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "i[5]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6746" port: "O" } sink { cell: "LUT__6752" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "data[6]~FF" port: "O" } sink { cell: "transmitter_select[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "data[6]~FF" port: "O" } sink { cell: "transmitter_select[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "data[7]~FF" port: "O" } sink { cell: "transmitter_select[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "transmitter_select[0]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "data_length[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "transmitter_select[1]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "data_length[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "data_length[2]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "data_length[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "data_length[4]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6760" port: "O" } sink { cell: "data_length[5]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "transmitter_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "transmitter_select[0]~FF" port: "O_seq" } sink { cell: "LUT__6829" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data_length[0]~FF" port: "O_seq" } sink { cell: "LUT__6747" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6761" port: "O" } sink { cell: "state[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6761" port: "O" } sink { cell: "state[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6763" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6767" port: "O" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[6]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6770" port: "O" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "RX_DV~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_rx/r_SM_Main[0]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6770" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6772" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__6776" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "RX_DV~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6767" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6770" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6772" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6773" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6776" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6778" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6801" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6772" port: "O" } sink { cell: "RX_DV~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "RX_DV~FF" port: "O" } sink { cell: "LUT__6789" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[0]~FF" port: "I[1]" } delay_max: 3148 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[1]~FF" port: "I[1]" } delay_max: 3189 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[2]~FF" port: "I[1]" } delay_max: 2914 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[3]~FF" port: "I[1]" } delay_max: 3400 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[4]~FF" port: "I[1]" } delay_max: 3156 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[5]~FF" port: "I[1]" } delay_max: 2974 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[6]~FF" port: "I[1]" } delay_max: 3203 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "uart_rx/r_RX_Byte[7]~FF" port: "I[1]" } delay_max: 3184 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "LUT__6769" port: "I[0]" } delay_max: 3112 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "LUT__6778" port: "I[2]" } delay_max: 3125 delay_min: 0  }
route { driver { cell: "rx" port: "inpad" } sink { cell: "LUT__6799" port: "I[0]" } delay_max: 2718 delay_min: 0  }
route { driver { cell: "LUT__6774" port: "O" } sink { cell: "uart_rx/r_RX_Byte[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6773" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6777" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6790" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6791" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6792" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6793" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6794" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6795" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6776" port: "O" } sink { cell: "uart_rx/r_Bit_Index[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6776" port: "O" } sink { cell: "uart_rx/r_Bit_Index[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6776" port: "O" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6778" port: "O" } sink { cell: "uart_rx/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6767" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6769" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6772" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6774" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6776" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6789" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6799" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6801" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_rx/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_rx/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "tx1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "uart_tx1/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "tx2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "CLKBUF__1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6763" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6765" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6764" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6765" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6783" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6763" port: "O" } sink { cell: "uart_rx/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6763" port: "O" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6763" port: "O" } sink { cell: "LUT__6764" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6763" port: "O" } sink { cell: "LUT__6783" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6762" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6765" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6783" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6762" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6765" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6786" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6783" port: "O" } sink { cell: "uart_rx/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__6783" port: "O" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__6783" port: "O" } sink { cell: "LUT__6786" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6762" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6766" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6786" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6762" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6766" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6786" port: "O" } sink { cell: "uart_rx/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6786" port: "O" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Clock_Count[7]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6764" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__6766" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6790" port: "O" } sink { cell: "uart_rx/r_RX_Byte[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[1]~FF" port: "O_seq" } sink { cell: "data[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6791" port: "O" } sink { cell: "uart_rx/r_RX_Byte[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[2]~FF" port: "O_seq" } sink { cell: "data[2]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__6792" port: "O" } sink { cell: "uart_rx/r_RX_Byte[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[3]~FF" port: "O_seq" } sink { cell: "data[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6793" port: "O" } sink { cell: "uart_rx/r_RX_Byte[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[4]~FF" port: "O_seq" } sink { cell: "data[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6794" port: "O" } sink { cell: "uart_rx/r_RX_Byte[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[5]~FF" port: "O_seq" } sink { cell: "data[5]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__6795" port: "O" } sink { cell: "uart_rx/r_RX_Byte[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[6]~FF" port: "O_seq" } sink { cell: "data[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__6796" port: "O" } sink { cell: "uart_rx/r_RX_Byte[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[7]~FF" port: "O_seq" } sink { cell: "data[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_RX_Byte[7]~FF" port: "O_seq" } sink { cell: "transmitter_select[1]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6773" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6777" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6790" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6791" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6792" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6793" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6794" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6795" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uart_rx/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6773" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6777" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6790" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6791" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6792" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6793" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6794" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uart_rx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6795" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "uart_rx/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "LUT__6767" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "LUT__6772" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "LUT__6774" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "LUT__6776" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "LUT__6778" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6766" port: "O" } sink { cell: "LUT__6789" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6799" port: "O" } sink { cell: "uart_rx/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6801" port: "O" } sink { cell: "uart_rx/r_SM_Main[2]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "data[1]~FF" port: "O" } sink { cell: "data_length[1]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "data[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[1]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "data[1]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[1]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "data[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "data[2]~FF" port: "O" } sink { cell: "data_length[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "data[2]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[2]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "data[2]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[2]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "data[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "data[3]~FF" port: "O" } sink { cell: "data_length[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "data[3]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "data[3]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "data[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "data[4]~FF" port: "O" } sink { cell: "data_length[4]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "data[4]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[4]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "data[4]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[4]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "data[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "data[5]~FF" port: "O" } sink { cell: "data_length[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "data[5]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[5]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "data[5]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[5]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "data[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data[6]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[6]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "data[6]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "data[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "data[7]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_TX_Data[7]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "data[7]~FF" port: "O_seq" } sink { cell: "uart_tx2/r_TX_Data[7]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "data[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i[1]~FF" port: "O_seq" } sink { cell: "i[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i[1]~FF" port: "O_seq" } sink { cell: "LUT__6747" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i[1]~FF" port: "O_seq" } sink { cell: "LUT__6808" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i[2]~FF" port: "O_seq" } sink { cell: "i[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i[2]~FF" port: "O_seq" } sink { cell: "i[3]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i[2]~FF" port: "O_seq" } sink { cell: "LUT__6749" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i[2]~FF" port: "O_seq" } sink { cell: "LUT__6811" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6808" port: "O" } sink { cell: "i[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6808" port: "O" } sink { cell: "i[3]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6808" port: "O" } sink { cell: "LUT__6811" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i[3]~FF" port: "O_seq" } sink { cell: "i[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i[3]~FF" port: "O_seq" } sink { cell: "LUT__6748" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i[3]~FF" port: "O_seq" } sink { cell: "LUT__6750" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i[3]~FF" port: "O_seq" } sink { cell: "LUT__6811" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i[4]~FF" port: "O_seq" } sink { cell: "i[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i[4]~FF" port: "O_seq" } sink { cell: "i[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i[4]~FF" port: "O_seq" } sink { cell: "LUT__6748" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i[4]~FF" port: "O_seq" } sink { cell: "LUT__6750" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6811" port: "O" } sink { cell: "i[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6811" port: "O" } sink { cell: "i[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i[5]~FF" port: "O_seq" } sink { cell: "i[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i[5]~FF" port: "O_seq" } sink { cell: "LUT__6751" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "transmitter_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "transmitter_select[1]~FF" port: "O_seq" } sink { cell: "LUT__6829" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data_length[1]~FF" port: "O_seq" } sink { cell: "LUT__6747" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data_length[2]~FF" port: "O_seq" } sink { cell: "LUT__6749" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "data_length[3]~FF" port: "O_seq" } sink { cell: "LUT__6748" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "data_length[3]~FF" port: "O_seq" } sink { cell: "LUT__6750" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "data_length[4]~FF" port: "O_seq" } sink { cell: "LUT__6748" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data_length[4]~FF" port: "O_seq" } sink { cell: "LUT__6750" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "data_length[5]~FF" port: "O_seq" } sink { cell: "LUT__6751" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__6835" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6817" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6823" port: "O" } sink { cell: "tx1~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "tx1~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "tx2~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6817" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__6827" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "tx1~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "tx2~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6817" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6827" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx1/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__6832" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "tx1~FF" port: "O_seq" } sink { cell: "tx1" port: "outpad" } delay_max: 3461 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6819" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6820" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6821" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6822" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6831" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6854" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6855" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6856" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__6857" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6816" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[0]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__6816" port: "O" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__6816" port: "O" } sink { cell: "uart_tx1/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6816" port: "O" } sink { cell: "LUT__6817" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[0]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[2]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[3]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[5]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx1/r_TX_Data[7]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[2]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[3]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[5]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6829" port: "O" } sink { cell: "uart_tx2/r_TX_Data[7]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[2]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[3]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[5]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[6]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx1/r_TX_Data[7]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[0]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[2]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[3]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[5]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6827" port: "O" } sink { cell: "uart_tx2/r_TX_Data[7]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[0]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[0]~FF" port: "O_seq" } sink { cell: "LUT__6822" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__6832" port: "O" } sink { cell: "uart_tx1/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6815" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__6835" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6815" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__6838" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6835" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6835" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6835" port: "O" } sink { cell: "LUT__6838" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6815" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__6838" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6815" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__6840" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6838" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__6838" port: "O" } sink { cell: "LUT__6840" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6816" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__6831" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6840" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6840" port: "O" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6816" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__6831" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__6831" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6831" port: "O" } sink { cell: "LUT__6832" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__6831" port: "O" } sink { cell: "LUT__6844" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6819" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6821" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6832" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6844" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6854" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__6856" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__6844" port: "O" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6823" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6832" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__6858" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[1]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[1]~FF" port: "O_seq" } sink { cell: "LUT__6821" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[2]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[2]~FF" port: "O_seq" } sink { cell: "LUT__6822" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[3]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[3]~FF" port: "O_seq" } sink { cell: "LUT__6821" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[4]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[4]~FF" port: "O_seq" } sink { cell: "LUT__6820" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[5]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[5]~FF" port: "O_seq" } sink { cell: "LUT__6819" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[6]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[6]~FF" port: "O_seq" } sink { cell: "LUT__6820" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[7]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx1/r_TX_Data[7]~FF" port: "O_seq" } sink { cell: "LUT__6819" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6858" port: "O" } sink { cell: "tx2~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "tx2~FF" port: "O_seq" } sink { cell: "tx2" port: "outpad" } delay_max: 7230 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[0]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[0]~FF" port: "O_seq" } sink { cell: "LUT__6857" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[1]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[1]~FF" port: "O_seq" } sink { cell: "LUT__6856" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[2]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[2]~FF" port: "O_seq" } sink { cell: "LUT__6857" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[3]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[3]~FF" port: "O_seq" } sink { cell: "LUT__6856" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[4]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[4]~FF" port: "O_seq" } sink { cell: "LUT__6855" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[5]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[5]~FF" port: "O_seq" } sink { cell: "LUT__6854" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[6]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[6]~FF" port: "O_seq" } sink { cell: "LUT__6855" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[7]~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "uart_tx2/r_TX_Data[7]~FF" port: "O_seq" } sink { cell: "LUT__6854" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3597" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[1]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3597" port: "O" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "RE" } delay_max: 2407 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "RE" } delay_max: 2399 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "RE" } delay_max: 2727 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "RE" } delay_max: 2438 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "RE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2584 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2448 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2455 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2618 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2407 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2203 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2212 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2647 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "RE" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "RE" } delay_max: 2399 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "RE" } delay_max: 2244 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "RE" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "RE" } delay_max: 2893 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "RE" } delay_max: 2333 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "RE" } delay_max: 2364 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "RE" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "RE" } delay_max: 2649 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "RE" } delay_max: 2649 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "RE" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "RE" } delay_max: 2187 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "RE" } delay_max: 1702 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "RE" } delay_max: 1882 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "RE" } delay_max: 1912 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "RE" } delay_max: 1760 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "RE" } delay_max: 2448 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "RE" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "RE" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "RE" } delay_max: 2934 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "RE" } delay_max: 2724 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "RE" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "RE" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "RE" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "RE" } delay_max: 2504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "RE" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "RE" } delay_max: 2400 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "RE" } delay_max: 2925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "RE" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "RE" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "RE" } delay_max: 2408 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "RE" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "RE" } delay_max: 2197 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "RE" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "RE" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "RE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "RE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "RE" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "RE" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "RE" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "RE" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "RE" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "RE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "RE" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "RE" } delay_max: 1928 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "RE" } delay_max: 1955 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "RE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "RE" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "RE" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "RE" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "RE" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "RE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "RE" } delay_max: 2167 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "RE" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "RE" } delay_max: 2262 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "RE" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "RE" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "RE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "RE" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "RE" } delay_max: 1760 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "RE" } delay_max: 2238 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "RE" } delay_max: 2229 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "RE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "RE" } delay_max: 1953 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "RE" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "RE" } delay_max: 2023 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "RE" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "RE" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "RE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "RE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "RE" } delay_max: 1805 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "RE" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "RE" } delay_max: 2034 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "RE" } delay_max: 2229 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "RE" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "RE" } delay_max: 1948 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "RE" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "RE" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "RE" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "RE" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "RE" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "RE" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "RE" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "RE" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "RE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "RE" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "RE" } delay_max: 1743 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "RE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "RE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "RE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "RE" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "RE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "RE" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "RE" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "RE" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2575 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2407 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2894 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2369 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2436 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2436 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1971 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2659 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2659 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2613 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2343 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2900 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2863 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 2854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2659 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2414 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2406 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2436 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2406 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 2693 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 2904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2181 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2649 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2653 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2904 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 2455 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2653 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 2870 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2649 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2544 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2649 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2333 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" port: "RE" } delay_max: 2863 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" port: "RE" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" port: "RE" } delay_max: 2885 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" port: "RE" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" port: "RE" } delay_max: 2854 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" port: "RE" } delay_max: 2621 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2473 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2486 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2232 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2169 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2448 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2455 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2455 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2907 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2347 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2203 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "RE" } delay_max: 2195 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "RE" } delay_max: 2639 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "RE" } delay_max: 2407 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "RE" } delay_max: 2399 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "RE" } delay_max: 2398 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "RE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "RE" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "RE" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "RE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "RE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "RE" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "RE" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "RE" } delay_max: 1955 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "RE" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "RE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "RE" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "RE" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "RE" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "RE" } delay_max: 1951 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "RE" } delay_max: 1743 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "RE" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "RE" } delay_max: 2433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "RE" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "RE" } delay_max: 2226 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "RE" } delay_max: 2441 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "RE" } delay_max: 2924 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "RE" } delay_max: 2605 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "RE" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "RE" } delay_max: 2683 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "RE" } delay_max: 2591 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "RE" } delay_max: 2650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "RE" } delay_max: 2824 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "RE" } delay_max: 2402 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "RE" } delay_max: 2158 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "RE" } delay_max: 2333 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "RE" } delay_max: 2873 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "RE" } delay_max: 2652 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "RE" } delay_max: 2885 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "RE" } delay_max: 2622 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "RE" } delay_max: 2678 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "RE" } delay_max: 2860 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "RE" } delay_max: 2650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "RE" } delay_max: 2666 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "RE" } delay_max: 2616 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "RE" } delay_max: 2203 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "RE" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "RE" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "RE" } delay_max: 2452 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "RE" } delay_max: 2439 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "RE" } delay_max: 2192 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "RE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "RE" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "RE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "RE" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "RE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "RE" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "RE" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "RE" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "RE" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "RE" } delay_max: 1650 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "RE" } delay_max: 3160 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "RE" } delay_max: 3135 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "RE" } delay_max: 2958 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "RE" } delay_max: 3234 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "RE" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "RE" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "RE" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "RE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "RE" } delay_max: 2989 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "RE" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "RE" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "RE" } delay_max: 3525 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "RE" } delay_max: 2891 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "RE" } delay_max: 1640 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "RE" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "RE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "RE" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "RE" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "RE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "RE" } delay_max: 1861 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "RE" } delay_max: 2662 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "RE" } delay_max: 2244 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "RE" } delay_max: 2124 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "RE" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "RE" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "RE" } delay_max: 2442 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "RE" } delay_max: 2207 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "RE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "RE" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "RE" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "RE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "RE" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "RE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "RE" } delay_max: 1985 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "RE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "RE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "jtag_inst1_RESET" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "RE" } delay_max: 2133 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3838" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "I[1]" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3540" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3598" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3889" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4268" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "I[1]" } delay_max: 1305 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "I[1]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[1]" } delay_max: 2527 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" } delay_max: 2246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4422" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_stop_trig~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "I[1]" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "I[1]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "I[1]" } delay_max: 1274 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3537" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3893" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4277" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "I[1]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1237 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "I[1]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3602" port: "O" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3655" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3604" port: "O" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4364" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "I[1]" } delay_max: 1937 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "I[1]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[0]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3539" port: "I[3]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4279" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4284" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4291" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4293" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4315" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4321" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4332" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4389" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4478" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4483" port: "I[0]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[2]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4491" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4492" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4499" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4504" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4508" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4512" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4517" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4522" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[0]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "I[1]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "I[1]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "I[1]" } delay_max: 2463 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[1]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3537" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3597" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3602" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3604" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3588" port: "O" } sink { cell: "edb_top_inst/LUT__3697" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3670" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3680" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3688" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3606" port: "O" } sink { cell: "edb_top_inst/LUT__3695" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3712" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3714" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3716" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3718" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3720" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3722" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3724" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3726" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3728" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3730" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3612" port: "O" } sink { cell: "edb_top_inst/LUT__3732" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i1" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[2]" } delay_max: 2081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "I[1]" } delay_max: 2295 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "I[1]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "I[1]" } delay_max: 1549 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "I[3]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[3]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3591" port: "O" } sink { cell: "edb_top_inst/LUT__3629" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3640" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i1" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3593" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3629" port: "O" } sink { cell: "edb_top_inst/LUT__3942" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3563" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3568" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4540" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3553" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i2" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3642" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3645" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3752" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3647" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3657" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[3]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3897" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3899" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3900" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3903" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3906" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3908" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3914" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3918" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3659" port: "O" } sink { cell: "edb_top_inst/LUT__3923" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3662" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[1]" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3947" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3558" port: "I[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3571" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3591" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3639" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3642" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3659" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3662" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3935" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4537" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3629" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3642" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3644" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3628" port: "O" } sink { cell: "edb_top_inst/LUT__3949" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3581" port: "O" } sink { cell: "edb_top_inst/la0/module_state[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3581" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3558" port: "I[3]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3562" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3573" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3582" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3614" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3615" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3618" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3623" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3632" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3636" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3644" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3647" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3934" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3937" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3949" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4537" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_resetn~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "RE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "RE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "RE" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "RE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "RE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "RE" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "RE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "RE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "RE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "RE" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "RE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_resetn~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3665" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3665" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3665" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3993" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3995" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3666" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3668" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3669" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3669" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3669" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3982" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3984" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3670" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3672" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3673" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4007" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4008" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4009" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4007" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4009" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3674" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3999" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4000" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4001" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3676" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4026" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4027" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4029" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4027" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4029" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3677" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3677" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3678" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3678" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3679" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4016" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4018" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3680" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3680" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3681" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3681" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "I[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4035" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4063" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4112" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4140" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3684" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3684" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3684" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4153" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4154" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4155" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3685" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4112" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4140" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3686" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3687" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3687" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3687" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4076" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4077" port: "I[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4078" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3688" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4035" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4063" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3689" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[21]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4189" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4198" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4226" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3691" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3691" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3691" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[1]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4245" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3692" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4226" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3693" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3694" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3694" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3694" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4201" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4208" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3695" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4189" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4198" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3696" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3697" port: "O" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4274" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3538" port: "I[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3601" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3606" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3667" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3671" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3593" port: "O" } sink { cell: "edb_top_inst/LUT__3594" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3652" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3653" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3780" port: "I[3]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3787" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3792" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3835" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3856" port: "I[3]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3870" port: "I[3]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[3]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3877" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3879" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[3]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3887" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3891" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3900" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3903" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[0]" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3847" port: "I[0]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4298" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4299" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4405" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3540" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3891" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4268" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4277" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3780" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4261" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4262" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4266" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "I[1]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4261" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3789" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4261" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4262" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4267" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3794" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4261" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4264" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4266" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3797" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "I[1]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3802" port: "I[2]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3806" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3808" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3812" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3815" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3820" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3824" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3826" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3828" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3833" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3835" port: "I[0]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3839" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3842" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3845" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3848" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3850" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3854" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3856" port: "I[1]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3860" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3862" port: "I[2]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3866" port: "I[1]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3870" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[1]" } delay_max: 2218 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3875" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[0]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3877" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3879" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "I[1]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3885" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3887" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3889" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3891" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3893" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "I[1]" } delay_max: 2246 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[1]" } delay_max: 1784 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "I[1]" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "I[1]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" } delay_max: 1757 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3902" port: "I[0]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "I[1]" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[2]" } delay_max: 1546 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[1]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "I[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[0]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "I[1]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" } delay_max: 1519 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "I[1]" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "I[1]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[0]" } delay_max: 2324 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "I[1]" } delay_max: 2510 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" } delay_max: 2714 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[1]" } delay_max: 2488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3910" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "I[1]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "I[1]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[3]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[2]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "I[1]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "I[1]" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "I[1]" } delay_max: 2203 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "I[1]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[0]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "I[1]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[3]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3535" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3916" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "I[1]" } delay_max: 1904 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[0]" } delay_max: 2100 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "I[1]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" } delay_max: 2134 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3535" port: "I[3]" } delay_max: 2887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[0]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" } delay_max: 1642 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3532" port: "I[1]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3920" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "I[1]" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "I[1]" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3538" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3539" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3925" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3927" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3930" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4364" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4355" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4365" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4358" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4358" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4372" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4357" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4372" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4354" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4362" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4372" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4375" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4373" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4370" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4378" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4369" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4279" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4284" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4290" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4292" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4308" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4310" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4315" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4317" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4321" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4328" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4332" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4388" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4483" port: "I[3]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4487" port: "I[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4490" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4493" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4496" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4497" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4498" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4503" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4511" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4516" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4521" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4279" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4285" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4290" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4292" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4307" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4310" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4312" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4316" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4317" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4320" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4326" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4328" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4334" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4341" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4387" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4388" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4481" port: "I[1]" } delay_max: 1349 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4485" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4490" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4494" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4500" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4502" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4505" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4509" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4513" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4518" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4519" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4523" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4280" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4283" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4285" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4287" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4288" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4294" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4295" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4296" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4297" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4305" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4307" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4310" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4320" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4337" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4388" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4481" port: "I[3]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4485" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4514" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4518" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4280" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4285" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4288" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4291" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4292" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4293" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4295" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4297" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4302" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4305" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4307" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4310" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4322" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4323" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4325" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4337" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4389" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4477" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4481" port: "I[2]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4485" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4519" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i2" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i3" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3611" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i4" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i4" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i5" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i5" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i6" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i6" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i7" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i7" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i8" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3610" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i8" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i9" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3608" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i9" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i10" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3608" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i10" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i11" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3608" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i11" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i12" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3608" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i12" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i13" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i13" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i14" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i14" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i15" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3609" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i15" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3712" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3712" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i16" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i2" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3714" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i17" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i2" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3716" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i18" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i3" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3718" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i19" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i4" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3720" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i20" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i5" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3722" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3596" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3601" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3603" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3606" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3667" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3671" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3532" port: "I[3]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i21" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3724" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3595" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3605" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i22" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i7" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3726" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3545" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i23" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i8" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3728" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3545" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i24" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i9" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3730" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3542" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3589" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i25" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i10" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3732" port: "O" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3542" port: "I[3]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3588" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3664" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3673" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3674" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3675" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3683" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3690" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_91/i26" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/address_counter[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_90/i11" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3592" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3563" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3568" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4540" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[2]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3594" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3563" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3568" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4540" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/opcode[3]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3592" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3624" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3563" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3564" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3566" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3568" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/opcode[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4540" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i2" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3553" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i2" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i3" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3553" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3567" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i3" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i4" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3553" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3570" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i4" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i5" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i5" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i6" port: "O" } sink { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3554" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3565" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/bit_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/add_100/i6" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3752" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3754" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3752" port: "O" } sink { cell: "edb_top_inst/la0/word_count[2]~FF" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3752" port: "O" } sink { cell: "edb_top_inst/LUT__3754" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3754" port: "O" } sink { cell: "edb_top_inst/la0/word_count[3]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3574" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3630" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3754" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3757" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/la0/word_count[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/LUT__3757" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3574" port: "O" } sink { cell: "edb_top_inst/LUT__3763" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3759" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3757" port: "O" } sink { cell: "edb_top_inst/la0/word_count[5]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3757" port: "O" } sink { cell: "edb_top_inst/LUT__3759" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3761" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/la0/word_count[6]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3759" port: "O" } sink { cell: "edb_top_inst/LUT__3761" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3575" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3761" port: "O" } sink { cell: "edb_top_inst/la0/word_count[7]~FF" port: "I[2]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3765" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3767" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3763" port: "O" } sink { cell: "edb_top_inst/la0/word_count[8]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3763" port: "O" } sink { cell: "edb_top_inst/LUT__3765" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3763" port: "O" } sink { cell: "edb_top_inst/LUT__3767" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3765" port: "O" } sink { cell: "edb_top_inst/la0/word_count[9]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3765" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3767" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3769" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3771" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3767" port: "O" } sink { cell: "edb_top_inst/la0/word_count[10]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3767" port: "O" } sink { cell: "edb_top_inst/LUT__3769" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3767" port: "O" } sink { cell: "edb_top_inst/LUT__3771" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3769" port: "O" } sink { cell: "edb_top_inst/la0/word_count[11]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3769" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3771" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3773" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3775" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3771" port: "O" } sink { cell: "edb_top_inst/la0/word_count[12]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3771" port: "O" } sink { cell: "edb_top_inst/LUT__3773" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3771" port: "O" } sink { cell: "edb_top_inst/LUT__3775" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3773" port: "O" } sink { cell: "edb_top_inst/la0/word_count[13]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3577" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3773" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3775" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3777" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3775" port: "O" } sink { cell: "edb_top_inst/la0/word_count[14]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3775" port: "O" } sink { cell: "edb_top_inst/LUT__3777" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3777" port: "O" } sink { cell: "edb_top_inst/la0/word_count[15]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3576" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/word_count[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3777" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3781" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3785" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3789" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3794" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3797" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3800" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3803" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3806" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3809" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3812" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3815" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3818" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3821" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3824" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3826" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3828" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3831" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3833" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3836" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3839" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3842" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3845" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3848" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3851" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3854" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3857" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3860" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3863" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3866" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3868" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3657" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3781" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3785" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3787" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3788" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3793" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3796" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3799" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3803" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3809" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3811" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3814" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3823" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3826" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3828" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3831" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3836" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3841" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3844" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3847" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3851" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3857" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3859" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3863" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3871" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3656" port: "O" } sink { cell: "edb_top_inst/LUT__3897" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/LUT__3900" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3871" port: "O" } sink { cell: "edb_top_inst/LUT__3903" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3870" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3873" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3875" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3877" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3879" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3881" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3883" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3885" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3887" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3889" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3891" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3893" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3895" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3897" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3899" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3900" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3902" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3903" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3899" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3906" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3908" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3906" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3910" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3908" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3914" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3916" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3789" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3800" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3824" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3854" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3787" port: "O" } sink { cell: "edb_top_inst/LUT__3866" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3914" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3918" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3920" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3918" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3923" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3925" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3923" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3927" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3930" port: "O" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3637" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3942" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3636" port: "O" } sink { cell: "edb_top_inst/LUT__3948" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[1]" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3557" port: "I[2]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3579" port: "I[3]" } delay_max: 2241 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3590" port: "I[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3614" port: "I[0]" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3615" port: "I[0]" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3621" port: "I[0]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3933" port: "I[2]" } delay_max: 2228 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3938" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3939" port: "I[0]" } delay_max: 2003 delay_min: 0  }
route { driver { cell: "jtag_inst1_UPDATE" port: "inpad" } sink { cell: "edb_top_inst/LUT__4538" port: "I[1]" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[3]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3579" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3556" port: "O" } sink { cell: "edb_top_inst/LUT__3942" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3935" port: "O" } sink { cell: "edb_top_inst/la0/module_state[1]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3555" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3558" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3562" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3573" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3616" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3619" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3632" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3635" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3636" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3644" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3933" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3934" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3947" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3949" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4537" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3938" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[0]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3937" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3635" port: "O" } sink { cell: "edb_top_inst/LUT__3662" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3939" port: "O" } sink { cell: "edb_top_inst/la0/module_state[2]~FF" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3556" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3559" port: "I[0]" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3571" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3591" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3625" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3627" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3628" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3633" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3634" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3638" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3658" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3659" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3661" port: "I[3]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3935" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4537" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3562" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3562" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3572" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3572" port: "O" } sink { cell: "edb_top_inst/LUT__3641" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3579" port: "O" } sink { cell: "edb_top_inst/la0/module_state[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/module_state[3]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__3582" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3942" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3533" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3560" port: "I[1]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3947" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3534" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3535" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3535" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3532" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3949" port: "O" } sink { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3538" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3539" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3539" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3540" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3540" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3537" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3537" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3538" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3532" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3545" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3545" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3542" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3542" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3544" port: "I[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3544" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3548" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3549" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3550" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3548" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[1]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3992" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3993" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3995" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3981" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3982" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3984" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3983" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3983" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3981" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3981" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3984" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3982" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4274" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3983" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3983" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3994" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3994" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3992" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3992" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3995" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3993" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3994" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3994" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3999" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4001" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4001" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4000" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4274" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4001" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4009" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4001" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4009" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4000" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4008" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3999" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4008" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4000" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4007" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3999" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4007" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4009" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4008" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4262" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4266" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4015" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4016" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4018" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4035" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4060" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4112" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4137" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4036" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4056" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4113" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4133" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4037" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4056" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4114" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4133" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "I[1]" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4038" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4064" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4115" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4141" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[10]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4039" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4064" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4116" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4141" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4046" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4058" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4123" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4135" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4044" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4047" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4063" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4121" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4124" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4140" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4044" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4047" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4048" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4062" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4121" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4124" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4125" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4139" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4041" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4048" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4058" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4118" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4125" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4135" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[15]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4040" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4041" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4061" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4117" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4118" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4138" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[16]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4040" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4042" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4061" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4117" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4119" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4138" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[17]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4042" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4050" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4057" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4119" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4127" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4134" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[18]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4050" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4053" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4057" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4127" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4130" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4134" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[19]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4051" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4053" port: "I[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4130" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[20]~FF" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4051" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4054" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4131" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4017" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4017" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4015" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4015" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4018" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4016" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4276" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4017" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4017" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4028" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4028" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4026" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4026" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4029" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4027" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4263" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4265" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4028" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4028" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4153" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4154" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4155" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4112" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4137" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4113" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4133" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4114" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4133" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4115" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4141" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4116" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4141" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4123" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4135" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4121" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4124" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4140" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4121" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4124" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4125" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4139" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4118" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4125" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4135" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4117" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4118" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4138" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4117" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4119" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4138" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4119" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4127" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4134" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4127" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4130" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4134" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4130" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4128" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4131" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4076" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4077" port: "I[3]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4078" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4035" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4060" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4036" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4056" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4037" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4056" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4038" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4064" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4039" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4064" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4046" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4058" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4044" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4047" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4063" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4044" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4047" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4048" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4062" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4041" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4048" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4058" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4040" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4041" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4061" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4040" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4042" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4061" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4042" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4050" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4057" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4050" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4053" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4057" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4051" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4053" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4051" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4054" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[22]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4189" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4198" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4226" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4190" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4192" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4227" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4229" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4190" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4192" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4227" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4229" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4193" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4199" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4230" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4236" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4194" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4197" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4231" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4234" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4195" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4197" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4232" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4234" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4199" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4236" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4072" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4072" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4049" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4046" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4052" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4054" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4077" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4078" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4059" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4062" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4063" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4064" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4077" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4078" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4077" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4076" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4078" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4073" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4073" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4071" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4071" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4074" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4074" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4072" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4066" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4069" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4069" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4068" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4068" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4067" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4067" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4066" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4073" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4073" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4071" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4071" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4074" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4074" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4072" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4066" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4069" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4069" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4068" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4068" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4067" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4067" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4066" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4150" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4150" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4126" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4123" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4129" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4131" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4154" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4155" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4136" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4139" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4140" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4141" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4154" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4155" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4154" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4153" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4155" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4262" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4267" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4151" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4151" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4148" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4148" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4149" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4149" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4150" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4143" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4146" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4146" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4145" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4145" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4144" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4144" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4143" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4151" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4151" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4148" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4148" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4149" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4149" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4150" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4143" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4146" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4146" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4145" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4145" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4144" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4144" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4143" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4245" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4226" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4235" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4227" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4229" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4227" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4229" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4230" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4236" port: "I[1]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4231" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4234" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4232" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4234" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4236" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4201" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4208" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[3].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4189" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4198" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4190" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4192" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4190" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4192" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4193" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4199" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4194" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4197" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4195" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4197" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[4].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4199" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[5].genblk1.internal_reg_pr[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4270" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4274" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4270" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4272" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4276" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4270" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4271" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4270" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4273" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk2.la_capture_mask[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4195" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4201" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4202" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4190" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4190" port: "O" } sink { cell: "edb_top_inst/LUT__4191" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4197" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4198" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4199" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4201" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4202" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4208" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4201" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4273" port: "I[0]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.cap_probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4275" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4205" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4203" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4204" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4206" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4242" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4242" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4232" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4239" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4227" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4227" port: "O" } sink { cell: "edb_top_inst/LUT__4228" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4234" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4235" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4236" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4238" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4239" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4245" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4238" port: "O" } sink { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4264" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4266" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4242" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4240" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4240" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4243" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4243" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4242" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4240" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4240" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4241" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4243" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4243" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4261" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4268" port: "O" } sink { cell: "edb_top_inst/la0/tu_trigger~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/tu_trigger~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "I[1]" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "I[1]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[15]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[16]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[17]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "I[1]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[19]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[20]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[21]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[22]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/genblk4.cap_fifo_din_p1[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4270" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4277" port: "O" } sink { cell: "edb_top_inst/la0/capture_enable~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4422" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/capture_enable~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4459" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "I[1]" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "I[1]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "I[1]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "I[1]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[15]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[16]~FF" port: "I[1]" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[17]~FF" port: "I[1]" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[19]~FF" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[20]~FF" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[21]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[22]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_cu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "I[1]" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/cap_fifo_din_tu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4381" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4414" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4417" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4419" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4422" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3654" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3783" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4381" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4414" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4415" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4419" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4421" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4428" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4433" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4435" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4439" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4447" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4450" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4454" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4383" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4382" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4383" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4423" port: "O" } sink { cell: "edb_top_inst/LUT__4452" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4424" port: "O" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4452" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4452" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3657" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4424" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4424" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4426" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4426" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4426" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4428" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4429" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4429" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4429" port: "O" } sink { cell: "edb_top_inst/LUT__4454" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4431" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3654" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3783" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4413" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4417" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4418" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4421" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4439" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4440" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4447" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4449" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4454" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4458" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4436" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4440" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3654" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3783" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4416" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4417" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4419" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4421" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4431" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4439" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4440" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4449" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4443" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4445" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4448" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4450" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3654" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3779" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3783" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4381" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4384" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4395" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4396" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4416" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4418" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4421" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4429" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4430" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4437" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4438" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4439" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4445" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4448" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4449" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4452" port: "O" } sink { cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3561" port: "I[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3621" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3635" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/biu_ready~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4423" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4463" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4464" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4465" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4466" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4467" port: "I[1]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4468" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4469" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4470" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4472" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4473" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3781" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3785" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3788" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3793" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3799" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3803" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3805" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3809" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3811" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3814" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3818" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3821" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3823" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3826" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3828" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3831" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3833" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3836" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3838" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3841" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3844" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3847" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3851" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3853" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3857" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3859" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RDATA[10]" } sink { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3863" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RDATA[11]" } sink { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3865" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4475" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4478" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4483" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4514" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4460" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "RE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/LUT__4460" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4458" port: "O" } sink { cell: "edb_top_inst/LUT__4461" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4459" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "RE" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "RE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "RE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "RE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4460" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3788" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4461" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4421" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4421" port: "O" } sink { cell: "edb_top_inst/LUT__4422" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WE" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4454" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "RE" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4454" port: "O" } sink { cell: "edb_top_inst/LUT__4456" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4454" port: "O" } sink { cell: "edb_top_inst/LUT__4459" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4462" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4298" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4314" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4344" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4367" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4478" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4366" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4482" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4497" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4365" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4486" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4492" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4498" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4368" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4492" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4497" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4503" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4356" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4358" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4498" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4357" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4359" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4503" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4511" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4354" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4507" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4516" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4511" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4521" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4360" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4361" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4516" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4376" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4521" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[2]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3793" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3796" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3799" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3802" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3805" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3808" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3811" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3814" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3817" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3820" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3823" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[1]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[1]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WDATA[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4418" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4430" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4319" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4456" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4456" port: "O" } sink { cell: "edb_top_inst/LUT__4461" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WDATA[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4308" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4309" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4327" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4329" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4332" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4333" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4336" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4307" port: "O" } sink { cell: "edb_top_inst/LUT__4488" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4475" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4475" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4475" port: "O" } sink { cell: "edb_top_inst/LUT__4494" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4474" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[9]" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[9]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[9]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[9]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[9]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[9]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[9]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[9]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[9]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[9]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[9]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[9]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[9]" } delay_max: 1782 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[9]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[9]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4477" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4479" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[10]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[10]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[10]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[10]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[10]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[10]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[10]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[10]" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[10]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[10]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[10]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[10]" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[10]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[10]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/LUT__4505" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4483" port: "O" } sink { cell: "edb_top_inst/LUT__4524" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4481" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4481" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[11]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[11]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[11]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[11]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[11]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4485" port: "O" } sink { cell: "edb_top_inst/LUT__4502" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4488" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4488" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[0]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4491" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4491" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4494" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[1]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[1]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4490" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4490" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4490" port: "O" } sink { cell: "edb_top_inst/LUT__4491" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4500" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4500" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4502" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4505" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[3]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[3]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[3]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4286" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4303" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[2]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4285" port: "O" } sink { cell: "edb_top_inst/LUT__4524" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4509" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[4]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[4]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[4]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[4]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[4]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4316" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4322" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4334" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4336" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4387" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4315" port: "O" } sink { cell: "edb_top_inst/LUT__4475" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4514" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4514" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" } delay_max: 1801 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[5]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[5]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[5]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[5]" } delay_max: 2009 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[5]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4519" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4519" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[6]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[6]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[6]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[6]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[6]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/LUT__4289" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4286" port: "O" } sink { cell: "edb_top_inst/LUT__4474" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4524" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[7]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[7]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[7]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[7]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "WADDR[7]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4463" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4464" port: "I[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4465" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4466" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4467" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4468" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4469" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4470" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4471" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4472" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4473" port: "I[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4298" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4308" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4333" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4309" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4332" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4407" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4308" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4336" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4406" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4316" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4335" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4404" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4317" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4339" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4342" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4403" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4312" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4340" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4342" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4314" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4344" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4401" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4306" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4338" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4400" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4311" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4343" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4398" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4304" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4331" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4397" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "cout" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4303" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3652" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3653" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3780" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3784" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3789" port: "I[0]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3800" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3806" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3812" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3824" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3830" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3835" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3854" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3856" port: "I[2]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3866" port: "I[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3870" port: "I[2]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[2]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3877" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3879" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3887" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3891" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3895" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3900" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3902" port: "I[1]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3903" port: "I[0]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3910" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3916" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3920" port: "I[1]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3925" port: "I[1]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3927" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3930" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3650" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3544" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3587" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3664" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3675" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3683" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3690" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3544" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3588" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3664" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3673" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3674" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3675" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3683" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3690" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3543" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3586" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3682" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3649" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3548" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3586" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3682" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3648" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3586" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3682" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3648" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3547" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3586" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3682" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3651" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3850" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4298" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4391" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4405" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3853" port: "I[0]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4327" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4407" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3856" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4329" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4348" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4406" port: "I[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3859" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4281" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4387" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4404" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4409" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3862" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4328" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4403" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4409" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3865" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4326" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4327" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4349" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4408" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3868" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4300" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4386" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4401" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3870" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4282" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4283" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4350" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4385" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4400" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3873" port: "I[0]" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4291" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4293" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4296" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4393" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4398" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4402" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3875" port: "I[1]" } delay_max: 1939 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4325" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4353" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4397" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4402" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3877" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4289" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4352" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4390" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4392" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4402" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3879" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4324" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3881" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4321" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3883" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4323" port: "I[3]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3885" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4325" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4351" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3887" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4292" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4294" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4295" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4352" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4389" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4410" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4538" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4538" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4538" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4538" port: "O" } sink { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3583" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[0]~FF" port: "CE" } delay_max: 2829 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[1]~FF" port: "CE" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[2]~FF" port: "CE" } delay_max: 2557 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[3]~FF" port: "CE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[4]~FF" port: "CE" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[5]~FF" port: "CE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[6]~FF" port: "CE" } delay_max: 2374 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[7]~FF" port: "CE" } delay_max: 2650 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[8]~FF" port: "CE" } delay_max: 2818 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[9]~FF" port: "CE" } delay_max: 2411 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[10]~FF" port: "CE" } delay_max: 2609 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[11]~FF" port: "CE" } delay_max: 2925 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[12]~FF" port: "CE" } delay_max: 2128 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[13]~FF" port: "CE" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[14]~FF" port: "CE" } delay_max: 2768 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[15]~FF" port: "CE" } delay_max: 2201 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[16]~FF" port: "CE" } delay_max: 2003 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[17]~FF" port: "CE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[18]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[19]~FF" port: "CE" } delay_max: 2198 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[20]~FF" port: "CE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[21]~FF" port: "CE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[22]~FF" port: "CE" } delay_max: 2203 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[23]~FF" port: "CE" } delay_max: 2133 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[24]~FF" port: "CE" } delay_max: 2136 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[25]~FF" port: "CE" } delay_max: 2123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[26]~FF" port: "CE" } delay_max: 1916 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[27]~FF" port: "CE" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[28]~FF" port: "CE" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[29]~FF" port: "CE" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[30]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[31]~FF" port: "CE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[32]~FF" port: "CE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[33]~FF" port: "CE" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[34]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[35]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[36]~FF" port: "CE" } delay_max: 1687 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[37]~FF" port: "CE" } delay_max: 1476 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[38]~FF" port: "CE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[39]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[40]~FF" port: "CE" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[41]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[42]~FF" port: "CE" } delay_max: 3104 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[43]~FF" port: "CE" } delay_max: 3132 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[44]~FF" port: "CE" } delay_max: 3417 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[45]~FF" port: "CE" } delay_max: 2734 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[46]~FF" port: "CE" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[47]~FF" port: "CE" } delay_max: 2163 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[48]~FF" port: "CE" } delay_max: 2745 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[49]~FF" port: "CE" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[50]~FF" port: "CE" } delay_max: 2955 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[51]~FF" port: "CE" } delay_max: 1515 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[52]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[53]~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[54]~FF" port: "CE" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[55]~FF" port: "CE" } delay_max: 3523 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[56]~FF" port: "CE" } delay_max: 2642 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[57]~FF" port: "CE" } delay_max: 1966 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[58]~FF" port: "CE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[59]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[60]~FF" port: "CE" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[61]~FF" port: "CE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[62]~FF" port: "CE" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[63]~FF" port: "CE" } delay_max: 1969 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[64]~FF" port: "CE" } delay_max: 2160 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[65]~FF" port: "CE" } delay_max: 1695 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[66]~FF" port: "CE" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[67]~FF" port: "CE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[68]~FF" port: "CE" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[69]~FF" port: "CE" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[70]~FF" port: "CE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[71]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[72]~FF" port: "CE" } delay_max: 1676 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[73]~FF" port: "CE" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[74]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[75]~FF" port: "CE" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[76]~FF" port: "CE" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[77]~FF" port: "CE" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[78]~FF" port: "CE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[79]~FF" port: "CE" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "CE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4539" port: "O" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "CE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3583" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3583" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3583" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3548" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3590" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__3616" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" } sink { cell: "edb_top_inst/LUT__4538" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" } delay_max: 1917 delay_min: 0  }
route { driver { cell: "jtag_inst1_TDI" port: "inpad" } sink { cell: "edb_top_inst/LUT__3947" port: "I[0]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__1" port: "IO_in" } delay_max: 7844 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3618" port: "I[1]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3622" port: "I[0]" } delay_max: 1695 delay_min: 0  }
route { driver { cell: "jtag_inst1_CAPTURE" port: "inpad" } sink { cell: "edb_top_inst/LUT__3661" port: "I[1]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__4538" port: "I[3]" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "jtag_inst1_SEL" port: "inpad" } sink { cell: "edb_top_inst/LUT__4539" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__3661" port: "I[0]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "jtag_inst1_SHIFT" port: "inpad" } sink { cell: "edb_top_inst/LUT__4539" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "jtag_inst1_TCK" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 3740 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3584" port: "O" } sink { cell: "jtag_inst1_TDO" port: "outpad" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3533" port: "O" } sink { cell: "edb_top_inst/LUT__3536" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3534" port: "O" } sink { cell: "edb_top_inst/LUT__3536" port: "I[2]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3535" port: "O" } sink { cell: "edb_top_inst/LUT__3536" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3532" port: "O" } sink { cell: "edb_top_inst/LUT__3536" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3536" port: "O" } sink { cell: "edb_top_inst/LUT__3552" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3537" port: "O" } sink { cell: "edb_top_inst/LUT__3541" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3538" port: "O" } sink { cell: "edb_top_inst/LUT__3541" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3539" port: "O" } sink { cell: "edb_top_inst/LUT__3541" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3540" port: "O" } sink { cell: "edb_top_inst/LUT__3541" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3541" port: "O" } sink { cell: "edb_top_inst/LUT__3552" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3542" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3543" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3544" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3545" port: "O" } sink { cell: "edb_top_inst/LUT__3546" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3546" port: "O" } sink { cell: "edb_top_inst/LUT__3552" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3547" port: "O" } sink { cell: "edb_top_inst/LUT__3551" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3548" port: "O" } sink { cell: "edb_top_inst/LUT__3551" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3549" port: "O" } sink { cell: "edb_top_inst/LUT__3551" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3550" port: "O" } sink { cell: "edb_top_inst/LUT__3551" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3551" port: "O" } sink { cell: "edb_top_inst/LUT__3552" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3552" port: "O" } sink { cell: "edb_top_inst/LUT__3560" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3553" port: "O" } sink { cell: "edb_top_inst/LUT__3554" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3554" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3555" port: "O" } sink { cell: "edb_top_inst/LUT__3557" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3555" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3557" port: "O" } sink { cell: "edb_top_inst/LUT__3558" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3557" port: "O" } sink { cell: "edb_top_inst/LUT__3581" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3558" port: "O" } sink { cell: "edb_top_inst/LUT__3559" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3559" port: "O" } sink { cell: "edb_top_inst/LUT__3560" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3559" port: "O" } sink { cell: "edb_top_inst/LUT__3561" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3560" port: "O" } sink { cell: "edb_top_inst/LUT__3584" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3561" port: "O" } sink { cell: "edb_top_inst/LUT__3584" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3563" port: "O" } sink { cell: "edb_top_inst/LUT__3565" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3563" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i3" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3564" port: "O" } sink { cell: "edb_top_inst/LUT__3565" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3564" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i4" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3565" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3566" port: "O" } sink { cell: "edb_top_inst/LUT__3567" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3566" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3567" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3568" port: "O" } sink { cell: "edb_top_inst/LUT__3569" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3568" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i1" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3569" port: "O" } sink { cell: "edb_top_inst/LUT__3570" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3617" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3620" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3632" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3659" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3570" port: "O" } sink { cell: "edb_top_inst/LUT__3937" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3572" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3644" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3647" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3938" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3571" port: "O" } sink { cell: "edb_top_inst/LUT__3948" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3579" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3581" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3591" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3625" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3633" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3656" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3662" port: "I[2]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3573" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3575" port: "O" } sink { cell: "edb_top_inst/LUT__3763" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3576" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3576" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3578" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3577" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3579" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3581" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3617" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3619" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3620" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3637" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3934" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3937" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3578" port: "O" } sink { cell: "edb_top_inst/LUT__3939" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3582" port: "O" } sink { cell: "edb_top_inst/LUT__3584" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3584" port: "I[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3590" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3616" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3618" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3622" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3583" port: "O" } sink { cell: "edb_top_inst/LUT__3661" port: "I[2]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3587" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3664" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3586" port: "O" } sink { cell: "edb_top_inst/LUT__3675" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3587" port: "O" } sink { cell: "edb_top_inst/LUT__3588" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3587" port: "O" } sink { cell: "edb_top_inst/LUT__3673" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3587" port: "O" } sink { cell: "edb_top_inst/LUT__3674" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3596" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3601" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3603" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3606" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3667" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3589" port: "O" } sink { cell: "edb_top_inst/LUT__3671" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3590" port: "O" } sink { cell: "edb_top_inst/LUT__3626" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3592" port: "O" } sink { cell: "edb_top_inst/LUT__3593" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3594" port: "O" } sink { cell: "edb_top_inst/LUT__3595" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3594" port: "O" } sink { cell: "edb_top_inst/LUT__3605" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3595" port: "O" } sink { cell: "edb_top_inst/LUT__3596" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3595" port: "O" } sink { cell: "edb_top_inst/LUT__3601" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3595" port: "O" } sink { cell: "edb_top_inst/LUT__3603" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3595" port: "O" } sink { cell: "edb_top_inst/LUT__3667" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3597" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3598" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3665" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3673" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3676" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3684" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3596" port: "O" } sink { cell: "edb_top_inst/LUT__3691" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3601" port: "O" } sink { cell: "edb_top_inst/LUT__3602" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3601" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3601" port: "O" } sink { cell: "edb_top_inst/LUT__3677" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3601" port: "O" } sink { cell: "edb_top_inst/LUT__3685" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3601" port: "O" } sink { cell: "edb_top_inst/LUT__3692" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3604" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3669" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3674" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3679" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3687" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3603" port: "O" } sink { cell: "edb_top_inst/LUT__3694" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3605" port: "O" } sink { cell: "edb_top_inst/LUT__3606" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3605" port: "O" } sink { cell: "edb_top_inst/LUT__3671" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3608" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3609" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3610" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3611" port: "O" } sink { cell: "edb_top_inst/LUT__3612" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3617" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3614" port: "O" } sink { cell: "edb_top_inst/LUT__3635" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/LUT__3616" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3615" port: "O" } sink { cell: "edb_top_inst/LUT__3620" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3616" port: "O" } sink { cell: "edb_top_inst/LUT__3617" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3617" port: "O" } sink { cell: "edb_top_inst/LUT__3628" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3618" port: "O" } sink { cell: "edb_top_inst/LUT__3619" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3619" port: "O" } sink { cell: "edb_top_inst/LUT__3620" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3620" port: "O" } sink { cell: "edb_top_inst/LUT__3628" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3621" port: "O" } sink { cell: "edb_top_inst/LUT__3623" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3621" port: "O" } sink { cell: "edb_top_inst/LUT__3934" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3622" port: "O" } sink { cell: "edb_top_inst/LUT__3623" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3622" port: "O" } sink { cell: "edb_top_inst/LUT__3658" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3622" port: "O" } sink { cell: "edb_top_inst/LUT__3933" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3623" port: "O" } sink { cell: "edb_top_inst/LUT__3627" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3624" port: "O" } sink { cell: "edb_top_inst/LUT__3626" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3625" port: "O" } sink { cell: "edb_top_inst/LUT__3626" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3625" port: "O" } sink { cell: "edb_top_inst/LUT__3642" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3626" port: "O" } sink { cell: "edb_top_inst/LUT__3627" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3627" port: "O" } sink { cell: "edb_top_inst/LUT__3628" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3630" port: "O" } sink { cell: "edb_top_inst/LUT__3631" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3631" port: "O" } sink { cell: "edb_top_inst/LUT__3632" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3631" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3632" port: "O" } sink { cell: "edb_top_inst/LUT__3639" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3633" port: "O" } sink { cell: "edb_top_inst/LUT__3639" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3634" port: "O" } sink { cell: "edb_top_inst/LUT__3635" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3634" port: "O" } sink { cell: "edb_top_inst/LUT__3937" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3637" port: "O" } sink { cell: "edb_top_inst/LUT__3638" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3637" port: "O" } sink { cell: "edb_top_inst/LUT__3933" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3638" port: "O" } sink { cell: "edb_top_inst/LUT__3639" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/LUT__3640" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3639" port: "O" } sink { cell: "edb_top_inst/LUT__4423" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3641" port: "O" } sink { cell: "edb_top_inst/LUT__3642" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3644" port: "O" } sink { cell: "edb_top_inst/LUT__3645" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3644" port: "O" } sink { cell: "edb_top_inst/LUT__3942" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3648" port: "O" } sink { cell: "edb_top_inst/LUT__3651" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3649" port: "O" } sink { cell: "edb_top_inst/LUT__3651" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3650" port: "O" } sink { cell: "edb_top_inst/LUT__3651" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3652" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3653" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3781" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3785" port: "I[1]" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3787" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3792" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3830" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3835" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3857" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3651" port: "O" } sink { cell: "edb_top_inst/LUT__3871" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3794" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3797" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3802" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3808" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3815" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3817" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3820" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3826" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3828" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3833" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3842" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3848" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3860" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3868" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[3]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3885" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3889" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3893" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3652" port: "O" } sink { cell: "edb_top_inst/LUT__3897" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3788" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3793" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3796" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3799" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3802" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3805" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3808" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3811" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3814" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3817" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3820" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3823" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3838" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3841" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3844" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3847" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3850" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3853" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3859" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3862" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3865" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3868" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3875" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3885" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3889" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3653" port: "O" } sink { cell: "edb_top_inst/LUT__3893" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3654" port: "O" } sink { cell: "edb_top_inst/LUT__3655" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3655" port: "O" } sink { cell: "edb_top_inst/LUT__3657" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3658" port: "O" } sink { cell: "edb_top_inst/LUT__3659" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3661" port: "O" } sink { cell: "edb_top_inst/LUT__3662" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3665" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3666" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3669" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3670" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3664" port: "O" } sink { cell: "edb_top_inst/LUT__3672" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3668" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3678" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3686" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3693" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3667" port: "O" } sink { cell: "edb_top_inst/LUT__3697" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3671" port: "O" } sink { cell: "edb_top_inst/LUT__3672" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3671" port: "O" } sink { cell: "edb_top_inst/LUT__3681" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3671" port: "O" } sink { cell: "edb_top_inst/LUT__3689" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3671" port: "O" } sink { cell: "edb_top_inst/LUT__3696" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3676" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3677" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3678" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3679" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3680" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3675" port: "O" } sink { cell: "edb_top_inst/LUT__3681" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3682" port: "O" } sink { cell: "edb_top_inst/LUT__3683" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3682" port: "O" } sink { cell: "edb_top_inst/LUT__3690" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3683" port: "O" } sink { cell: "edb_top_inst/LUT__3684" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3683" port: "O" } sink { cell: "edb_top_inst/LUT__3685" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3683" port: "O" } sink { cell: "edb_top_inst/LUT__3686" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3683" port: "O" } sink { cell: "edb_top_inst/LUT__3687" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3683" port: "O" } sink { cell: "edb_top_inst/LUT__3688" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3683" port: "O" } sink { cell: "edb_top_inst/LUT__3689" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3691" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3692" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3693" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3694" port: "I[1]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3695" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3690" port: "O" } sink { cell: "edb_top_inst/LUT__3696" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i16" port: "O" } sink { cell: "edb_top_inst/LUT__3712" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i2" port: "O" } sink { cell: "edb_top_inst/LUT__3714" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i17" port: "O" } sink { cell: "edb_top_inst/LUT__3714" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i3" port: "O" } sink { cell: "edb_top_inst/LUT__3716" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i18" port: "O" } sink { cell: "edb_top_inst/LUT__3716" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i4" port: "O" } sink { cell: "edb_top_inst/LUT__3718" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i19" port: "O" } sink { cell: "edb_top_inst/LUT__3718" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i5" port: "O" } sink { cell: "edb_top_inst/LUT__3720" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i20" port: "O" } sink { cell: "edb_top_inst/LUT__3720" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i6" port: "O" } sink { cell: "edb_top_inst/LUT__3722" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i21" port: "O" } sink { cell: "edb_top_inst/LUT__3722" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i7" port: "O" } sink { cell: "edb_top_inst/LUT__3724" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i22" port: "O" } sink { cell: "edb_top_inst/LUT__3724" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i8" port: "O" } sink { cell: "edb_top_inst/LUT__3726" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i23" port: "O" } sink { cell: "edb_top_inst/LUT__3726" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i9" port: "O" } sink { cell: "edb_top_inst/LUT__3728" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i24" port: "O" } sink { cell: "edb_top_inst/LUT__3728" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i10" port: "O" } sink { cell: "edb_top_inst/LUT__3730" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i25" port: "O" } sink { cell: "edb_top_inst/LUT__3730" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i11" port: "O" } sink { cell: "edb_top_inst/LUT__3732" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i26" port: "O" } sink { cell: "edb_top_inst/LUT__3732" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3779" port: "O" } sink { cell: "edb_top_inst/LUT__3780" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3780" port: "O" } sink { cell: "edb_top_inst/LUT__3781" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__3784" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4462" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4463" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4464" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4465" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4466" port: "I[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4467" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4468" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4469" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4470" port: "I[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4471" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4472" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3783" port: "O" } sink { cell: "edb_top_inst/LUT__4473" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3784" port: "O" } sink { cell: "edb_top_inst/LUT__3785" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3788" port: "O" } sink { cell: "edb_top_inst/LUT__3789" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3794" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3797" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3815" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3842" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3848" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3792" port: "O" } sink { cell: "edb_top_inst/LUT__3860" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3793" port: "O" } sink { cell: "edb_top_inst/LUT__3794" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3796" port: "O" } sink { cell: "edb_top_inst/LUT__3797" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3799" port: "O" } sink { cell: "edb_top_inst/LUT__3800" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3802" port: "O" } sink { cell: "edb_top_inst/LUT__3803" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3805" port: "O" } sink { cell: "edb_top_inst/LUT__3806" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3808" port: "O" } sink { cell: "edb_top_inst/LUT__3809" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3811" port: "O" } sink { cell: "edb_top_inst/LUT__3812" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3814" port: "O" } sink { cell: "edb_top_inst/LUT__3815" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3817" port: "O" } sink { cell: "edb_top_inst/LUT__3818" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3820" port: "O" } sink { cell: "edb_top_inst/LUT__3821" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3823" port: "O" } sink { cell: "edb_top_inst/LUT__3824" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3830" port: "O" } sink { cell: "edb_top_inst/LUT__3831" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3835" port: "O" } sink { cell: "edb_top_inst/LUT__3836" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3838" port: "O" } sink { cell: "edb_top_inst/LUT__3839" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3841" port: "O" } sink { cell: "edb_top_inst/LUT__3842" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3844" port: "O" } sink { cell: "edb_top_inst/LUT__3845" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3847" port: "O" } sink { cell: "edb_top_inst/LUT__3848" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3850" port: "O" } sink { cell: "edb_top_inst/LUT__3851" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3853" port: "O" } sink { cell: "edb_top_inst/LUT__3854" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3856" port: "O" } sink { cell: "edb_top_inst/LUT__3857" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3859" port: "O" } sink { cell: "edb_top_inst/LUT__3860" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3862" port: "O" } sink { cell: "edb_top_inst/LUT__3863" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3865" port: "O" } sink { cell: "edb_top_inst/LUT__3866" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3933" port: "O" } sink { cell: "edb_top_inst/LUT__3935" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3934" port: "O" } sink { cell: "edb_top_inst/LUT__3935" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3947" port: "O" } sink { cell: "edb_top_inst/LUT__3948" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3948" port: "O" } sink { cell: "edb_top_inst/LUT__3949" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3981" port: "O" } sink { cell: "edb_top_inst/LUT__3982" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3981" port: "O" } sink { cell: "edb_top_inst/LUT__3984" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3983" port: "O" } sink { cell: "edb_top_inst/LUT__3984" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3992" port: "O" } sink { cell: "edb_top_inst/LUT__3993" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3992" port: "O" } sink { cell: "edb_top_inst/LUT__3995" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3994" port: "O" } sink { cell: "edb_top_inst/LUT__3995" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__3999" port: "O" } sink { cell: "edb_top_inst/LUT__4000" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4007" port: "O" } sink { cell: "edb_top_inst/LUT__4008" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4015" port: "O" } sink { cell: "edb_top_inst/LUT__4016" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4015" port: "O" } sink { cell: "edb_top_inst/LUT__4018" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4017" port: "O" } sink { cell: "edb_top_inst/LUT__4018" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4026" port: "O" } sink { cell: "edb_top_inst/LUT__4027" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4026" port: "O" } sink { cell: "edb_top_inst/LUT__4029" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4028" port: "O" } sink { cell: "edb_top_inst/LUT__4029" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4035" port: "O" } sink { cell: "edb_top_inst/LUT__4036" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4036" port: "O" } sink { cell: "edb_top_inst/LUT__4037" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4037" port: "O" } sink { cell: "edb_top_inst/LUT__4038" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4038" port: "O" } sink { cell: "edb_top_inst/LUT__4039" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4039" port: "O" } sink { cell: "edb_top_inst/LUT__4046" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4040" port: "O" } sink { cell: "edb_top_inst/LUT__4043" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4040" port: "O" } sink { cell: "edb_top_inst/LUT__4049" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4041" port: "O" } sink { cell: "edb_top_inst/LUT__4043" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4042" port: "O" } sink { cell: "edb_top_inst/LUT__4043" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4045" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4043" port: "O" } sink { cell: "edb_top_inst/LUT__4049" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4044" port: "O" } sink { cell: "edb_top_inst/LUT__4045" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4045" port: "O" } sink { cell: "edb_top_inst/LUT__4046" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4047" port: "O" } sink { cell: "edb_top_inst/LUT__4049" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4048" port: "O" } sink { cell: "edb_top_inst/LUT__4049" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4050" port: "O" } sink { cell: "edb_top_inst/LUT__4052" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4051" port: "O" } sink { cell: "edb_top_inst/LUT__4052" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4051" port: "O" } sink { cell: "edb_top_inst/LUT__4059" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4053" port: "O" } sink { cell: "edb_top_inst/LUT__4054" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4056" port: "O" } sink { cell: "edb_top_inst/LUT__4059" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4057" port: "O" } sink { cell: "edb_top_inst/LUT__4059" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4058" port: "O" } sink { cell: "edb_top_inst/LUT__4059" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4060" port: "O" } sink { cell: "edb_top_inst/LUT__4062" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4061" port: "O" } sink { cell: "edb_top_inst/LUT__4062" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4066" port: "O" } sink { cell: "edb_top_inst/LUT__4070" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4067" port: "O" } sink { cell: "edb_top_inst/LUT__4070" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4068" port: "O" } sink { cell: "edb_top_inst/LUT__4070" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4069" port: "O" } sink { cell: "edb_top_inst/LUT__4070" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4070" port: "O" } sink { cell: "edb_top_inst/LUT__4076" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4071" port: "O" } sink { cell: "edb_top_inst/LUT__4075" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4072" port: "O" } sink { cell: "edb_top_inst/LUT__4075" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4073" port: "O" } sink { cell: "edb_top_inst/LUT__4075" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4074" port: "O" } sink { cell: "edb_top_inst/LUT__4075" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4075" port: "O" } sink { cell: "edb_top_inst/LUT__4076" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4112" port: "O" } sink { cell: "edb_top_inst/LUT__4113" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4113" port: "O" } sink { cell: "edb_top_inst/LUT__4114" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4114" port: "O" } sink { cell: "edb_top_inst/LUT__4115" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4115" port: "O" } sink { cell: "edb_top_inst/LUT__4116" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4116" port: "O" } sink { cell: "edb_top_inst/LUT__4123" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4117" port: "O" } sink { cell: "edb_top_inst/LUT__4120" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4117" port: "O" } sink { cell: "edb_top_inst/LUT__4126" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4118" port: "O" } sink { cell: "edb_top_inst/LUT__4120" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4119" port: "O" } sink { cell: "edb_top_inst/LUT__4120" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4120" port: "O" } sink { cell: "edb_top_inst/LUT__4122" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4120" port: "O" } sink { cell: "edb_top_inst/LUT__4126" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4121" port: "O" } sink { cell: "edb_top_inst/LUT__4122" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4122" port: "O" } sink { cell: "edb_top_inst/LUT__4123" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4124" port: "O" } sink { cell: "edb_top_inst/LUT__4126" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4125" port: "O" } sink { cell: "edb_top_inst/LUT__4126" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4127" port: "O" } sink { cell: "edb_top_inst/LUT__4129" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4128" port: "O" } sink { cell: "edb_top_inst/LUT__4129" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4128" port: "O" } sink { cell: "edb_top_inst/LUT__4136" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4130" port: "O" } sink { cell: "edb_top_inst/LUT__4131" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4133" port: "O" } sink { cell: "edb_top_inst/LUT__4136" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4134" port: "O" } sink { cell: "edb_top_inst/LUT__4136" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4135" port: "O" } sink { cell: "edb_top_inst/LUT__4136" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4137" port: "O" } sink { cell: "edb_top_inst/LUT__4139" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4138" port: "O" } sink { cell: "edb_top_inst/LUT__4139" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4143" port: "O" } sink { cell: "edb_top_inst/LUT__4147" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4144" port: "O" } sink { cell: "edb_top_inst/LUT__4147" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4145" port: "O" } sink { cell: "edb_top_inst/LUT__4147" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4146" port: "O" } sink { cell: "edb_top_inst/LUT__4147" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4147" port: "O" } sink { cell: "edb_top_inst/LUT__4153" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4148" port: "O" } sink { cell: "edb_top_inst/LUT__4152" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4149" port: "O" } sink { cell: "edb_top_inst/LUT__4152" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4150" port: "O" } sink { cell: "edb_top_inst/LUT__4152" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4151" port: "O" } sink { cell: "edb_top_inst/LUT__4152" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4152" port: "O" } sink { cell: "edb_top_inst/LUT__4153" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4189" port: "O" } sink { cell: "edb_top_inst/LUT__4191" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4191" port: "O" } sink { cell: "edb_top_inst/LUT__4193" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4192" port: "O" } sink { cell: "edb_top_inst/LUT__4193" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4193" port: "O" } sink { cell: "edb_top_inst/LUT__4194" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4194" port: "O" } sink { cell: "edb_top_inst/LUT__4195" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4202" port: "O" } sink { cell: "edb_top_inst/LUT__4208" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4203" port: "O" } sink { cell: "edb_top_inst/LUT__4207" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4204" port: "O" } sink { cell: "edb_top_inst/LUT__4207" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4205" port: "O" } sink { cell: "edb_top_inst/LUT__4207" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4206" port: "O" } sink { cell: "edb_top_inst/LUT__4207" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4207" port: "O" } sink { cell: "edb_top_inst/LUT__4208" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4226" port: "O" } sink { cell: "edb_top_inst/LUT__4228" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4228" port: "O" } sink { cell: "edb_top_inst/LUT__4230" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4229" port: "O" } sink { cell: "edb_top_inst/LUT__4230" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4230" port: "O" } sink { cell: "edb_top_inst/LUT__4231" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4231" port: "O" } sink { cell: "edb_top_inst/LUT__4232" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4239" port: "O" } sink { cell: "edb_top_inst/LUT__4245" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4240" port: "O" } sink { cell: "edb_top_inst/LUT__4244" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4241" port: "O" } sink { cell: "edb_top_inst/LUT__4244" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4242" port: "O" } sink { cell: "edb_top_inst/LUT__4244" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4243" port: "O" } sink { cell: "edb_top_inst/LUT__4244" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4244" port: "O" } sink { cell: "edb_top_inst/LUT__4245" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4262" port: "O" } sink { cell: "edb_top_inst/LUT__4264" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4263" port: "O" } sink { cell: "edb_top_inst/LUT__4264" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4264" port: "O" } sink { cell: "edb_top_inst/LUT__4268" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4265" port: "O" } sink { cell: "edb_top_inst/LUT__4267" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4266" port: "O" } sink { cell: "edb_top_inst/LUT__4267" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4267" port: "O" } sink { cell: "edb_top_inst/LUT__4268" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4271" port: "O" } sink { cell: "edb_top_inst/LUT__4273" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4272" port: "O" } sink { cell: "edb_top_inst/LUT__4273" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4273" port: "O" } sink { cell: "edb_top_inst/LUT__4277" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4274" port: "O" } sink { cell: "edb_top_inst/LUT__4276" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4275" port: "O" } sink { cell: "edb_top_inst/LUT__4276" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4276" port: "O" } sink { cell: "edb_top_inst/LUT__4277" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4280" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4288" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4305" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4314" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4337" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4343" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4344" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4279" port: "O" } sink { cell: "edb_top_inst/LUT__4386" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4280" port: "O" } sink { cell: "edb_top_inst/LUT__4283" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4281" port: "O" } sink { cell: "edb_top_inst/LUT__4282" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4282" port: "O" } sink { cell: "edb_top_inst/LUT__4283" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4283" port: "O" } sink { cell: "edb_top_inst/LUT__4301" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4286" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4303" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4309" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4312" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4323" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4326" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4481" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4284" port: "O" } sink { cell: "edb_top_inst/LUT__4502" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4288" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4302" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4287" port: "O" } sink { cell: "edb_top_inst/LUT__4325" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4288" port: "O" } sink { cell: "edb_top_inst/LUT__4289" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4288" port: "O" } sink { cell: "edb_top_inst/LUT__4331" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4288" port: "O" } sink { cell: "edb_top_inst/LUT__4474" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4289" port: "O" } sink { cell: "edb_top_inst/LUT__4301" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4291" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4296" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4391" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4290" port: "O" } sink { cell: "edb_top_inst/LUT__4479" port: "I[2]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4291" port: "O" } sink { cell: "edb_top_inst/LUT__4294" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4292" port: "O" } sink { cell: "edb_top_inst/LUT__4293" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4293" port: "O" } sink { cell: "edb_top_inst/LUT__4294" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4294" port: "O" } sink { cell: "edb_top_inst/LUT__4301" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4295" port: "O" } sink { cell: "edb_top_inst/LUT__4296" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4296" port: "O" } sink { cell: "edb_top_inst/LUT__4300" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4300" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4312" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4314" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4316" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4317" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4326" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4328" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4334" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4340" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4344" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4386" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4387" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4391" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4392" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4479" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4494" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4500" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4505" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4509" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4297" port: "O" } sink { cell: "edb_top_inst/LUT__4523" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4298" port: "O" } sink { cell: "edb_top_inst/LUT__4299" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4298" port: "O" } sink { cell: "edb_top_inst/LUT__4410" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4299" port: "O" } sink { cell: "edb_top_inst/LUT__4300" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4300" port: "O" } sink { cell: "edb_top_inst/LUT__4301" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4301" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4302" port: "O" } sink { cell: "edb_top_inst/LUT__4304" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4302" port: "O" } sink { cell: "edb_top_inst/LUT__4390" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4304" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4303" port: "O" } sink { cell: "edb_top_inst/LUT__4331" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4304" port: "O" } sink { cell: "edb_top_inst/LUT__4319" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4305" port: "O" } sink { cell: "edb_top_inst/LUT__4306" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4305" port: "O" } sink { cell: "edb_top_inst/LUT__4385" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4305" port: "O" } sink { cell: "edb_top_inst/LUT__4514" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4306" port: "O" } sink { cell: "edb_top_inst/LUT__4319" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4308" port: "O" } sink { cell: "edb_top_inst/LUT__4313" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4309" port: "O" } sink { cell: "edb_top_inst/LUT__4313" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4310" port: "O" } sink { cell: "edb_top_inst/LUT__4311" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4310" port: "O" } sink { cell: "edb_top_inst/LUT__4343" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4310" port: "O" } sink { cell: "edb_top_inst/LUT__4393" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4311" port: "O" } sink { cell: "edb_top_inst/LUT__4313" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4312" port: "O" } sink { cell: "edb_top_inst/LUT__4313" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4313" port: "O" } sink { cell: "edb_top_inst/LUT__4319" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4314" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4316" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4317" port: "O" } sink { cell: "edb_top_inst/LUT__4318" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4318" port: "O" } sink { cell: "edb_top_inst/LUT__4319" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4320" port: "O" } sink { cell: "edb_top_inst/LUT__4321" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4320" port: "O" } sink { cell: "edb_top_inst/LUT__4322" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4320" port: "O" } sink { cell: "edb_top_inst/LUT__4323" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4320" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4321" port: "O" } sink { cell: "edb_top_inst/LUT__4324" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4322" port: "O" } sink { cell: "edb_top_inst/LUT__4324" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4323" port: "O" } sink { cell: "edb_top_inst/LUT__4324" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4324" port: "O" } sink { cell: "edb_top_inst/LUT__4330" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4325" port: "O" } sink { cell: "edb_top_inst/LUT__4330" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4326" port: "O" } sink { cell: "edb_top_inst/LUT__4327" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4327" port: "O" } sink { cell: "edb_top_inst/LUT__4330" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4328" port: "O" } sink { cell: "edb_top_inst/LUT__4329" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4329" port: "O" } sink { cell: "edb_top_inst/LUT__4330" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4330" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4330" port: "O" } sink { cell: "edb_top_inst/LUT__4395" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4330" port: "O" } sink { cell: "edb_top_inst/LUT__4427" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4330" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4330" port: "O" } sink { cell: "edb_top_inst/LUT__4442" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4331" port: "O" } sink { cell: "edb_top_inst/LUT__4346" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4332" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4333" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4334" port: "O" } sink { cell: "edb_top_inst/LUT__4335" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4335" port: "O" } sink { cell: "edb_top_inst/LUT__4346" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4336" port: "O" } sink { cell: "edb_top_inst/LUT__4338" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4337" port: "O" } sink { cell: "edb_top_inst/LUT__4338" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4338" port: "O" } sink { cell: "edb_top_inst/LUT__4346" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4339" port: "O" } sink { cell: "edb_top_inst/LUT__4340" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4340" port: "O" } sink { cell: "edb_top_inst/LUT__4345" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4341" port: "O" } sink { cell: "edb_top_inst/LUT__4342" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4342" port: "O" } sink { cell: "edb_top_inst/LUT__4345" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4343" port: "O" } sink { cell: "edb_top_inst/LUT__4345" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4344" port: "O" } sink { cell: "edb_top_inst/LUT__4345" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4345" port: "O" } sink { cell: "edb_top_inst/LUT__4346" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4346" port: "O" } sink { cell: "edb_top_inst/LUT__4347" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4347" port: "O" } sink { cell: "edb_top_inst/LUT__4381" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4347" port: "O" } sink { cell: "edb_top_inst/LUT__4428" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4347" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4347" port: "O" } sink { cell: "edb_top_inst/LUT__4445" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4350" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4399" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4348" port: "O" } sink { cell: "edb_top_inst/LUT__4409" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4349" port: "O" } sink { cell: "edb_top_inst/LUT__4350" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4349" port: "O" } sink { cell: "edb_top_inst/LUT__4399" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4350" port: "O" } sink { cell: "edb_top_inst/LUT__4353" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4350" port: "O" } sink { cell: "edb_top_inst/LUT__4398" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4350" port: "O" } sink { cell: "edb_top_inst/LUT__4402" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4351" port: "O" } sink { cell: "edb_top_inst/LUT__4352" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4351" port: "O" } sink { cell: "edb_top_inst/LUT__4410" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4352" port: "O" } sink { cell: "edb_top_inst/LUT__4353" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4380" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4384" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4433" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4353" port: "O" } sink { cell: "edb_top_inst/LUT__4446" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4354" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4354" port: "O" } sink { cell: "edb_top_inst/LUT__4359" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4356" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4358" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4374" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4355" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4356" port: "O" } sink { cell: "edb_top_inst/LUT__4357" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4357" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4358" port: "O" } sink { cell: "edb_top_inst/LUT__4359" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4359" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4360" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4361" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4362" port: "O" } sink { cell: "edb_top_inst/LUT__4363" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4363" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4364" port: "O" } sink { cell: "edb_top_inst/LUT__4366" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4365" port: "O" } sink { cell: "edb_top_inst/LUT__4366" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4366" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4367" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4368" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4369" port: "O" } sink { cell: "edb_top_inst/LUT__4370" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4370" port: "O" } sink { cell: "edb_top_inst/LUT__4371" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4371" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4372" port: "O" } sink { cell: "edb_top_inst/LUT__4374" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4372" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4373" port: "O" } sink { cell: "edb_top_inst/LUT__4374" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4374" port: "O" } sink { cell: "edb_top_inst/LUT__4378" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4375" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4376" port: "O" } sink { cell: "edb_top_inst/LUT__4377" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4377" port: "O" } sink { cell: "edb_top_inst/LUT__4378" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4378" port: "O" } sink { cell: "edb_top_inst/LUT__4379" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4380" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4430" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4433" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4442" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4379" port: "O" } sink { cell: "edb_top_inst/LUT__4444" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/LUT__4381" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4380" port: "O" } sink { cell: "edb_top_inst/LUT__4428" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4384" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4396" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4418" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4427" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4430" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4435" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4437" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4382" port: "O" } sink { cell: "edb_top_inst/LUT__4454" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4383" port: "O" } sink { cell: "edb_top_inst/LUT__4384" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4383" port: "O" } sink { cell: "edb_top_inst/LUT__4446" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4384" port: "O" } sink { cell: "edb_top_inst/LUT__4395" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4385" port: "O" } sink { cell: "edb_top_inst/LUT__4394" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4386" port: "O" } sink { cell: "edb_top_inst/LUT__4394" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4387" port: "O" } sink { cell: "edb_top_inst/LUT__4390" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4388" port: "O" } sink { cell: "edb_top_inst/LUT__4389" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4388" port: "O" } sink { cell: "edb_top_inst/LUT__4477" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4389" port: "O" } sink { cell: "edb_top_inst/LUT__4390" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4390" port: "O" } sink { cell: "edb_top_inst/LUT__4394" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4391" port: "O" } sink { cell: "edb_top_inst/LUT__4393" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4392" port: "O" } sink { cell: "edb_top_inst/LUT__4393" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4393" port: "O" } sink { cell: "edb_top_inst/LUT__4394" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4395" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4427" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4434" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4394" port: "O" } sink { cell: "edb_top_inst/LUT__4442" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4395" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4396" port: "O" } sink { cell: "edb_top_inst/LUT__4413" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4397" port: "O" } sink { cell: "edb_top_inst/LUT__4398" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4398" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4399" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4400" port: "O" } sink { cell: "edb_top_inst/LUT__4401" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4401" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4402" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4403" port: "O" } sink { cell: "edb_top_inst/LUT__4404" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4404" port: "O" } sink { cell: "edb_top_inst/LUT__4411" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4405" port: "O" } sink { cell: "edb_top_inst/LUT__4407" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4406" port: "O" } sink { cell: "edb_top_inst/LUT__4407" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4407" port: "O" } sink { cell: "edb_top_inst/LUT__4411" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4408" port: "O" } sink { cell: "edb_top_inst/LUT__4409" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4409" port: "O" } sink { cell: "edb_top_inst/LUT__4411" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4410" port: "O" } sink { cell: "edb_top_inst/LUT__4411" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4411" port: "O" } sink { cell: "edb_top_inst/LUT__4412" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4413" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4415" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4447" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4412" port: "O" } sink { cell: "edb_top_inst/LUT__4449" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4413" port: "O" } sink { cell: "edb_top_inst/LUT__4414" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4415" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/LUT__4417" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/LUT__4450" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4416" port: "O" } sink { cell: "edb_top_inst/LUT__4458" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4419" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4418" port: "O" } sink { cell: "edb_top_inst/LUT__4450" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4427" port: "O" } sink { cell: "edb_top_inst/LUT__4428" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4430" port: "O" } sink { cell: "edb_top_inst/LUT__4431" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4433" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4434" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4435" port: "O" } sink { cell: "edb_top_inst/LUT__4436" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4435" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4437" port: "O" } sink { cell: "edb_top_inst/LUT__4438" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4438" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4439" port: "O" } sink { cell: "edb_top_inst/LUT__4440" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4442" port: "O" } sink { cell: "edb_top_inst/LUT__4443" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4444" port: "O" } sink { cell: "edb_top_inst/LUT__4445" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4446" port: "O" } sink { cell: "edb_top_inst/LUT__4447" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4447" port: "O" } sink { cell: "edb_top_inst/LUT__4448" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4449" port: "O" } sink { cell: "edb_top_inst/LUT__4450" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLKE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLKE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLKE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLKE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLKE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLKE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4462" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[9]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[9]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[9]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[9]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4463" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[9]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[10]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[10]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[10]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[10]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[10]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[10]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[10]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[10]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[10]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[10]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[10]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4464" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[10]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[11]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[11]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[11]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[11]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4465" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[11]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4466" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4467" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4468" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4469" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[4]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[4]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4470" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[4]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[5]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[5]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4471" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[5]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[6]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[6]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[6]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[6]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4472" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[6]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[7]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[7]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[7]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[7]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4473" port: "O" } sink { cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n1" port: "RADDR[7]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4478" port: "O" } sink { cell: "edb_top_inst/LUT__4479" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4478" port: "O" } sink { cell: "edb_top_inst/LUT__4487" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4478" port: "O" } sink { cell: "edb_top_inst/LUT__4496" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/LUT__4483" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4482" port: "O" } sink { cell: "edb_top_inst/LUT__4493" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4486" port: "O" } sink { cell: "edb_top_inst/LUT__4487" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/LUT__4488" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4487" port: "O" } sink { cell: "edb_top_inst/LUT__4509" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4492" port: "O" } sink { cell: "edb_top_inst/LUT__4493" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4493" port: "O" } sink { cell: "edb_top_inst/LUT__4494" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4493" port: "O" } sink { cell: "edb_top_inst/LUT__4513" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4496" port: "O" } sink { cell: "edb_top_inst/LUT__4500" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4496" port: "O" } sink { cell: "edb_top_inst/LUT__4518" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4497" port: "O" } sink { cell: "edb_top_inst/LUT__4499" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/LUT__4499" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4498" port: "O" } sink { cell: "edb_top_inst/LUT__4504" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4499" port: "O" } sink { cell: "edb_top_inst/LUT__4500" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4499" port: "O" } sink { cell: "edb_top_inst/LUT__4519" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4503" port: "O" } sink { cell: "edb_top_inst/LUT__4504" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4503" port: "O" } sink { cell: "edb_top_inst/LUT__4508" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4504" port: "O" } sink { cell: "edb_top_inst/LUT__4505" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4504" port: "O" } sink { cell: "edb_top_inst/LUT__4523" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4507" port: "O" } sink { cell: "edb_top_inst/LUT__4508" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4507" port: "O" } sink { cell: "edb_top_inst/LUT__4512" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4508" port: "O" } sink { cell: "edb_top_inst/LUT__4509" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4511" port: "O" } sink { cell: "edb_top_inst/LUT__4512" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4511" port: "O" } sink { cell: "edb_top_inst/LUT__4517" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4512" port: "O" } sink { cell: "edb_top_inst/LUT__4513" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4513" port: "O" } sink { cell: "edb_top_inst/LUT__4514" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4516" port: "O" } sink { cell: "edb_top_inst/LUT__4517" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4516" port: "O" } sink { cell: "edb_top_inst/LUT__4522" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4517" port: "O" } sink { cell: "edb_top_inst/LUT__4518" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4518" port: "O" } sink { cell: "edb_top_inst/LUT__4519" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4521" port: "O" } sink { cell: "edb_top_inst/LUT__4522" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4522" port: "O" } sink { cell: "edb_top_inst/LUT__4523" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4523" port: "O" } sink { cell: "edb_top_inst/LUT__4524" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4537" port: "O" } sink { cell: "edb_top_inst/LUT__4538" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "edb_top_inst/LUT__4540" port: "O" } sink { cell: "edb_top_inst/la0/add_91/i2" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i1" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_100/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_100/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i25" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i26" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i24" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i25" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i23" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i24" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i22" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i23" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i21" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i22" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i20" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i21" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i19" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i20" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i18" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i19" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i17" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i18" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i16" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i17" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i15" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i14" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i13" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i12" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i11" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_91/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_91/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i10" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i9" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i8" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i7" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i6" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i5" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i4" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i3" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "edb_top_inst/la0/add_90/i2" port: "cout" } sink { cell: "edb_top_inst/la0/add_90/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__6747" port: "O" } sink { cell: "LUT__6749" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6748" port: "O" } sink { cell: "LUT__6749" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6749" port: "O" } sink { cell: "LUT__6751" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6750" port: "O" } sink { cell: "LUT__6751" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6762" port: "O" } sink { cell: "LUT__6764" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6764" port: "O" } sink { cell: "LUT__6767" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6764" port: "O" } sink { cell: "LUT__6770" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6764" port: "O" } sink { cell: "LUT__6799" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6765" port: "O" } sink { cell: "LUT__6766" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6769" port: "O" } sink { cell: "LUT__6770" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6773" port: "O" } sink { cell: "LUT__6774" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6777" port: "O" } sink { cell: "LUT__6778" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__6777" port: "O" } sink { cell: "LUT__6796" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6790" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6791" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6792" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6793" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6794" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6795" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__6789" port: "O" } sink { cell: "LUT__6796" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6815" port: "O" } sink { cell: "LUT__6816" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__6815" port: "O" } sink { cell: "LUT__6831" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__6819" port: "O" } sink { cell: "LUT__6820" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6820" port: "O" } sink { cell: "LUT__6823" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6821" port: "O" } sink { cell: "LUT__6822" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6822" port: "O" } sink { cell: "LUT__6823" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6854" port: "O" } sink { cell: "LUT__6855" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6855" port: "O" } sink { cell: "LUT__6858" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__6856" port: "O" } sink { cell: "LUT__6857" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__6857" port: "O" } sink { cell: "LUT__6858" port: "I[0]" } delay_max: 336 delay_min: 0  }
