#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ddda00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1df1230 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x1ddbf60 .functor NOT 1, L_0x1e31100, C4<0>, C4<0>, C4<0>;
L_0x1da7ed0 .functor XOR 4, L_0x1e30ba0, L_0x1e30e80, C4<0000>, C4<0000>;
L_0x1dc3be0 .functor XOR 4, L_0x1da7ed0, L_0x1e30fc0, C4<0000>, C4<0000>;
v0x1e1e440_0 .net *"_ivl_10", 3 0, L_0x1e30fc0;  1 drivers
v0x1e1e540_0 .net *"_ivl_12", 3 0, L_0x1dc3be0;  1 drivers
v0x1e1e620_0 .net *"_ivl_2", 3 0, L_0x1e30b00;  1 drivers
v0x1e1e6e0_0 .net *"_ivl_4", 3 0, L_0x1e30ba0;  1 drivers
v0x1e1e7c0_0 .net *"_ivl_6", 3 0, L_0x1e30e80;  1 drivers
v0x1e1e8f0_0 .net *"_ivl_8", 3 0, L_0x1da7ed0;  1 drivers
v0x1e1e9d0_0 .net "aaah_dut", 0 0, v0x1e1d550_0;  1 drivers
v0x1e1ea70_0 .net "aaah_ref", 0 0, L_0x1ddca60;  1 drivers
v0x1e1eb10_0 .net "areset", 0 0, L_0x1ddc560;  1 drivers
v0x1e1ec40_0 .net "bump_left", 0 0, v0x1e1c9a0_0;  1 drivers
v0x1e1ece0_0 .net "bump_right", 0 0, v0x1e1ca40_0;  1 drivers
v0x1e1ed80_0 .var "clk", 0 0;
v0x1e1ee20_0 .net "dig", 0 0, v0x1e1cc70_0;  1 drivers
v0x1e1eec0_0 .net "digging_dut", 0 0, v0x1e1db50_0;  1 drivers
v0x1e1ef60_0 .net "digging_ref", 0 0, L_0x1da8480;  1 drivers
v0x1e1f000_0 .net "ground", 0 0, v0x1e1cd40_0;  1 drivers
v0x1e1f0a0_0 .var/2u "stats1", 351 0;
v0x1e1f140_0 .var/2u "strobe", 0 0;
v0x1e1f1e0_0 .net "tb_match", 0 0, L_0x1e31100;  1 drivers
v0x1e1f280_0 .net "tb_mismatch", 0 0, L_0x1ddbf60;  1 drivers
v0x1e1f320_0 .net "walk_left_dut", 0 0, v0x1e1df10_0;  1 drivers
v0x1e1f3c0_0 .net "walk_left_ref", 0 0, L_0x1e2f9f0;  1 drivers
v0x1e1f490_0 .net "walk_right_dut", 0 0, v0x1e1dfd0_0;  1 drivers
v0x1e1f560_0 .net "walk_right_ref", 0 0, L_0x1e2fd10;  1 drivers
v0x1e1f630_0 .net "wavedrom_enable", 0 0, v0x1e1cf50_0;  1 drivers
v0x1e1f700_0 .net "wavedrom_title", 511 0, v0x1e1cff0_0;  1 drivers
L_0x1e30b00 .concat [ 1 1 1 1], L_0x1da8480, L_0x1ddca60, L_0x1e2fd10, L_0x1e2f9f0;
L_0x1e30ba0 .concat [ 1 1 1 1], L_0x1da8480, L_0x1ddca60, L_0x1e2fd10, L_0x1e2f9f0;
L_0x1e30e80 .concat [ 1 1 1 1], v0x1e1db50_0, v0x1e1d550_0, v0x1e1dfd0_0, v0x1e1df10_0;
L_0x1e30fc0 .concat [ 1 1 1 1], L_0x1da8480, L_0x1ddca60, L_0x1e2fd10, L_0x1e2f9f0;
L_0x1e31100 .cmp/eeq 4, L_0x1e30b00, L_0x1dc3be0;
S_0x1db8330 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x1df1230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x1db84c0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x1db8500 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x1db8540 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x1db8580 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x1db85c0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x1db8600 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x1ddca60 .functor OR 1, L_0x1e2ffc0, L_0x1e30300, C4<0>, C4<0>;
L_0x1da8480 .functor OR 1, L_0x1e30620, L_0x1e30860, C4<0>, C4<0>;
v0x1ddfc30_0 .net *"_ivl_0", 31 0, L_0x1e2f840;  1 drivers
L_0x7f140a5730f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ddfe60_0 .net *"_ivl_11", 28 0, L_0x7f140a5730f0;  1 drivers
L_0x7f140a573138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ddbb30_0 .net/2u *"_ivl_12", 31 0, L_0x7f140a573138;  1 drivers
v0x1ddbd70_0 .net *"_ivl_16", 31 0, L_0x1e2fed0;  1 drivers
L_0x7f140a573180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ddbfd0_0 .net *"_ivl_19", 28 0, L_0x7f140a573180;  1 drivers
L_0x7f140a5731c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1ddc6b0_0 .net/2u *"_ivl_20", 31 0, L_0x7f140a5731c8;  1 drivers
v0x1ddcb70_0 .net *"_ivl_22", 0 0, L_0x1e2ffc0;  1 drivers
v0x1e1a070_0 .net *"_ivl_24", 31 0, L_0x1e30140;  1 drivers
L_0x7f140a573210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e1a150_0 .net *"_ivl_27", 28 0, L_0x7f140a573210;  1 drivers
L_0x7f140a573258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1e1a230_0 .net/2u *"_ivl_28", 31 0, L_0x7f140a573258;  1 drivers
L_0x7f140a573060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e1a310_0 .net *"_ivl_3", 28 0, L_0x7f140a573060;  1 drivers
v0x1e1a3f0_0 .net *"_ivl_30", 0 0, L_0x1e30300;  1 drivers
v0x1e1a4b0_0 .net *"_ivl_34", 31 0, L_0x1e30530;  1 drivers
L_0x7f140a5732a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e1a590_0 .net *"_ivl_37", 28 0, L_0x7f140a5732a0;  1 drivers
L_0x7f140a5732e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1e1a670_0 .net/2u *"_ivl_38", 31 0, L_0x7f140a5732e8;  1 drivers
L_0x7f140a5730a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e1a750_0 .net/2u *"_ivl_4", 31 0, L_0x7f140a5730a8;  1 drivers
v0x1e1a830_0 .net *"_ivl_40", 0 0, L_0x1e30620;  1 drivers
v0x1e1a8f0_0 .net *"_ivl_42", 31 0, L_0x1e307c0;  1 drivers
L_0x7f140a573330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e1a9d0_0 .net *"_ivl_45", 28 0, L_0x7f140a573330;  1 drivers
L_0x7f140a573378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1e1aab0_0 .net/2u *"_ivl_46", 31 0, L_0x7f140a573378;  1 drivers
v0x1e1ab90_0 .net *"_ivl_48", 0 0, L_0x1e30860;  1 drivers
v0x1e1ac50_0 .net *"_ivl_8", 31 0, L_0x1e2fb80;  1 drivers
v0x1e1ad30_0 .net "aaah", 0 0, L_0x1ddca60;  alias, 1 drivers
v0x1e1adf0_0 .net "areset", 0 0, L_0x1ddc560;  alias, 1 drivers
v0x1e1aeb0_0 .net "bump_left", 0 0, v0x1e1c9a0_0;  alias, 1 drivers
v0x1e1af70_0 .net "bump_right", 0 0, v0x1e1ca40_0;  alias, 1 drivers
v0x1e1b030_0 .net "clk", 0 0, v0x1e1ed80_0;  1 drivers
v0x1e1b0f0_0 .net "dig", 0 0, v0x1e1cc70_0;  alias, 1 drivers
v0x1e1b1b0_0 .net "digging", 0 0, L_0x1da8480;  alias, 1 drivers
v0x1e1b270_0 .net "ground", 0 0, v0x1e1cd40_0;  alias, 1 drivers
v0x1e1b330_0 .var "next", 2 0;
v0x1e1b410_0 .var "state", 2 0;
v0x1e1b4f0_0 .net "walk_left", 0 0, L_0x1e2f9f0;  alias, 1 drivers
v0x1e1b7c0_0 .net "walk_right", 0 0, L_0x1e2fd10;  alias, 1 drivers
E_0x1db3920 .event posedge, v0x1e1adf0_0, v0x1e1b030_0;
E_0x1db2560/0 .event anyedge, v0x1e1b410_0, v0x1e1b270_0, v0x1e1b0f0_0, v0x1e1aeb0_0;
E_0x1db2560/1 .event anyedge, v0x1e1af70_0;
E_0x1db2560 .event/or E_0x1db2560/0, E_0x1db2560/1;
L_0x1e2f840 .concat [ 3 29 0 0], v0x1e1b410_0, L_0x7f140a573060;
L_0x1e2f9f0 .cmp/eq 32, L_0x1e2f840, L_0x7f140a5730a8;
L_0x1e2fb80 .concat [ 3 29 0 0], v0x1e1b410_0, L_0x7f140a5730f0;
L_0x1e2fd10 .cmp/eq 32, L_0x1e2fb80, L_0x7f140a573138;
L_0x1e2fed0 .concat [ 3 29 0 0], v0x1e1b410_0, L_0x7f140a573180;
L_0x1e2ffc0 .cmp/eq 32, L_0x1e2fed0, L_0x7f140a5731c8;
L_0x1e30140 .concat [ 3 29 0 0], v0x1e1b410_0, L_0x7f140a573210;
L_0x1e30300 .cmp/eq 32, L_0x1e30140, L_0x7f140a573258;
L_0x1e30530 .concat [ 3 29 0 0], v0x1e1b410_0, L_0x7f140a5732a0;
L_0x1e30620 .cmp/eq 32, L_0x1e30530, L_0x7f140a5732e8;
L_0x1e307c0 .concat [ 3 29 0 0], v0x1e1b410_0, L_0x7f140a573330;
L_0x1e30860 .cmp/eq 32, L_0x1e307c0, L_0x7f140a573378;
S_0x1e1b9c0 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x1df1230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x1ddc560 .functor BUFZ 1, v0x1e1ce10_0, C4<0>, C4<0>, C4<0>;
v0x1e1c8e0_0 .net "areset", 0 0, L_0x1ddc560;  alias, 1 drivers
v0x1e1c9a0_0 .var "bump_left", 0 0;
v0x1e1ca40_0 .var "bump_right", 0 0;
v0x1e1cae0_0 .net "clk", 0 0, v0x1e1ed80_0;  alias, 1 drivers
L_0x7f140a573018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x1e1cb80_0 .net "d", 55 0, L_0x7f140a573018;  1 drivers
v0x1e1cc70_0 .var "dig", 0 0;
v0x1e1cd40_0 .var "ground", 0 0;
v0x1e1ce10_0 .var "reset", 0 0;
v0x1e1ceb0_0 .net "tb_match", 0 0, L_0x1e31100;  alias, 1 drivers
v0x1e1cf50_0 .var "wavedrom_enable", 0 0;
v0x1e1cff0_0 .var "wavedrom_title", 511 0;
E_0x1db27b0/0 .event negedge, v0x1e1b030_0;
E_0x1db27b0/1 .event posedge, v0x1e1b030_0;
E_0x1db27b0 .event/or E_0x1db27b0/0, E_0x1db27b0/1;
S_0x1e1bbe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x1e1b9c0;
 .timescale -12 -12;
v0x1e1be20_0 .var/2s "i", 31 0;
E_0x1d939f0 .event posedge, v0x1e1b030_0;
S_0x1e1bf20 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x1e1b9c0;
 .timescale -12 -12;
v0x1e1c140_0 .var/2u "arfail", 0 0;
v0x1e1c220_0 .var "async", 0 0;
v0x1e1c2e0_0 .var/2u "datafail", 0 0;
v0x1e1c380_0 .var/2u "srfail", 0 0;
E_0x1dfd6e0 .event negedge, v0x1e1b030_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1d939f0;
    %wait E_0x1d939f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1ce10_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d939f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1dfd6e0;
    %load/vec4 v0x1e1ceb0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e1c2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e1ce10_0, 0;
    %wait E_0x1d939f0;
    %load/vec4 v0x1e1ceb0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e1c140_0, 0, 1;
    %wait E_0x1d939f0;
    %load/vec4 v0x1e1ceb0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e1c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1ce10_0, 0;
    %load/vec4 v0x1e1c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1e1c140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1e1c220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1e1c2e0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1e1c220_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1e1c440 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x1e1b9c0;
 .timescale -12 -12;
v0x1e1c620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e1c700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x1e1b9c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e1d190 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x1df1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
enum0x1d95fc0 .enum4 (3)
   "WALK_LEFT" 3'b000,
   "WALK_RIGHT" 3'b001,
   "FALL_LEFT" 3'b010,
   "FALL_RIGHT" 3'b011,
   "DIG_LEFT" 3'b100,
   "DIG_RIGHT" 3'b101
 ;
v0x1e1d550_0 .var "aaah", 0 0;
v0x1e1d630_0 .net "areset", 0 0, L_0x1ddc560;  alias, 1 drivers
v0x1e1d740_0 .net "bump_left", 0 0, v0x1e1c9a0_0;  alias, 1 drivers
v0x1e1d830_0 .net "bump_right", 0 0, v0x1e1ca40_0;  alias, 1 drivers
v0x1e1d920_0 .net "clk", 0 0, v0x1e1ed80_0;  alias, 1 drivers
v0x1e1da60_0 .net "dig", 0 0, v0x1e1cc70_0;  alias, 1 drivers
v0x1e1db50_0 .var "digging", 0 0;
v0x1e1dbf0_0 .net "ground", 0 0, v0x1e1cd40_0;  alias, 1 drivers
v0x1e1dce0_0 .var "next_state", 2 0;
v0x1e1de30_0 .var "state", 2 0;
v0x1e1df10_0 .var "walk_left", 0 0;
v0x1e1dfd0_0 .var "walk_right", 0 0;
E_0x1dfda00 .event anyedge, v0x1e1de30_0;
E_0x1e1d4c0/0 .event anyedge, v0x1e1de30_0, v0x1e1b270_0, v0x1e1b0f0_0, v0x1e1aeb0_0;
E_0x1e1d4c0/1 .event anyedge, v0x1e1af70_0;
E_0x1e1d4c0 .event/or E_0x1e1d4c0/0, E_0x1e1d4c0/1;
S_0x1e1e230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x1df1230;
 .timescale -12 -12;
E_0x1e1e3c0 .event anyedge, v0x1e1f140_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e1f140_0;
    %nor/r;
    %assign/vec4 v0x1e1f140_0, 0;
    %wait E_0x1e1e3c0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e1b9c0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e1ce10_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1cd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1ca40_0, 0;
    %assign/vec4 v0x1e1c9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1c220_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1e1bf20;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e1ce10_0, 0;
    %wait E_0x1d939f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1ce10_0, 0;
    %wait E_0x1dfd6e0;
    %fork t_1, S_0x1e1bbe0;
    %jmp t_0;
    .scope S_0x1e1bbe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e1be20_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x1e1be20_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x1d939f0;
    %load/vec4 v0x1e1cb80_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x1e1be20_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1cd40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1ca40_0, 0;
    %assign/vec4 v0x1e1c9a0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1be20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e1be20_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x1e1b9c0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e1c700;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1db27b0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1e1c9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1ca40_0, 0;
    %assign/vec4 v0x1e1cc70_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x1e1cd40_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1e1ce10_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1db8330;
T_5 ;
Ewait_0 .event/or E_0x1db2560, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1e1b410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x1e1b270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x1e1b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1e1aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x1e1b270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x1e1b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x1e1af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1e1b270_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x1e1b270_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x1e1b270_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1e1b270_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x1e1b330_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1db8330;
T_6 ;
    %wait E_0x1db3920;
    %load/vec4 v0x1e1adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e1b410_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1e1b330_0;
    %assign/vec4 v0x1e1b410_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e1d190;
T_7 ;
    %wait E_0x1db3920;
    %load/vec4 v0x1e1d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e1de30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e1dce0_0;
    %assign/vec4 v0x1e1de30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e1d190;
T_8 ;
    %wait E_0x1e1d4c0;
    %load/vec4 v0x1e1de30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x1e1dbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x1e1da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x1e1d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
T_8.13 ;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x1e1dbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x1e1da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x1e1d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
T_8.19 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x1e1dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
T_8.21 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x1e1dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
T_8.23 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x1e1dbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
T_8.25 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x1e1dbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
    %jmp T_8.27;
T_8.26 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e1dce0_0, 0, 3;
T_8.27 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1e1d190;
T_9 ;
    %wait E_0x1dfda00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1db50_0, 0, 1;
    %load/vec4 v0x1e1de30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1df10_0, 0, 1;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1dfd0_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1d550_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1d550_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1df10_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1dfd0_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1df1230;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1f140_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1df1230;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e1ed80_0;
    %inv;
    %store/vec4 v0x1e1ed80_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1df1230;
T_12 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e1cae0_0, v0x1e1f280_0, v0x1e1ed80_0, v0x1e1eb10_0, v0x1e1ec40_0, v0x1e1ece0_0, v0x1e1f000_0, v0x1e1ee20_0, v0x1e1f3c0_0, v0x1e1f320_0, v0x1e1f560_0, v0x1e1f490_0, v0x1e1ea70_0, v0x1e1e9d0_0, v0x1e1ef60_0, v0x1e1eec0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1df1230;
T_13 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_13.7 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1df1230;
T_14 ;
    %wait E_0x1db27b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1f0a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
    %load/vec4 v0x1e1f1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1f0a0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1e1f3c0_0;
    %load/vec4 v0x1e1f3c0_0;
    %load/vec4 v0x1e1f320_0;
    %xor;
    %load/vec4 v0x1e1f3c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1e1f560_0;
    %load/vec4 v0x1e1f560_0;
    %load/vec4 v0x1e1f490_0;
    %xor;
    %load/vec4 v0x1e1f560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.8 ;
    %load/vec4 v0x1e1ea70_0;
    %load/vec4 v0x1e1ea70_0;
    %load/vec4 v0x1e1e9d0_0;
    %xor;
    %load/vec4 v0x1e1ea70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.14 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.12 ;
    %load/vec4 v0x1e1ef60_0;
    %load/vec4 v0x1e1ef60_0;
    %load/vec4 v0x1e1eec0_0;
    %xor;
    %load/vec4 v0x1e1ef60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.18 ;
    %load/vec4 v0x1e1f0a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f0a0_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/lemmings3/iter0/response4/top_module.sv";
