<html><body><samp><pre>
<!@TC:1715692799>
#Build: Synplify Pro (R) S-2021.09M, Build 223R, Feb 23 2022
#install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-TDPVUTD

# Tue May 14 15:19:59 2024

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1715692874> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1715692874> | Running in 64-bit mode 
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:6:7:6:29:@N::@XP_MSG">Transceiver_Controller.vhd(6)</a><!@TM:1715692874> | Top entity is set to Transceiver_Controller.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1715692874> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 97MB)


Process completed successfully.
# Tue May 14 15:20:00 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1715692874> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1715692874> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2_0\PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3_0\PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_IO_C0\PF_IO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1_0\PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v" (library work)
@I:"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v":"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\request_code.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:128:13:128:26:@N:CG334:@XP_MSG">CORELANEMSTR.v(128)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:130:13:130:25:@N:CG333:@XP_MSG">CORELANEMSTR.v(130)</a><!@TM:1715692874> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:217:15:217:28:@N:CG334:@XP_MSG">CORELANEMSTR.v(217)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:229:13:229:25:@N:CG333:@XP_MSG">CORELANEMSTR.v(229)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\PF_XCVR_ERM_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Process completed successfully.
# Tue May 14 15:20:00 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1715692874> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2_0\PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3_0\PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_IO_C0\PF_IO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1_0\PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v" (library work)
@I:"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v":"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\request_code.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:128:13:128:26:@N:CG334:@XP_MSG">CORELANEMSTR.v(128)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:130:13:130:25:@N:CG333:@XP_MSG">CORELANEMSTR.v(130)</a><!@TM:1715692874> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:217:15:217:28:@N:CG334:@XP_MSG">CORELANEMSTR.v(217)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:229:13:229:25:@N:CG333:@XP_MSG">CORELANEMSTR.v(229)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\PF_XCVR_ERM_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:21:7:21:53:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1715692874> | Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v:21:7:21:22:@N:CG364:@XP_MSG">CORERESET_PF_C0.v(21)</a><!@TM:1715692874> | Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1715692874> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:41:12:41:22:@W:CG168:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41)</a><!@TM:1715692874> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1715692874> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1715692874> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1715692874> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(263)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v:39:12:39:22:@W:CG168:@XP_MSG">PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(39)</a><!@TM:1715692874> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(5)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C3_PF_CCC_C3_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C3.v(263)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C3 in library work.
Running optimization stage 1 on PF_CCC_C3 .......
Finished optimization stage 1 on PF_CCC_C3 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v:39:12:39:22:@W:CG168:@XP_MSG">PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v(39)</a><!@TM:1715692874> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v(5)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C7_PF_CCC_C7_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C7_PF_CCC_C7_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C7_PF_CCC_C7_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C7.v(263)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C7 in library work.
Running optimization stage 1 on PF_CCC_C7 .......
Finished optimization stage 1 on PF_CCC_C7 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v:39:12:39:22:@W:CG168:@XP_MSG">PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v(39)</a><!@TM:1715692874> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v(5)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C8_PF_CCC_C8_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C8_PF_CCC_C8_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C8_PF_CCC_C8_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8.v:263:7:263:16:@N:CG364:@XP_MSG">PF_CCC_C8.v(263)</a><!@TM:1715692874> | Synthesizing module PF_CCC_C8 in library work.
Running optimization stage 1 on PF_CCC_C8 .......
Finished optimization stage 1 on PF_CCC_C8 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1553:7:1553:17:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1553)</a><!@TM:1715692874> | Synthesizing module ICB_CLKDIV in library work.
Running optimization stage 1 on ICB_CLKDIV .......
Finished optimization stage 1 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2_0\PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v:5:7:5:47:@N:CG364:@XP_MSG">PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v(5)</a><!@TM:1715692874> | Synthesizing module PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV in library work.
Running optimization stage 1 on PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV .......
Finished optimization stage 1 on PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2.v:24:7:24:20:@N:CG364:@XP_MSG">PF_CLK_DIV_C2.v(24)</a><!@TM:1715692874> | Synthesizing module PF_CLK_DIV_C2 in library work.
Running optimization stage 1 on PF_CLK_DIV_C2 .......
Finished optimization stage 1 on PF_CLK_DIV_C2 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3_0\PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v:5:7:5:47:@N:CG364:@XP_MSG">PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v(5)</a><!@TM:1715692874> | Synthesizing module PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV in library work.
Running optimization stage 1 on PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV .......
Finished optimization stage 1 on PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3.v:24:7:24:20:@N:CG364:@XP_MSG">PF_CLK_DIV_C3.v(24)</a><!@TM:1715692874> | Synthesizing module PF_CLK_DIV_C3 in library work.
Running optimization stage 1 on PF_CLK_DIV_C3 .......
Finished optimization stage 1 on PF_CLK_DIV_C3 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1715692874> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1715692874> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1715692874> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1715692874> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38)</a><!@TM:1715692874> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1715692874> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v:5:7:5:62:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(5)</a><!@TM:1715692874> | Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v:83:7:83:25:@N:CG364:@XP_MSG">PF_INIT_MONITOR_C0.v(83)</a><!@TM:1715692874> | Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1715692874> | Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(5)</a><!@TM:1715692874> | Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v:27:7:27:16:@N:CG364:@XP_MSG">PF_OSC_C0.v(27)</a><!@TM:1715692874> | Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:9:7:9:18:@N:CG364:@XP_MSG">Clock_Reset.v(9)</a><!@TM:1715692874> | Synthesizing module Clock_Reset in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:159:17:159:35:@N:CG794:@XP_MSG">Clock_Reset.v(159)</a><!@TM:1715692874> | Using module Clock_Controller from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:178:13:178:27:@N:CG794:@XP_MSG">Clock_Reset.v(178)</a><!@TM:1715692874> | Using module Clock_Switch from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v:316:13:316:27:@N:CG794:@XP_MSG">Clock_Reset.v(316)</a><!@TM:1715692874> | Using module Synchronizer from library work
Running optimization stage 1 on Clock_Reset .......
Finished optimization stage 1 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1715692874> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:170:29:170:47:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(170)</a><!@TM:1715692874> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:171:29:171:49:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(171)</a><!@TM:1715692874> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:172:29:172:41:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(172)</a><!@TM:1715692874> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:173:29:173:43:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(173)</a><!@TM:1715692874> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1715692874> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:182:29:182:37:@W:CG184:@XP_MSG">corefifo_sync_scntr.v(182)</a><!@TM:1715692874> | Removing wire re_top_p, as it has the load but no drivers.</font>
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:392:3:392:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(392)</a><!@TM:1715692874> | Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1715692874> | Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1715692874> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1715692874> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1715692874> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1715692874> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1715692874> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1715692874> | Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG184:@XP_MSG">COREFIFO.v(215)</a><!@TM:1715692874> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1715692874> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1715692874> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1715692874> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1715692874> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1715692874> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1715692874> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1715692874> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1715692874> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1715692874> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1715692874> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1715692874> | Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C1.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C1 in library work.
Running optimization stage 1 on COREFIFO_C1 .......
Finished optimization stage 1 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1715692874> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:170:29:170:47:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(170)</a><!@TM:1715692874> | Removing wire almostfulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:171:29:171:49:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(171)</a><!@TM:1715692874> | Removing wire almostfulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:172:29:172:41:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(172)</a><!@TM:1715692874> | Removing wire fulli_assert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:173:29:173:43:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(173)</a><!@TM:1715692874> | Removing wire fulli_deassert, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1715692874> | Removing wire neg_reset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:182:29:182:37:@W:CG184:@XP_MSG">corefifo_sync_scntr.v(182)</a><!@TM:1715692874> | Removing wire re_top_p, as it has the load but no drivers.</font>
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:392:3:392:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(392)</a><!@TM:1715692874> | Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1715692874> | Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1715692874> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1715692874> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1715692874> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1715692874> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1715692874> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG184:@XP_MSG">COREFIFO.v(215)</a><!@TM:1715692874> | Removing wire EMPTY2, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1715692874> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1715692874> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1715692874> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1715692874> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1715692874> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1715692874> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1715692874> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1715692874> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1715692874> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1715692874> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:1068:3:1068:9:@W:CL169:@XP_MSG">COREFIFO.v(1068)</a><!@TM:1715692874> | Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C3.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C3 in library work.
Running optimization stage 1 on COREFIFO_C3 .......
Finished optimization stage 1 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000001
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1715692874> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1715692874> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1715692874> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1715692874> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@W:CL169:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715692874> | Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1715692874> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:528:3:528:9:@W:CL169:@XP_MSG">corefifo_async.v(528)</a><!@TM:1715692874> | Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL169:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1715692874> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1715692874> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1715692874> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1715692874> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1715692874> | Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1715692874> | Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1715692874> | Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C0.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C0 in library work.
Running optimization stage 1 on COREFIFO_C0 .......
Finished optimization stage 1 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000100000000
	WDEPTH=32'b00000000000000000000000100000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001000
	RMSB_DEPTH=32'b00000000000000000000000000001000
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1715692874> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001000
	FULL_WRITE_DEPTH=32'b00000000000000000000000100000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001000
	FULL_READ_DEPTH=32'b00000000000000000000000100000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000000111
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1715692874> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:471:3:471:9:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(471)</a><!@TM:1715692874> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:379:4:379:10:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(379)</a><!@TM:1715692874> | Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:339:6:339:12:@W:CL169:@XP_MSG">corefifo_sync_scntr.v(339)</a><!@TM:1715692874> | Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1715692874> | All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1715692874> | All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000111
   Generated name = COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1715692874> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1715692874> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1715692874> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C6_COREFIFO_C6_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001000
	WDEPTH=32'b00000000000000000000000000001000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1715692874> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C6.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C6 in library work.
Running optimization stage 1 on COREFIFO_C6 .......
Finished optimization stage 1 on COREFIFO_C6 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:38:7:38:42:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1715692874> | Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:31:7:31:41:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1715692874> | Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1715692874> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W:CG1340:@XP_MSG">Tx_async.v(268)</a><!@TM:1715692874> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1715692874> | Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL190:@XP_MSG">Tx_async.v(119)</a><!@TM:1715692874> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:30:7:30:41:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1715692874> | Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1715692874> | Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1715692874> | Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:31:7:31:41:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1715692874> | Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1715692874> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v:26:7:26:18:@N:CG364:@XP_MSG">COREUART_C0.v(26)</a><!@TM:1715692874> | Synthesizing module COREUART_C0 in library work.
Running optimization stage 1 on COREUART_C0 .......
Finished optimization stage 1 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1715692874> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1715692874> | Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:9:7:9:20:@N:CG364:@XP_MSG">UART_Protocol.v(9)</a><!@TM:1715692874> | Synthesizing module UART_Protocol in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:133:26:133:53:@N:CG794:@XP_MSG">UART_Protocol.v(133)</a><!@TM:1715692874> | Using module Communication_TX_Arbiter2 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:234:0:234:5:@N:CG794:@XP_MSG">UART_Protocol.v(234)</a><!@TM:1715692874> | Using module mko from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:253:17:253:35:@N:CG794:@XP_MSG">UART_Protocol.v(253)</a><!@TM:1715692874> | Using module UART_RX_Protocol from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v:269:17:269:35:@N:CG794:@XP_MSG">UART_Protocol.v(269)</a><!@TM:1715692874> | Using module UART_TX_Protocol from library work
Running optimization stage 1 on UART_Protocol .......
Finished optimization stage 1 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000000001111110010
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111110010
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1715692874> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1715692874> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1715692874> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1715692874> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1715692874> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7_COREFIFO_C7_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1715692874> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 .......
Finished optimization stage 1 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C7.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C7 in library work.
Running optimization stage 1 on COREFIFO_C7 .......
Finished optimization stage 1 on COREFIFO_C7 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000010000000000000
	WDEPTH=32'b00000000000000000010000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000110
	AFVAL=32'b00000000000000000001111111110100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001101
	RMSB_DEPTH=32'b00000000000000000000000000001101
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:53:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:28:7:28:47:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001101
	FULL_WRITE_DEPTH=32'b00000000000000000010000000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001101
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001101
	FULL_READ_DEPTH=32'b00000000000000000010000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000001111111110100
	AEMPTY_VAL=32'b00000000000000000000000000000110
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001100
	RDEPTH_CAL=32'b00000000000000000000000000001100
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1715692874> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1715692874> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1715692874> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1715692874> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1715692874> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1715692874> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 146MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:4:7:4:44:@N:CG364:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8_COREFIFO_C8_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001101
	WDEPTH=32'b00000000000000000000000000001101
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CG360:@XP_MSG">COREFIFO.v(215)</a><!@TM:1715692874> | Removing wire EMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:216:36:216:43:@W:CG360:@XP_MSG">COREFIFO.v(216)</a><!@TM:1715692874> | Removing wire AEMPTY2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:217:36:217:46:@W:CG360:@XP_MSG">COREFIFO.v(217)</a><!@TM:1715692874> | Removing wire fifo_rd_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:222:36:222:49:@W:CG360:@XP_MSG">COREFIFO.v(222)</a><!@TM:1715692874> | Removing wire fwft_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:228:36:228:42:@W:CG360:@XP_MSG">COREFIFO.v(228)</a><!@TM:1715692874> | Removing wire fwft_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1715692874> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:249:36:249:45:@W:CG360:@XP_MSG">COREFIFO.v(249)</a><!@TM:1715692874> | Removing wire fwft_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:250:36:250:50:@W:CG360:@XP_MSG">COREFIFO.v(250)</a><!@TM:1715692874> | Removing wire fwft_reg_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 .......
Finished optimization stage 1 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v:49:7:49:18:@N:CG364:@XP_MSG">COREFIFO_C8.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C8 in library work.
Running optimization stage 1 on COREFIFO_C8 .......
Finished optimization stage 1 on COREFIFO_C8 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1715692874> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:54:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:181:29:181:38:@W:CG360:@XP_MSG">corefifo_sync_scntr.v(181)</a><!@TM:1715692874> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1715692874> | All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1715692874> | All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:48:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1715692874> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C11_COREFIFO_C11_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1715692874> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 .......
Finished optimization stage 1 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C11.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C11 in library work.
Running optimization stage 1 on COREFIFO_C11 .......
Finished optimization stage 1 on COREFIFO_C11 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:9:7:9:21:@N:CG364:@XP_MSG">USB_3_Protocol.v(9)</a><!@TM:1715692874> | Synthesizing module USB_3_Protocol in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:244:21:244:43:@N:CG794:@XP_MSG">USB_3_Protocol.v(244)</a><!@TM:1715692874> | Using module ft601_fifo_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v:266:23:266:47:@N:CG794:@XP_MSG">USB_3_Protocol.v(266)</a><!@TM:1715692874> | Using module ftdi_to_fifo_interface from library work
Running optimization stage 1 on USB_3_Protocol .......
Finished optimization stage 1 on USB_3_Protocol (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:9:7:9:20:@N:CG364:@XP_MSG">Communication.v(9)</a><!@TM:1715692874> | Synthesizing module Communication in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:233:22:233:45:@N:CG794:@XP_MSG">Communication.v(233)</a><!@TM:1715692874> | Using module Communication_ANW_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:254:22:254:45:@N:CG794:@XP_MSG">Communication.v(254)</a><!@TM:1715692874> | Using module Communication_CMD_MUX from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:275:24:275:49:@N:CG794:@XP_MSG">Communication.v(275)</a><!@TM:1715692874> | Using module Communication_Controler from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v:291:21:291:43:@N:CG794:@XP_MSG">Communication.v(291)</a><!@TM:1715692874> | Using module Communication_Switch from library work
Running optimization stage 1 on Communication .......
Finished optimization stage 1 on Communication (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:9:7:9:14:@N:CG364:@XP_MSG">SPI_LMX.v(9)</a><!@TM:1715692874> | Synthesizing module SPI_LMX in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:96:0:96:15:@N:CG794:@XP_MSG">SPI_LMX.v(96)</a><!@TM:1715692874> | Using module SPI_interface from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v:117:0:117:12:@N:CG794:@XP_MSG">SPI_LMX.v(117)</a><!@TM:1715692874> | Using module spi_master from library work
Running optimization stage 1 on SPI_LMX .......
Finished optimization stage 1 on SPI_LMX (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:9:7:9:16:@N:CG364:@XP_MSG">Controler.v(9)</a><!@TM:1715692874> | Synthesizing module Controler in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:521:8:521:17:@N:CG794:@XP_MSG">Controler.v(521)</a><!@TM:1715692874> | Using module ADI_SPI from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:557:15:557:31:@N:CG794:@XP_MSG">Controler.v(557)</a><!@TM:1715692874> | Using module Answer_Encoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:585:16:585:33:@N:CG794:@XP_MSG">Controler.v(585)</a><!@TM:1715692874> | Using module Command_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:662:15:662:31:@N:CG794:@XP_MSG">Controler.v(662)</a><!@TM:1715692874> | Using module gpio_controler from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:679:10:679:21:@N:CG794:@XP_MSG">Controler.v(679)</a><!@TM:1715692874> | Using module REGISTERS from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v:694:16:694:33:@N:CG794:@XP_MSG">Controler.v(694)</a><!@TM:1715692874> | Using module Reset_Controler from library work
Running optimization stage 1 on Controler .......
Finished optimization stage 1 on Controler (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1715692874> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:208:34:208:51:@W:CG184:@XP_MSG">corefifo_async.v(208)</a><!@TM:1715692874> | Removing wire almostemptyi_fwft, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:217:34:217:42:@W:CG184:@XP_MSG">corefifo_async.v(217)</a><!@TM:1715692874> | Removing wire re_top_p, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1715692874> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:562:19:562:40:@W:CL168:@XP_MSG">corefifo_async.v(562)</a><!@TM:1715692874> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:547:16:547:44:@W:CL168:@XP_MSG">corefifo_async.v(547)</a><!@TM:1715692874> | Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10_COREFIFO_C10_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1715692874> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 .......
Finished optimization stage 1 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C10.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C10 in library work.
Running optimization stage 1 on COREFIFO_C10 .......
Finished optimization stage 1 on COREFIFO_C10 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v:5:7:5:44:@N:CG364:@XP_MSG">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v(5)</a><!@TM:1715692874> | Synthesizing module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v:75:7:75:19:@N:CG364:@XP_MSG">PF_DPSRAM_C7.v(75)</a><!@TM:1715692874> | Synthesizing module PF_DPSRAM_C7 in library work.
Running optimization stage 1 on PF_DPSRAM_C7 .......
Finished optimization stage 1 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v:5:7:5:70:@N:CG364:@XP_MSG">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v(5)</a><!@TM:1715692874> | Synthesizing module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v:75:7:75:32:@N:CG364:@XP_MSG">PF_DPSRAM_C8_Event_Status.v(75)</a><!@TM:1715692874> | Synthesizing module PF_DPSRAM_C8_Event_Status in library work.
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v:9:7:9:27:@N:CG364:@XP_MSG">Event_Info_RAM_Block.v(9)</a><!@TM:1715692874> | Synthesizing module Event_Info_RAM_Block in library work.
Running optimization stage 1 on Event_Info_RAM_Block .......
Finished optimization stage 1 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:29:7:29:41:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1715692874> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:28:7:28:52:@N:CG364:@XP_MSG">corefifo_sync_scntr.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010000
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010000
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1715692874> | All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v:256:3:256:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(256)</a><!@TM:1715692874> | All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 150MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:46:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010000
	RWIDTH=32'b00000000000000000000000000010000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0 .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 150MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v:5:7:5:42:@N:CG364:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 150MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 150MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1715692874> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0 .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
Running optimization stage 1 on COREFIFO_C4 .......
Finished optimization stage 1 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v:171:0:171:14:@N:CG794:@XP_MSG">Input_Data_Part.v(171)</a><!@TM:1715692874> | Using module Trigger_Unit from library work
Running optimization stage 1 on Input_Data_Part .......
Finished optimization stage 1 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
Running optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 170MB)
Running optimization stage 1 on PF_DPSRAM_C5 .......
Finished optimization stage 1 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 171MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:207:25:207:51:@N:CG794:@XP_MSG">Sample_RAM_Block.v(207)</a><!@TM:1715692874> | Using module Sample_RAM_Block_Decoder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v:215:21:215:43:@N:CG794:@XP_MSG">Sample_RAM_Block.v(215)</a><!@TM:1715692874> | Using module Sample_RAM_Block_MUX from library work
Running optimization stage 1 on Sample_RAM_Block .......
Finished optimization stage 1 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 171MB)

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000100000000000000
	WDEPTH=32'b00000000000000000100000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000011111111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001110
	RMSB_DEPTH=32'b00000000000000000000000000001110
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:613:16:613:40:@W:CG168:@XP_MSG">COREFIFO.v(613)</a><!@TM:1715692874> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>

	WRITE_WIDTH=32'b00000000000000000000000000010010
	WRITE_DEPTH=32'b00000000000000000000000000001110
	FULL_WRITE_DEPTH=32'b00000000000000000100000000000000
	READ_WIDTH=32'b00000000000000000000000000010010
	READ_DEPTH=32'b00000000000000000000000000001110
	FULL_READ_DEPTH=32'b00000000000000000100000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000011111111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001101
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692874> | All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:493:4:493:10:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(493)</a><!@TM:1715692874> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v:283:3:283:9:@W:CL207:@XP_MSG">corefifo_sync_scntr.v(283)</a><!@TM:1715692874> | All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)

	RDEPTH=32'b00000000000000000000000000001110
	WWIDTH=32'b00000000000000000000000000010010
	RWIDTH=32'b00000000000000000000000000010010
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001101
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0 .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)

	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000000000000001110
	WDEPTH=32'b00000000000000000000000000001110
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:246:36:246:46:@W:CG184:@XP_MSG">COREFIFO.v(246)</a><!@TM:1715692874> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0 .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on COREFIFO_C5 .......
Finished optimization stage 1 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:132:0:132:20:@N:CG794:@XP_MSG">Trigger_Top_Part.v(132)</a><!@TM:1715692874> | Using module EventFifoFreeLogic from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:143:16:143:33:@N:CG794:@XP_MSG">Trigger_Top_Part.v(143)</a><!@TM:1715692874> | Using module Trigger_Control from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v:167:13:167:27:@N:CG794:@XP_MSG">Trigger_Top_Part.v(167)</a><!@TM:1715692874> | Using module Trigger_Main from library work
Running optimization stage 1 on Trigger_Top_Part .......
Finished optimization stage 1 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:226:22:226:45:@N:CG794:@XP_MSG">Data_Block.v(226)</a><!@TM:1715692874> | Using module Communication_Builder from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:275:0:275:19:@N:CG794:@XP_MSG">Data_Block.v(275)</a><!@TM:1715692874> | Using module CtrlBus_HandShake from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:298:14:298:29:@N:CG794:@XP_MSG">Data_Block.v(298)</a><!@TM:1715692874> | Using module DataRamManage from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v:336:13:336:27:@N:CG794:@XP_MSG">Data_Block.v(336)</a><!@TM:1715692874> | Using module FIFOs_Reader from library work
Running optimization stage 1 on Data_Block .......
Finished optimization stage 1 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on IOD .......
Finished optimization stage 1 on IOD (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)

	DIRECTION=32'b00000000000000000000000000000000
	DIFFERENTIAL=32'b00000000000000000000000000000000
	INPUT_MODE=32'b00000000000000000000000000000000
	OUTPUT_MODE=32'b00000000000000000000000000000000
	OUTPUT_ENABLE_MODE=32'b00000000000000000000000000000000
	DYN_DELAY_LINE_EN=32'b00000000000000000000000000000000
	RX_CLK_EN=1'b0
	TX_CLK_EN=1'b0
	RX_MODE=4'b0000
	TX_MODE=7'b0000000
	TX_OE_MODE=3'b000
	OEFF_SD_N=1'b1
	OEFF_AD_N=1'b1
	INFF_SD_N=1'b1
	INFF_AD_N=1'b1
	OUTFF_SD_N=1'b1
	OUTFF_AD_N=1'b1
	DELAY_LINE_MODE=2'b00
	DEFAULT_DELAY=8'b00000000
   Generated name = PF_IO_Z27_layer0
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:215:29:215:30:@W:CG781:@XP_MSG">PF_IO.v(215)</a><!@TM:1715692874> | Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:216:34:216:35:@W:CG781:@XP_MSG">PF_IO.v(216)</a><!@TM:1715692874> | Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:217:34:217:35:@W:CG781:@XP_MSG">PF_IO.v(217)</a><!@TM:1715692874> | Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:222:34:222:35:@W:CG781:@XP_MSG">PF_IO.v(222)</a><!@TM:1715692874> | Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on PF_IO_Z27_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:94:7:94:12:@W:CL318:@XP_MSG">PF_IO.v(94)</a><!@TM:1715692874> | *Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:95:7:95:12:@W:CL318:@XP_MSG">PF_IO.v(95)</a><!@TM:1715692874> | *Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:96:7:96:11:@W:CL318:@XP_MSG">PF_IO.v(96)</a><!@TM:1715692874> | *Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on PF_IO_Z27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on PF_IO_C0 .......
Finished optimization stage 1 on PF_IO_C0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v:308:14:308:29:@N:CG794:@XP_MSG">Transceiver_Main.v(308)</a><!@TM:1715692874> | Using module SampleCompose from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v:396:18:396:37:@N:CG794:@XP_MSG">Transceiver_Main.v(396)</a><!@TM:1715692874> | Using module SampleTxDeCompose from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v:488:25:488:51:@N:CG794:@XP_MSG">Transceiver_Main.v(488)</a><!@TM:1715692874> | Using module Test_Generator_for_Lanes from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v:507:0:507:24:@N:CG794:@XP_MSG">Transceiver_Main.v(507)</a><!@TM:1715692874> | Using module Transceiver_Controller from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v:523:28:523:57:@N:CG794:@XP_MSG">Transceiver_Main.v(523)</a><!@TM:1715692874> | Using module Transceiver_LanesConnection from library work
Running optimization stage 1 on Transceiver_Main .......
Finished optimization stage 1 on Transceiver_Main (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:533:17:533:35:@N:CG794:@XP_MSG">Top.v(533)</a><!@TM:1715692874> | Using module AnalyzInCirc_Top from library work
Running optimization stage 1 on Top .......
Finished optimization stage 1 on Top (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on Top .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:119:14:119:19:@N:CL159:@XP_MSG">Top.v(119)</a><!@TM:1715692874> | Input BTN_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:120:14:120:19:@N:CL159:@XP_MSG">Top.v(120)</a><!@TM:1715692874> | Input BTN_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v:121:14:121:19:@N:CL159:@XP_MSG">Top.v(121)</a><!@TM:1715692874> | Input BTN_4 is unused.
Finished optimization stage 2 on Top (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on Transceiver_Main .......
Finished optimization stage 2 on Transceiver_Main (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on PF_IO_C0 .......
Finished optimization stage 2 on PF_IO_C0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on PF_IO_Z27_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:90:6:90:11:@N:CL159:@XP_MSG">PF_IO.v(90)</a><!@TM:1715692874> | Input PADIP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:91:6:91:11:@N:CL159:@XP_MSG">PF_IO.v(91)</a><!@TM:1715692874> | Input PADIN is unused.
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:98:6:98:10:@W:CL158:@XP_MSG">PF_IO.v(98)</a><!@TM:1715692874> | Inout PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:99:6:99:10:@W:CL158:@XP_MSG">PF_IO.v(99)</a><!@TM:1715692874> | Inout PADN is unused</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:92:6:92:10:@N:CL159:@XP_MSG">PF_IO.v(92)</a><!@TM:1715692874> | Input PADI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:102:9:102:11:@N:CL159:@XP_MSG">PF_IO.v(102)</a><!@TM:1715692874> | Input DF is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v:102:13:102:15:@N:CL159:@XP_MSG">PF_IO.v(102)</a><!@TM:1715692874> | Input DR is unused.
Finished optimization stage 2 on PF_IO_Z27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on IOD .......
Finished optimization stage 2 on IOD (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on Data_Block .......
Finished optimization stage 2 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on Trigger_Top_Part .......
Finished optimization stage 2 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on COREFIFO_C5 .......
Finished optimization stage 2 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44)</a><!@TM:1715692874> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45)</a><!@TM:1715692874> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1715692874> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0 .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1715692874> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1715692874> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on Sample_RAM_Block .......
Finished optimization stage 2 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on PF_DPSRAM_C5 .......
Finished optimization stage 2 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on Input_Data_Part .......
Finished optimization stage 2 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C4 .......
Finished optimization stage 2 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44)</a><!@TM:1715692874> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45)</a><!@TM:1715692874> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1715692874> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0 .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1715692874> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1715692874> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on Event_Info_RAM_Block .......
Finished optimization stage 2 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C7 .......
Finished optimization stage 2 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10 .......
Finished optimization stage 2 on COREFIFO_C10 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50)</a><!@TM:1715692874> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1715692874> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on Controler .......
Finished optimization stage 2 on Controler (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on SPI_LMX .......
Finished optimization stage 2 on SPI_LMX (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on Communication .......
Finished optimization stage 2 on Communication (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on USB_3_Protocol .......
Finished optimization stage 2 on USB_3_Protocol (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C11 .......
Finished optimization stage 2 on COREFIFO_C11 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44)</a><!@TM:1715692874> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45)</a><!@TM:1715692874> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1715692874> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 .......
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1715692874> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1715692874> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8 .......
Finished optimization stage 2 on COREFIFO_C8 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50)</a><!@TM:1715692874> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL177:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v:121:31:121:37:@N:CL159:@XP_MSG">corefifo_async.v(121)</a><!@TM:1715692874> | Input re_top is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 .......
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C7 .......
Finished optimization stage 2 on COREFIFO_C7 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50)</a><!@TM:1715692874> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1715692874> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on UART_Protocol .......
Finished optimization stage 2 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREUART_C0 .......
Finished optimization stage 2 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1715692874> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1715692874> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:44:11:44:22:@N:CL159:@XP_MSG">Tx_async.v(44)</a><!@TM:1715692874> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:45:6:45:16:@N:CL159:@XP_MSG">Tx_async.v(45)</a><!@TM:1715692874> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v:46:6:46:15:@N:CL159:@XP_MSG">Tx_async.v(46)</a><!@TM:1715692874> | Input fifo_full is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v:51:15:51:32:@N:CL159:@XP_MSG">Clock_gen.v(51)</a><!@TM:1715692874> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C6 .......
Finished optimization stage 2 on COREFIFO_C6 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44)</a><!@TM:1715692874> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45)</a><!@TM:1715692874> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 177MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:82:26:82:32:@N:CL159:@XP_MSG">corefifo_fwft.v(82)</a><!@TM:1715692874> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 .......
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1715692874> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1715692874> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0 .......
Finished optimization stage 2 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50)</a><!@TM:1715692874> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1715692874> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C3 .......
Finished optimization stage 2 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44)</a><!@TM:1715692874> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v:45:25:45:31:@N:CL159:@XP_MSG">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45)</a><!@TM:1715692874> | Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:102:29:102:35:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(102)</a><!@TM:1715692874> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v:103:29:103:43:@N:CL159:@XP_MSG">corefifo_sync_scntr.v(103)</a><!@TM:1715692874> | Input empty_top_fwft is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CL156:@XP_MSG">COREFIFO.v(215)</a><!@TM:1715692874> | *Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:175:15:175:23:@N:CL159:@XP_MSG">COREFIFO.v(175)</a><!@TM:1715692874> | Input WRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:176:15:176:23:@N:CL159:@XP_MSG">COREFIFO.v(176)</a><!@TM:1715692874> | Input RRESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C1 .......
Finished optimization stage 2 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v:44:25:44:31:@N:CL159:@XP_MSG">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44)</a><!@TM:1715692874> | Input WCLOCK is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:215:36:215:42:@W:CL156:@XP_MSG">COREFIFO.v(215)</a><!@TM:1715692874> | *Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on Clock_Reset .......
Finished optimization stage 2 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CLK_DIV_C3 .......
Finished optimization stage 2 on PF_CLK_DIV_C3 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV .......
Finished optimization stage 2 on PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CLK_DIV_C2 .......
Finished optimization stage 2 on PF_CLK_DIV_C2 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV .......
Finished optimization stage 2 on PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on ICB_CLKDIV .......
Finished optimization stage 2 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C8 .......
Finished optimization stage 2 on PF_CCC_C8 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C8_PF_CCC_C8_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C8_PF_CCC_C8_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C7 .......
Finished optimization stage 2 on PF_CCC_C7 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C7_PF_CCC_C7_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C7_PF_CCC_C7_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C3 .......
Finished optimization stage 2 on PF_CCC_C3 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C3_PF_CCC_C3_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1715692874> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 178MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 176MB peak: 178MB)


Process completed successfully.
# Tue May 14 15:20:20 2024

###########################################################]
###########################################################[
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:6:7:6:23:@N::@XP_MSG">Clock_Controller.vhd(6)</a><!@TM:1715692874> | Top entity is set to Clock_Controller.
Options changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1715692874> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd:6:7:6:23:@N:CD630:@XP_MSG">AnalyzInCirc_Top.vhd(6)</a><!@TM:1715692874> | Synthesizing work.analyzincirc_top.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd:56:11:56:25:@W:CD638:@XP_MSG">AnalyzInCirc_Top.vhd(56)</a><!@TM:1715692874> | Signal fifo_writedata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd:5:7:5:24:@N:CD630:@XP_MSG">AnalyzInCirc_FIFO.vhd(5)</a><!@TM:1715692874> | Synthesizing work.analyzincirc_fifo.rtl.
Post processing for work.analyzincirc_fifo.rtl
Running optimization stage 1 on AnalyzInCirc_FIFO .......
@N:<a href="@N:CL214:@XP_HELP">CL214</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd:50:17:50:31:@N:CL214:@XP_MSG">AnalyzInCirc_FIFO.vhd(50)</a><!@TM:1715692874> | Found multi-write port RAM fifo_data_data, number of write ports=8, depth=1024, width=12
Finished optimization stage 1 on AnalyzInCirc_FIFO (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:6:7:6:29:@N:CD630:@XP_MSG">AnalyzInCirc_Controler.vhd(6)</a><!@TM:1715692874> | Synthesizing work.analyzincirc_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:63:19:63:21:@N:CD231:@XP_MSG">AnalyzInCirc_Controler.vhd(63)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:218:12:218:26:@N:CD604:@XP_MSG">AnalyzInCirc_Controler.vhd(218)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CD638:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Signal reg_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.analyzincirc_controler.rtl
Running optimization stage 1 on AnalyzInCirc_Controler .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 0 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 1 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 2 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 3 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 4 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 5 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 6 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 7 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 8 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 9 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 10 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 11 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 12 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 13 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 14 of signal REG_State is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:88:11:88:20:@W:CL252:@XP_MSG">AnalyzInCirc_Controler.vhd(88)</a><!@TM:1715692874> | Bit 15 of signal REG_State is floating -- simulation mismatch possible.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:237:8:237:10:@A:CL282:@XP_MSG">AnalyzInCirc_Controler.vhd(237)</a><!@TM:1715692874> | Feedback mux created for signal REG_TRG_Start. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:425:8:425:10:@A:CL282:@XP_MSG">AnalyzInCirc_Controler.vhd(425)</a><!@TM:1715692874> | Feedback mux created for signal Start_Triggers_Last[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on AnalyzInCirc_Controler (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 105MB)
Post processing for work.analyzincirc_top.rtl
Running optimization stage 1 on AnalyzInCirc_Top .......
Finished optimization stage 1 on AnalyzInCirc_Top (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd:6:7:6:34:@N:CD630:@XP_MSG">Transceiver_LanesConnection.vhd(6)</a><!@TM:1715692874> | Synthesizing work.transceiver_lanesconnection.rtl.
Running optimization stage 1 on Transciever_OneLane .......
Finished optimization stage 1 on Transciever_OneLane (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:6:7:6:27:@N:CD630:@XP_MSG">RxMainLinkController.vhd(6)</a><!@TM:1715692874> | Synthesizing work.rxmainlinkcontroller.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:44:17:44:19:@N:CD231:@XP_MSG">RxMainLinkController.vhd(44)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:105:4:105:11:@W:CG296:@XP_MSG">RxMainLinkController.vhd(105)</a><!@TM:1715692874> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:113:46:113:59:@W:CG290:@XP_MSG">RxMainLinkController.vhd(113)</a><!@TM:1715692874> | Referenced variable or_lane_fault is not in sensitivity list.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:192:12:192:26:@N:CD604:@XP_MSG">RxMainLinkController.vhd(192)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.rxmainlinkcontroller.rtl
Running optimization stage 1 on RxMainLinkController .......
Finished optimization stage 1 on RxMainLinkController (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:6:7:6:27:@N:CD630:@XP_MSG">TxMainLinkController.vhd(6)</a><!@TM:1715692874> | Synthesizing work.txmainlinkcontroller.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:36:19:36:21:@N:CD233:@XP_MSG">TxMainLinkController.vhd(36)</a><!@TM:1715692874> | Using sequential encoding for type fsm_state.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:93:35:93:44:@W:CD434:@XP_MSG">TxMainLinkController.vhd(93)</a><!@TM:1715692874> | Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:141:12:141:26:@N:CD604:@XP_MSG">TxMainLinkController.vhd(141)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.txmainlinkcontroller.rtl
Running optimization stage 1 on TxMainLinkController .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:79:8:79:10:@W:CL169:@XP_MSG">TxMainLinkController.vhd(79)</a><!@TM:1715692874> | Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on TxMainLinkController (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
Post processing for work.transceiver_lanesconnection.rtl
Running optimization stage 1 on Transceiver_LanesConnection .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd:36:4:36:14:@W:CL240:@XP_MSG">Transceiver_LanesConnection.vhd(36)</a><!@TM:1715692874> | Signal Data_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Transceiver_LanesConnection (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 105MB)
@N: : <!@TM:1715692874> | Setting default value for generic g_numberoflanes to 2; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:6:7:6:29:@N:CD630:@XP_MSG">Transceiver_Controller.vhd(6)</a><!@TM:1715692874> | Synthesizing work.transceiver_controller.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:75:19:75:21:@N:CD231:@XP_MSG">Transceiver_Controller.vhd(75)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:237:12:237:26:@N:CD604:@XP_MSG">Transceiver_Controller.vhd(237)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:81:11:81:29:@W:CD638:@XP_MSG">Transceiver_Controller.vhd(81)</a><!@TM:1715692874> | Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.transceiver_controller.rtl
Running optimization stage 1 on work_transceiver_controller_rtl_2_1_g_NumberOfLanes .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL271:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL271:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL271:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL271:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_XCVR_FallingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:371:8:371:10:@W:CL111:@XP_MSG">Transceiver_Controller.vhd(371)</a><!@TM:1715692874> | All reachable assignments to StatusArray_FIFO_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>

Only the first 100 messages of id 'CL111' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_compiler.srr -id CL111' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL111} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on work_transceiver_controller_rtl_2_1_g_NumberOfLanes (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:6:7:6:31:@N:CD630:@XP_MSG">Test_Generator_for_Lanes.vhd(6)</a><!@TM:1715692874> | Synthesizing work.test_generator_for_lanes.rtl.
Post processing for work.test_generator_for_lanes.rtl
Running optimization stage 1 on Test_Generator_for_Lanes .......
Finished optimization stage 1 on Test_Generator_for_Lanes (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd:6:7:6:24:@N:CD630:@XP_MSG">SampleTxDeCompose.vhd(6)</a><!@TM:1715692874> | Synthesizing work.sampletxdecompose.rtl.
Post processing for work.sampletxdecompose.rtl
Running optimization stage 1 on SampleTxDeCompose .......
Finished optimization stage 1 on SampleTxDeCompose (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd:6:7:6:20:@N:CD630:@XP_MSG">SampleCompose.vhd(6)</a><!@TM:1715692874> | Synthesizing work.samplecompose.rtl.
Post processing for work.samplecompose.rtl
Running optimization stage 1 on SampleCompose .......
Finished optimization stage 1 on SampleCompose (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:6:7:6:19:@N:CD630:@XP_MSG">FIFOs_Reader.vhd(6)</a><!@TM:1715692874> | Synthesizing work.fifos_reader.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:69:19:69:21:@N:CD231:@XP_MSG">FIFOs_Reader.vhd(69)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:426:12:426:26:@N:CD604:@XP_MSG">FIFOs_Reader.vhd(426)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:223:71:223:91:@W:CD434:@XP_MSG">FIFOs_Reader.vhd(223)</a><!@TM:1715692874> | Signal event_number_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.fifos_reader.rtl
Running optimization stage 1 on FIFOs_Reader .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:50:8:50:18:@W:CL240:@XP_MSG">FIFOs_Reader.vhd(50)</a><!@TM:1715692874> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:584:8:584:10:@W:CL169:@XP_MSG">FIFOs_Reader.vhd(584)</a><!@TM:1715692874> | Pruning unused register Event_Number_Counter_4(19 downto 0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd:5:7:5:20:@N:CD630:@XP_MSG">DataRamManage.vhd(5)</a><!@TM:1715692874> | Synthesizing work.datarammanage.arch.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd:58:4:58:20:@N:CD364:@XP_MSG">DataRamManage.vhd(58)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd:85:4:85:21:@N:CD364:@XP_MSG">DataRamManage.vhd(85)</a><!@TM:1715692874> | Removing redundant assignment.
Post processing for work.datarammanage.arch
Running optimization stage 1 on DataRamManage .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd:17:8:17:20:@W:CL240:@XP_MSG">DataRamManage.vhd(17)</a><!@TM:1715692874> | Signal EnableOfRead is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd:139:8:139:10:@W:CL169:@XP_MSG">DataRamManage.vhd(139)</a><!@TM:1715692874> | Pruning unused register CountOfSampleWord_xRead_3(127 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd:139:8:139:10:@W:CL169:@XP_MSG">DataRamManage.vhd(139)</a><!@TM:1715692874> | Pruning unused register CountOfSampleWord_xWrite_3(127 downto 0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on DataRamManage (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: : <!@TM:1715692874> | Setting default value for generic g_widthaddr to 8; 
@N: : <!@TM:1715692874> | Setting default value for generic g_widthdata to 16; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd:6:7:6:24:@N:CD630:@XP_MSG">CtrlBus_HandShake.vhd(6)</a><!@TM:1715692874> | Synthesizing work.ctrlbus_handshake.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd:47:19:47:21:@N:CD231:@XP_MSG">CtrlBus_HandShake.vhd(47)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd:300:12:300:26:@N:CD604:@XP_MSG">CtrlBus_HandShake.vhd(300)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N:CD630:@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1715692874> | Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
Post processing for work.ctrlbus_handshake.rtl
Running optimization stage 1 on work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA .......
Finished optimization stage 1 on work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:8:7:8:28:@N:CD630:@XP_MSG">Communication_Builder.vhd(8)</a><!@TM:1715692874> | Synthesizing work.communication_builder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:60:19:60:21:@N:CD231:@XP_MSG">Communication_Builder.vhd(60)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:907:16:907:45:@N:CD364:@XP_MSG">Communication_Builder.vhd(907)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:908:16:908:43:@N:CD364:@XP_MSG">Communication_Builder.vhd(908)</a><!@TM:1715692874> | Removing redundant assignment.
Post processing for work.communication_builder.rtl
Running optimization stage 1 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:39:8:39:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(39)</a><!@TM:1715692874> | Signal Diag_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:38:8:38:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(38)</a><!@TM:1715692874> | Signal Diag_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:37:8:37:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(37)</a><!@TM:1715692874> | Signal Diag_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:36:8:36:14:@W:CL240:@XP_MSG">Communication_Builder.vhd(36)</a><!@TM:1715692874> | Signal Diag_0 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:808:4:808:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(808)</a><!@TM:1715692874> | Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:808:4:808:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(808)</a><!@TM:1715692874> | Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:808:4:808:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(808)</a><!@TM:1715692874> | Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:808:4:808:6:@W:CL169:@XP_MSG">Communication_Builder.vhd(808)</a><!@TM:1715692874> | Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:783:4:783:6:@W:CL271:@XP_MSG">Communication_Builder.vhd(783)</a><!@TM:1715692874> | Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Main.vhd(6)</a><!@TM:1715692874> | Synthesizing work.trigger_main.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:53:19:53:21:@N:CD233:@XP_MSG">Trigger_Main.vhd(53)</a><!@TM:1715692874> | Using sequential encoding for type fsm_state.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:244:12:244:26:@N:CD604:@XP_MSG">Trigger_Main.vhd(244)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:312:12:312:26:@N:CD604:@XP_MSG">Trigger_Main.vhd(312)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:68:11:68:34:@W:CD638:@XP_MSG">Trigger_Main.vhd(68)</a><!@TM:1715692874> | Signal sampletactcounter_reset is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.trigger_main.rtl
Running optimization stage 1 on Trigger_Main .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:142:8:142:10:@W:CL279:@XP_MSG">Trigger_Main.vhd(142)</a><!@TM:1715692874> | Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:9:7:9:22:@N:CD630:@XP_MSG">Trigger_Control.vhd(9)</a><!@TM:1715692874> | Synthesizing work.trigger_control.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:54:19:54:21:@N:CD231:@XP_MSG">Trigger_Control.vhd(54)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:234:12:234:26:@N:CD604:@XP_MSG">Trigger_Control.vhd(234)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.trigger_control.rtl
Running optimization stage 1 on Trigger_Control .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:320:8:320:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(320)</a><!@TM:1715692874> | Feedback mux created for signal REG_MODE[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:401:8:401:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(401)</a><!@TM:1715692874> | Feedback mux created for signal last_Control_Trigger_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:401:8:401:10:@A:CL282:@XP_MSG">Trigger_Control.vhd(401)</a><!@TM:1715692874> | Feedback mux created for signal last_Control_Busy_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: : <!@TM:1715692874> | Setting default value for generic g_fiforemainingwidth to 15; 
@N: : <!@TM:1715692874> | Setting default value for generic g_fifodepth to 16384; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd:5:7:5:25:@N:CD630:@XP_MSG">EventFifoFreeLogic.vhd(5)</a><!@TM:1715692874> | Synthesizing work.eventfifofreelogic.arch.
Post processing for work.eventfifofreelogic.arch
Running optimization stage 1 on work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth .......
Finished optimization stage 1 on work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:6:7:6:27:@N:CD630:@XP_MSG">Sample_RAM_Block_MUX.vhd(6)</a><!@TM:1715692874> | Synthesizing work.sample_ram_block_mux.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd:91:12:91:26:@N:CD604:@XP_MSG">Sample_RAM_Block_MUX.vhd(91)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_mux.rtl
Running optimization stage 1 on Sample_RAM_Block_MUX .......
Finished optimization stage 1 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:6:7:6:31:@N:CD630:@XP_MSG">Sample_RAM_Block_Decoder.vhd(6)</a><!@TM:1715692874> | Synthesizing work.sample_ram_block_decoder.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd:74:12:74:26:@N:CD604:@XP_MSG">Sample_RAM_Block_Decoder.vhd(74)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_decoder.rtl
Running optimization stage 1 on Sample_RAM_Block_Decoder .......
Finished optimization stage 1 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: : <!@TM:1715692874> | Setting default value for generic g_num_of_trg_units to 8; 
@N: : <!@TM:1715692874> | Setting default value for generic g_order_vector_length to 3; 
@N: : <!@TM:1715692874> | Setting default value for generic g_data_length to 12; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:6:7:6:19:@N:CD630:@XP_MSG">Trigger_Unit.vhd(6)</a><!@TM:1715692874> | Synthesizing work.trigger_unit.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:46:11:46:26:@W:CD638:@XP_MSG">Trigger_Unit.vhd(46)</a><!@TM:1715692874> | Signal output_sid_part is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.trigger_unit.rtl
Running optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
Finished optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:6:7:6:22:@N:CD630:@XP_MSG">Reset_Controler.vhd(6)</a><!@TM:1715692874> | Synthesizing work.reset_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:69:19:69:21:@N:CD231:@XP_MSG">Reset_Controler.vhd(69)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:209:12:209:26:@N:CD604:@XP_MSG">Reset_Controler.vhd(209)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:75:11:75:32:@W:CD638:@XP_MSG">Reset_Controler.vhd(75)</a><!@TM:1715692874> | Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.reset_controler.rtl
Running optimization stage 1 on Reset_Controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:30:8:30:18:@W:CL240:@XP_MSG">Reset_Controler.vhd(30)</a><!@TM:1715692874> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:6:7:6:16:@N:CD630:@XP_MSG">REGISTERS.vhd(6)</a><!@TM:1715692874> | Synthesizing work.registers.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:30:19:30:21:@N:CD231:@XP_MSG">REGISTERS.vhd(30)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:133:12:133:26:@N:CD604:@XP_MSG">REGISTERS.vhd(133)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.registers.rtl
Running optimization stage 1 on REGISTERS .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:19:8:19:18:@W:CL240:@XP_MSG">REGISTERS.vhd(19)</a><!@TM:1715692874> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:28:11:28:17:@N:CL134:@XP_MSG">REGISTERS.vhd(28)</a><!@TM:1715692874> | Found RAM memory, depth=256, width=8
Finished optimization stage 1 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:6:7:6:21:@N:CD630:@XP_MSG">gpio_controler.vhd(6)</a><!@TM:1715692874> | Synthesizing work.gpio_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:55:19:55:21:@N:CD231:@XP_MSG">gpio_controler.vhd(55)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:190:12:190:26:@N:CD604:@XP_MSG">gpio_controler.vhd(190)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.gpio_controler.rtl
Running optimization stage 1 on gpio_controler .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:22:8:22:18:@W:CL240:@XP_MSG">gpio_controler.vhd(22)</a><!@TM:1715692874> | Signal Diag_Valid is floating; a simulation mismatch is possible.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:207:8:207:10:@A:CL282:@XP_MSG">gpio_controler.vhd(207)</a><!@TM:1715692874> | Feedback mux created for signal REG_RF_Counter_OR_Mask[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:426:8:426:10:@A:CL282:@XP_MSG">gpio_controler.vhd(426)</a><!@TM:1715692874> | Feedback mux created for signal TMP_OR_Counter_Input[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:8:7:8:22:@N:CD630:@XP_MSG">Command_Decoder.vhd(8)</a><!@TM:1715692874> | Synthesizing work.command_decoder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:125:19:125:21:@N:CD231:@XP_MSG">Command_Decoder.vhd(125)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:423:12:423:26:@N:CD604:@XP_MSG">Command_Decoder.vhd(423)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.command_decoder.rtl
Running optimization stage 1 on Command_Decoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:443:8:443:10:@W:CL169:@XP_MSG">Command_Decoder.vhd(443)</a><!@TM:1715692874> | Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:443:8:443:10:@W:CL190:@XP_MSG">Command_Decoder.vhd(443)</a><!@TM:1715692874> | Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:443:8:443:10:@W:CL260:@XP_MSG">Command_Decoder.vhd(443)</a><!@TM:1715692874> | Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:9:7:9:21:@N:CD630:@XP_MSG">Answer_Encoder.vhd(9)</a><!@TM:1715692874> | Synthesizing work.answer_encoder.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:70:19:70:21:@N:CD231:@XP_MSG">Answer_Encoder.vhd(70)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:198:12:198:26:@N:CD604:@XP_MSG">Answer_Encoder.vhd(198)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:272:46:272:57:@W:CD434:@XP_MSG">Answer_Encoder.vhd(272)</a><!@TM:1715692874> | Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:272:4:272:11:@W:CG296:@XP_MSG">Answer_Encoder.vhd(272)</a><!@TM:1715692874> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:365:49:365:62:@W:CG290:@XP_MSG">Answer_Encoder.vhd(365)</a><!@TM:1715692874> | Referenced variable anici_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:358:49:358:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(358)</a><!@TM:1715692874> | Referenced variable trnv_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:351:49:351:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(351)</a><!@TM:1715692874> | Referenced variable comm_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:344:49:344:61:@W:CG290:@XP_MSG">Answer_Encoder.vhd(344)</a><!@TM:1715692874> | Referenced variable gpio_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:330:49:330:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(330)</a><!@TM:1715692874> | Referenced variable lmx2spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:323:49:323:64:@W:CG290:@XP_MSG">Answer_Encoder.vhd(323)</a><!@TM:1715692874> | Referenced variable lmx1spi_rx_data is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:316:67:316:81:@W:CG290:@XP_MSG">Answer_Encoder.vhd(316)</a><!@TM:1715692874> | Referenced variable hmcspi_rx_data is not in sensitivity list.</font>
Post processing for work.answer_encoder.rtl
Running optimization stage 1 on Answer_Encoder .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:235:8:235:10:@W:CL169:@XP_MSG">Answer_Encoder.vhd(235)</a><!@TM:1715692874> | Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:235:8:235:10:@W:CL190:@XP_MSG">Answer_Encoder.vhd(235)</a><!@TM:1715692874> | Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:235:8:235:10:@W:CL260:@XP_MSG">Answer_Encoder.vhd(235)</a><!@TM:1715692874> | Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:6:7:6:14:@N:CD630:@XP_MSG">ADI_SPI.vhd(6)</a><!@TM:1715692874> | Synthesizing work.adi_spi.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:36:19:36:21:@N:CD231:@XP_MSG">ADI_SPI.vhd(36)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
Post processing for work.adi_spi.rtl
Running optimization stage 1 on ADI_SPI .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1715692874> | Feedback mux created for signal wr_addr_buffer[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1715692874> | Feedback mux created for signal tx_data_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1715692874> | Feedback mux created for signal write_read_buffer. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@A:CL282:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1715692874> | Feedback mux created for signal rx_data_frame[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N: : <!@TM:1715692874> | Setting default value for generic data_length to 24; 
@N: : <!@TM:1715692874> | Setting default value for generic divider to 5; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:6:7:6:17:@N:CD630:@XP_MSG">spi_master.vhd(6)</a><!@TM:1715692874> | Synthesizing work.spi_master.behavioural.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:28:11:28:13:@N:CD233:@XP_MSG">spi_master.vhd(28)</a><!@TM:1715692874> | Using sequential encoding for type fsm.
Post processing for work.spi_master.behavioural
Running optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Feedback mux created for signal rxBuffer[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Feedback mux created for signal last_bit[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Feedback mux created for signal INT_sclk. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Feedback mux created for signal clk_toggles[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Feedback mux created for signal txBuffer[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@A:CL282:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Feedback mux created for signal receive_transmit. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N: : <!@TM:1715692874> | Setting default value for generic addr_width to 7; 
@N: : <!@TM:1715692874> | Setting default value for generic data_width to 16; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:6:7:6:20:@N:CD630:@XP_MSG">SPI_interface.vhd(6)</a><!@TM:1715692874> | Synthesizing work.spi_interface.rtl.
Post processing for work.spi_interface.rtl
Running optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
Finished optimization stage 1 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:6:7:6:27:@N:CD630:@XP_MSG">Communication_Switch.vhd(6)</a><!@TM:1715692874> | Synthesizing work.communication_switch.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:46:19:46:21:@N:CD231:@XP_MSG">Communication_Switch.vhd(46)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:47:11:47:20:@W:CD638:@XP_MSG">Communication_Switch.vhd(47)</a><!@TM:1715692874> | Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:47:22:47:32:@W:CD638:@XP_MSG">Communication_Switch.vhd(47)</a><!@TM:1715692874> | Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:49:11:49:23:@W:CD638:@XP_MSG">Communication_Switch.vhd(49)</a><!@TM:1715692874> | Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:50:11:50:22:@W:CD638:@XP_MSG">Communication_Switch.vhd(50)</a><!@TM:1715692874> | Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:51:11:51:18:@W:CD638:@XP_MSG">Communication_Switch.vhd(51)</a><!@TM:1715692874> | Signal address is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd:54:11:54:21:@W:CD638:@XP_MSG">Communication_Switch.vhd(54)</a><!@TM:1715692874> | Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.communication_switch.rtl
Running optimization stage 1 on Communication_Switch .......
Finished optimization stage 1 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:6:7:6:30:@N:CD630:@XP_MSG">Communication_Controler.vhd(6)</a><!@TM:1715692874> | Synthesizing work.communication_controler.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:42:19:42:21:@N:CD231:@XP_MSG">Communication_Controler.vhd(42)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:166:12:166:26:@N:CD604:@XP_MSG">Communication_Controler.vhd(166)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:61:11:61:21:@W:CD638:@XP_MSG">Communication_Controler.vhd(61)</a><!@TM:1715692874> | Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.communication_controler.rtl
Running optimization stage 1 on Communication_Controler .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:186:8:186:10:@A:CL282:@XP_MSG">Communication_Controler.vhd(186)</a><!@TM:1715692874> | Feedback mux created for signal ActivityMSG[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on Communication_Controler (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_CMD_MUX.vhd(5)</a><!@TM:1715692874> | Synthesizing work.communication_cmd_mux.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:39:19:39:21:@N:CD233:@XP_MSG">Communication_CMD_MUX.vhd(39)</a><!@TM:1715692874> | Using sequential encoding for type fsm_state.
Post processing for work.communication_cmd_mux.rtl
Running optimization stage 1 on Communication_CMD_MUX .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:128:8:128:10:@A:CL282:@XP_MSG">Communication_CMD_MUX.vhd(128)</a><!@TM:1715692874> | Feedback mux created for signal Communication_REQ. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:5:7:5:28:@N:CD630:@XP_MSG">Communication_ANW_MUX.vhd(5)</a><!@TM:1715692874> | Synthesizing work.communication_anw_mux.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:39:19:39:21:@N:CD233:@XP_MSG">Communication_ANW_MUX.vhd(39)</a><!@TM:1715692874> | Using sequential encoding for type fsm_state.
Post processing for work.communication_anw_mux.rtl
Running optimization stage 1 on Communication_ANW_MUX .......
Finished optimization stage 1 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:6:7:6:29:@N:CD630:@XP_MSG">ftdi_to_fifo_interface.vhd(6)</a><!@TM:1715692874> | Synthesizing work.ftdi_to_fifo_interface.rtl.
Post processing for work.ftdi_to_fifo_interface.rtl
Running optimization stage 1 on ftdi_to_fifo_interface .......
Finished optimization stage 1 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:8:7:8:27:@N:CD630:@XP_MSG">ft601_fifo_interface.vhd(8)</a><!@TM:1715692874> | Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:36:19:36:21:@N:CD231:@XP_MSG">ft601_fifo_interface.vhd(36)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:288:12:288:26:@N:CD604:@XP_MSG">ft601_fifo_interface.vhd(288)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.ft601_fifo_interface.rtl_ft601_fifo_interface
Running optimization stage 1 on ft601_fifo_interface .......
Finished optimization stage 1 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:7:7:7:23:@N:CD630:@XP_MSG">UART_TX_Protocol.vhd(7)</a><!@TM:1715692874> | Synthesizing work.uart_tx_protocol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:29:19:29:21:@N:CD231:@XP_MSG">UART_TX_Protocol.vhd(29)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:269:12:269:26:@N:CD604:@XP_MSG">UART_TX_Protocol.vhd(269)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:6:7:6:23:@N:CD630:@XP_MSG">UART_RX_Protocol.vhd(6)</a><!@TM:1715692874> | Synthesizing work.uart_rx_protocol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:36:19:36:21:@N:CD231:@XP_MSG">UART_RX_Protocol.vhd(36)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:41:26:41:28:@N:CD233:@XP_MSG">UART_RX_Protocol.vhd(41)</a><!@TM:1715692874> | Using sequential encoding for type detect_fsm_state.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:323:12:323:26:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(323)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:481:16:481:30:@N:CD604:@XP_MSG">UART_RX_Protocol.vhd(481)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
@N: : <!@TM:1715692874> | Setting default value for generic time_period to 330000; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:6:7:6:10:@N:CD630:@XP_MSG">mko.vhd(6)</a><!@TM:1715692874> | Synthesizing work.mko.rtl.
Post processing for work.mko.rtl
Running optimization stage 1 on work_mko_rtl_330000_1_Time_Period .......
Finished optimization stage 1 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:6:7:6:32:@N:CD630:@XP_MSG">Communication_TX_Arbiter2.vhd(6)</a><!@TM:1715692874> | Synthesizing work.communication_tx_arbiter2.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:34:19:34:21:@N:CD231:@XP_MSG">Communication_TX_Arbiter2.vhd(34)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:166:12:166:26:@N:CD604:@XP_MSG">Communication_TX_Arbiter2.vhd(166)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.communication_tx_arbiter2.rtl
Running optimization stage 1 on Communication_TX_Arbiter2 .......
Finished optimization stage 1 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd:4:7:4:19:@N:CD630:@XP_MSG">Synchronizer.vhd(4)</a><!@TM:1715692874> | Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd:6:7:6:19:@N:CD630:@XP_MSG">Clock_Switch.vhd(6)</a><!@TM:1715692874> | Synthesizing work.clock_switch.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd:40:19:40:21:@N:CD233:@XP_MSG">Clock_Switch.vhd(40)</a><!@TM:1715692874> | Using sequential encoding for type fsm_state.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd:232:12:232:26:@N:CD604:@XP_MSG">Clock_Switch.vhd(232)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.clock_switch.rtl
Running optimization stage 1 on Clock_Switch .......
Finished optimization stage 1 on Clock_Switch (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:6:7:6:23:@N:CD630:@XP_MSG">Clock_Controller.vhd(6)</a><!@TM:1715692874> | Synthesizing work.clock_controller.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:55:19:55:21:@N:CD231:@XP_MSG">Clock_Controller.vhd(55)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:183:12:183:26:@N:CD604:@XP_MSG">Clock_Controller.vhd(183)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:61:11:61:29:@W:CD638:@XP_MSG">Clock_Controller.vhd(61)</a><!@TM:1715692874> | Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.clock_controller.rtl
Running optimization stage 1 on Clock_Controller .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@A:CL282:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Feedback mux created for signal REG_SwitchSelect_Ref[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@A:CL282:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Feedback mux created for signal REG_SwitchSelect_Logic[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL190:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Optimizing register bit read_data_frame(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:201:8:201:10:@W:CL279:@XP_MSG">Clock_Controller.vhd(201)</a><!@TM:1715692874> | Pruning register bits 15 to 2 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on Clock_Controller (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
Running optimization stage 2 on Clock_Controller .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:99:8:99:10:@N:CL201:@XP_MSG">Clock_Controller.vhd(99)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd:21:8:21:24:@W:CL246:@XP_MSG">Clock_Controller.vhd(21)</a><!@TM:1715692874> | Input port bits 15 to 2 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Clock_Controller (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
Running optimization stage 2 on Clock_Switch .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd:102:8:102:10:@N:CL201:@XP_MSG">Clock_Switch.vhd(102)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Clock_Switch (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
Running optimization stage 2 on Synchronizer .......
Finished optimization stage 2 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
Running optimization stage 2 on Communication_TX_Arbiter2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd:52:8:52:10:@N:CL201:@XP_MSG">Communication_TX_Arbiter2.vhd(52)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
Finished optimization stage 2 on Communication_TX_Arbiter2 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 113MB)
Running optimization stage 2 on work_mko_rtl_330000_1_Time_Period .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL190:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd:33:8:33:10:@W:CL260:@XP_MSG">mko.vhd(33)</a><!@TM:1715692874> | Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on UART_RX_Protocol .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:422:8:422:10:@N:CL201:@XP_MSG">UART_RX_Protocol.vhd(422)</a><!@TM:1715692874> | Trying to extract state machine for register Detect_state_reg.
Extracted state machine for register Detect_state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd:86:8:86:10:@N:CL201:@XP_MSG">UART_RX_Protocol.vhd(86)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
Finished optimization stage 2 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on UART_TX_Protocol .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:58:8:58:10:@N:CL201:@XP_MSG">UART_TX_Protocol.vhd(58)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 13 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd:18:8:18:22:@W:CL246:@XP_MSG">UART_TX_Protocol.vhd(18)</a><!@TM:1715692874> | Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on ft601_fifo_interface .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd:92:8:92:10:@N:CL201:@XP_MSG">ft601_fifo_interface.vhd(92)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
Finished optimization stage 2 on ft601_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on ftdi_to_fifo_interface .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd:13:8:13:15:@W:CL246:@XP_MSG">ftdi_to_fifo_interface.vhd(13)</a><!@TM:1715692874> | Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on ftdi_to_fifo_interface (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on Communication_ANW_MUX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd:67:8:67:10:@N:CL201:@XP_MSG">Communication_ANW_MUX.vhd(67)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on Communication_CMD_MUX .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd:61:8:61:10:@N:CL201:@XP_MSG">Communication_CMD_MUX.vhd(61)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on Communication_Controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd:83:8:83:10:@N:CL201:@XP_MSG">Communication_Controler.vhd(83)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Communication_Controler (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on Communication_Switch .......
Finished optimization stage 2 on Communication_Switch (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on work_spi_interface_rtl_7_16_1_addr_widthdata_width .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd:29:8:29:14:@W:CL246:@XP_MSG">SPI_interface.vhd(29)</a><!@TM:1715692874> | Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on work_spi_interface_rtl_7_16_1_addr_widthdata_width (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on work_spi_master_behavioural_24_5_1_data_lengthdivider .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@N:CL189:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Register bit last_bit(5) is always 1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL190:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL279:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL260:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@N:CL201:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd:49:4:49:6:@W:CL279:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692874> | Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on work_spi_master_behavioural_24_5_1_data_lengthdivider (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Running optimization stage 2 on ADI_SPI .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd:59:8:59:10:@N:CL201:@XP_MSG">ADI_SPI.vhd(59)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 114MB)
Running optimization stage 2 on Answer_Encoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd:113:8:113:10:@N:CL201:@XP_MSG">Answer_Encoder.vhd(113)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on Command_Decoder .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd:245:8:245:10:@N:CL201:@XP_MSG">Command_Decoder.vhd(245)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
Finished optimization stage 2 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
Running optimization stage 2 on gpio_controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:107:8:107:10:@N:CL201:@XP_MSG">gpio_controler.vhd(107)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd:426:8:426:10:@N:CL201:@XP_MSG">gpio_controler.vhd(426)</a><!@TM:1715692874> | Trying to extract state machine for register TMP_OR_Counter_Input.
Finished optimization stage 2 on gpio_controler (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 119MB)
Running optimization stage 2 on REGISTERS .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:50:8:50:10:@N:CL201:@XP_MSG">REGISTERS.vhd(50)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd:15:8:15:18:@W:CL246:@XP_MSG">REGISTERS.vhd(15)</a><!@TM:1715692874> | Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 119MB)
Running optimization stage 2 on Reset_Controler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd:126:8:126:10:@N:CL201:@XP_MSG">Reset_Controler.vhd(126)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Reset_Controler (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 119MB)
Running optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd:75:8:75:10:@N:CL135:@XP_MSG">Trigger_Unit.vhd(75)</a><!@TM:1715692874> | Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.
Finished optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 119MB)
Running optimization stage 2 on Sample_RAM_Block_Decoder .......
Finished optimization stage 2 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 119MB)
Running optimization stage 2 on Sample_RAM_Block_MUX .......
Finished optimization stage 2 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 120MB)
Running optimization stage 2 on work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd:35:2:35:4:@W:CL279:@XP_MSG">EventFifoFreeLogic.vhd(35)</a><!@TM:1715692874> | Pruning register bits 31 to 16 of freewords(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on work_eventfifofreelogic_arch_15_16384_1_g_FifoRemainingWidthg_FifoDepth (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 120MB)
Running optimization stage 2 on Trigger_Control .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd:151:8:151:10:@N:CL201:@XP_MSG">Trigger_Control.vhd(151)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 122MB)
Running optimization stage 2 on Trigger_Main .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd:200:8:200:10:@N:CL201:@XP_MSG">Trigger_Main.vhd(200)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 122MB)
Running optimization stage 2 on Communication_Builder .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:1010:4:1010:6:@W:CL260:@XP_MSG">Communication_Builder.vhd(1010)</a><!@TM:1715692874> | Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:15:8:15:35:@W:CL246:@XP_MSG">Communication_Builder.vhd(15)</a><!@TM:1715692874> | Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1715692874> | Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1715692874> | Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1715692874> | Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd:24:8:24:25:@W:CL246:@XP_MSG">Communication_Builder.vhd(24)</a><!@TM:1715692874> | Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Communication_Builder (CPU Time 0h:00m:00s, Memory Used current: 124MB peak: 134MB)
Running optimization stage 2 on Synchronizer_work_ctrlbus_handshake_rtl_0layer1 .......
Finished optimization stage 2 on Synchronizer_work_ctrlbus_handshake_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 134MB)
Running optimization stage 2 on work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd:182:8:182:10:@N:CL201:@XP_MSG">CtrlBus_HandShake.vhd(182)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 134MB)
Running optimization stage 2 on DataRamManage .......
Finished optimization stage 2 on DataRamManage (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on FIFOs_Reader .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:143:8:143:10:@N:CL201:@XP_MSG">FIFOs_Reader.vhd(143)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd:13:8:13:25:@W:CL246:@XP_MSG">FIFOs_Reader.vhd(13)</a><!@TM:1715692874> | Input port bits 3 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on SampleCompose .......
Finished optimization stage 2 on SampleCompose (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on SampleTxDeCompose .......
Finished optimization stage 2 on SampleTxDeCompose (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on Test_Generator_for_Lanes .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1715692874> | Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1715692874> | Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL190:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1715692874> | Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd:66:8:66:10:@W:CL279:@XP_MSG">Test_Generator_for_Lanes.vhd(66)</a><!@TM:1715692874> | Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on Test_Generator_for_Lanes (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on work_transceiver_controller_rtl_2_1_g_NumberOfLanes .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:154:8:154:10:@N:CL201:@XP_MSG">Transceiver_Controller.vhd(154)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:21:8:21:24:@W:CL246:@XP_MSG">Transceiver_Controller.vhd(21)</a><!@TM:1715692874> | Input port bits 15 to 1 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:26:8:26:26:@W:CL246:@XP_MSG">Transceiver_Controller.vhd(26)</a><!@TM:1715692874> | Input port bits 63 to 56 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd:26:8:26:26:@W:CL246:@XP_MSG">Transceiver_Controller.vhd(26)</a><!@TM:1715692874> | Input port bits 31 to 24 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on work_transceiver_controller_rtl_2_1_g_NumberOfLanes (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on TxMainLinkController_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd:66:8:66:10:@N:CL201:@XP_MSG">TxMainLinkController.vhd(66)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on TxMainLinkController_2 (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on RxMainLinkController_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd:78:8:78:10:@N:CL201:@XP_MSG">RxMainLinkController.vhd(78)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on RxMainLinkController_2 (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on Transciever_OneLane .......
Finished optimization stage 2 on Transciever_OneLane (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on Transceiver_LanesConnection .......
Finished optimization stage 2 on Transceiver_LanesConnection (CPU Time 0h:00m:00s, Memory Used current: 120MB peak: 134MB)
Running optimization stage 2 on AnalyzInCirc_Controler_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd:135:8:135:10:@N:CL201:@XP_MSG">AnalyzInCirc_Controler.vhd(135)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on AnalyzInCirc_Controler_2 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 134MB)
Running optimization stage 2 on AnalyzInCirc_FIFO_12_8_1024 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd:66:8:66:10:@W:CL190:@XP_MSG">AnalyzInCirc_FIFO.vhd(66)</a><!@TM:1715692874> | Optimizing register bit WR_INDEX(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd:66:8:66:10:@W:CL190:@XP_MSG">AnalyzInCirc_FIFO.vhd(66)</a><!@TM:1715692874> | Optimizing register bit WR_INDEX(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd:66:8:66:10:@W:CL190:@XP_MSG">AnalyzInCirc_FIFO.vhd(66)</a><!@TM:1715692874> | Optimizing register bit WR_INDEX(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd:66:8:66:10:@W:CL279:@XP_MSG">AnalyzInCirc_FIFO.vhd(66)</a><!@TM:1715692874> | Pruning register bits 2 to 0 of WR_INDEX(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on AnalyzInCirc_FIFO_12_8_1024 (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 134MB)
Running optimization stage 2 on AnalyzInCirc_Top .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd:26:8:26:24:@W:CL246:@XP_MSG">AnalyzInCirc_Top.vhd(26)</a><!@TM:1715692874> | Input port bits 15 to 9 of transceiver_rx_k(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on AnalyzInCirc_Top (CPU Time 0h:00m:00s, Memory Used current: 121MB peak: 134MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer1.rt.csv:@XP_FILE">layer1.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 121MB peak: 134MB)


Process completed successfully.
# Tue May 14 15:20:31 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1715692874> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1715692874> | User defined pragma syn_black_box detected</font>

@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C3\PF_CCC_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C7\PF_CCC_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CCC_C8\PF_CCC_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2_0\PF_CLK_DIV_C2_PF_CLK_DIV_C2_0_PF_CLK_DIV.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C2\PF_CLK_DIV_C2.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3_0\PF_CLK_DIV_C3_PF_CLK_DIV_C3_0_PF_CLK_DIV.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_CLK_DIV_C3\PF_CLK_DIV_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C6\COREFIFO_C6.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C11\COREFIFO_C11.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C7\COREFIFO_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C8\COREFIFO_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\USB_3_Protocol\USB_3_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Communication\Communication.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\SPI_LMX\SPI_LMX.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C10\COREFIFO_C10.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_IO_C0\PF_IO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:447:13:447:26:@N:CG334:@XP_MSG">COREFIFO.v(447)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:459:13:459:25:@N:CG333:@XP_MSG">COREFIFO.v(459)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1_0\PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v" (library work)
@I:"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode0.v":"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\request_code.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:128:13:128:26:@N:CG334:@XP_MSG">CORELANEMSTR.v(128)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:130:13:130:25:@N:CG333:@XP_MSG">CORELANEMSTR.v(130)</a><!@TM:1715692874> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:217:15:217:28:@N:CG334:@XP_MSG">CORELANEMSTR.v(217)</a><!@TM:1715692874> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:229:13:229:25:@N:CG333:@XP_MSG">CORELANEMSTR.v(229)</a><!@TM:1715692874> | Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\PF_XCVR_ERM_C8.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transceiver_Main\Transceiver_Main.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000000001000000
	WDEPTH=32'b00000000000000000000000001000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000000110
	RMSB_DEPTH=32'b00000000000000000000000000000110
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000001000000
	WRITE_DEPTH=32'b00000000000000000000000000000110
	FULL_WRITE_DEPTH=32'b00000000000000000000000001000000
	READ_WIDTH=32'b00000000000000000000000001000000
	READ_DEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000000110
	FULL_READ_DEPTH=32'b00000000000000000000000001000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1715692874> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1715692874> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1715692874> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1715692874> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@W:CL169:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715692874> | Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1715692874> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:528:3:528:9:@W:CL169:@XP_MSG">corefifo_async.v(528)</a><!@TM:1715692874> | Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL169:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:48:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000000110
	WWIDTH=32'b00000000000000000000000001000000
	RWIDTH=32'b00000000000000000000000001000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000101
   Generated name = COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1715692874> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1715692874> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1715692874> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1715692874> | Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1715692874> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1715692874> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12_COREFIFO_C12_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000000000000110
	WDEPTH=32'b00000000000000000000000000000110
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1715692874> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1715692874> | Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1715692874> | Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1715692874> | Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C12.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C12 in library work.
Running optimization stage 1 on COREFIFO_C12 .......
Finished optimization stage 1 on COREFIFO_C12 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:29:7:29:43:@N:CG364:@XP_MSG">COREFIFO.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000001000000
	WDEPTH=32'b00000000000000000000000001000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000000110
	RMSB_DEPTH=32'b00000000000000000000000000000110
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_NstagesSync.v:29:7:29:55:@N:CG364:@XP_MSG">corefifo_NstagesSync.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_grayToBinConv.v:29:7:29:57:@N:CG364:@XP_MSG">corefifo_grayToBinConv.v(29)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000000110
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:28:7:28:49:@N:CG364:@XP_MSG">corefifo_async.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000001000
	WRITE_DEPTH=32'b00000000000000000000000000000110
	FULL_WRITE_DEPTH=32'b00000000000000000000000001000000
	READ_WIDTH=32'b00000000000000000000000000001000
	READ_DEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000000110
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000000110
	FULL_READ_DEPTH=32'b00000000000000000000000001000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000000101
	RDEPTH_CAL=32'b00000000000000000000000000000101
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:761:35:761:42:@N:CG179:@XP_MSG">corefifo_async.v(761)</a><!@TM:1715692874> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:803:35:803:42:@N:CG179:@XP_MSG">corefifo_async.v(803)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:148:34:148:43:@W:CG133:@XP_MSG">corefifo_async.v(148)</a><!@TM:1715692874> | Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:214:34:214:41:@W:CG360:@XP_MSG">corefifo_async.v(214)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:215:34:215:41:@W:CG360:@XP_MSG">corefifo_async.v(215)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:655:10:655:11:@W:CG133:@XP_MSG">corefifo_async.v(655)</a><!@TM:1715692874> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:490:19:490:44:@W:CL168:@XP_MSG">corefifo_async.v(490)</a><!@TM:1715692874> | Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:475:16:475:39:@W:CL168:@XP_MSG">corefifo_async.v(475)</a><!@TM:1715692874> | Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@W:CL169:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715692874> | Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1715692874> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:633:4:633:10:@W:CL169:@XP_MSG">corefifo_async.v(633)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:617:4:617:10:@W:CL169:@XP_MSG">corefifo_async.v(617)</a><!@TM:1715692874> | Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:528:3:528:9:@W:CL169:@XP_MSG">corefifo_async.v(528)</a><!@TM:1715692874> | Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL207:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL207:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL190:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL190:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@W:CL169:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692874> | Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@W:CL169:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692874> | Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:28:7:28:48:@N:CG364:@XP_MSG">corefifo_fwft.v(28)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000000110
	WWIDTH=32'b00000000000000000000000000001000
	RWIDTH=32'b00000000000000000000000000001000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000000101
   Generated name = COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:262:38:262:56:@N:CG179:@XP_MSG">corefifo_fwft.v(262)</a><!@TM:1715692874> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:127:27:127:33:@W:CG133:@XP_MSG">corefifo_fwft.v(127)</a><!@TM:1715692874> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:133:27:133:34:@W:CG360:@XP_MSG">corefifo_fwft.v(133)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:140:27:140:33:@W:CG360:@XP_MSG">corefifo_fwft.v(140)</a><!@TM:1715692874> | Removing wire empty1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:148:8:148:18:@W:CG360:@XP_MSG">corefifo_fwft.v(148)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:149:8:149:18:@W:CG360:@XP_MSG">corefifo_fwft.v(149)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:366:3:366:9:@W:CL169:@XP_MSG">corefifo_fwft.v(366)</a><!@TM:1715692874> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:252:3:252:9:@W:CL169:@XP_MSG">corefifo_fwft.v(252)</a><!@TM:1715692874> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:241:4:241:10:@W:CL169:@XP_MSG">corefifo_fwft.v(241)</a><!@TM:1715692874> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:222:3:222:9:@W:CL169:@XP_MSG">corefifo_fwft.v(222)</a><!@TM:1715692874> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v:5:7:5:44:@N:CG364:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v(5)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:4:7:4:46:@N:CG364:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(4)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13_COREFIFO_C13_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000110
	WDEPTH=32'b00000000000000000000000000000110
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:46:26:46:38:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46)</a><!@TM:1715692874> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:47:26:47:38:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47)</a><!@TM:1715692874> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:48:26:48:37:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48)</a><!@TM:1715692874> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:49:26:49:37:@W:CL318:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49)</a><!@TM:1715692874> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:221:36:221:47:@W:CG360:@XP_MSG">COREFIFO.v(221)</a><!@TM:1715692874> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:227:36:227:40:@W:CG360:@XP_MSG">COREFIFO.v(227)</a><!@TM:1715692874> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:244:36:244:43:@W:CG360:@XP_MSG">COREFIFO.v(244)</a><!@TM:1715692874> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:245:36:245:43:@W:CG360:@XP_MSG">COREFIFO.v(245)</a><!@TM:1715692874> | Removing wire sresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:247:36:247:46:@W:CG184:@XP_MSG">COREFIFO.v(247)</a><!@TM:1715692874> | Removing wire DVLD_scntr, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:248:36:248:45:@W:CG184:@XP_MSG">COREFIFO.v(248)</a><!@TM:1715692874> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:251:36:251:43:@W:CG360:@XP_MSG">COREFIFO.v(251)</a><!@TM:1715692874> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:260:36:260:45:@W:CG133:@XP_MSG">COREFIFO.v(260)</a><!@TM:1715692874> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:274:36:274:42:@W:CG133:@XP_MSG">COREFIFO.v(274)</a><!@TM:1715692874> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:293:8:293:18:@W:CG360:@XP_MSG">COREFIFO.v(293)</a><!@TM:1715692874> | Removing wire reset_rclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:294:8:294:18:@W:CG360:@XP_MSG">COREFIFO.v(294)</a><!@TM:1715692874> | Removing wire reset_wclk, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:295:8:295:20:@W:CG360:@XP_MSG">COREFIFO.v(295)</a><!@TM:1715692874> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:296:8:296:20:@W:CG360:@XP_MSG">COREFIFO.v(296)</a><!@TM:1715692874> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1185:3:1185:9:@W:CL169:@XP_MSG">COREFIFO.v(1185)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1175:3:1175:9:@W:CL169:@XP_MSG">COREFIFO.v(1175)</a><!@TM:1715692874> | Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1110:3:1110:9:@W:CL169:@XP_MSG">COREFIFO.v(1110)</a><!@TM:1715692874> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1098:3:1098:9:@W:CL169:@XP_MSG">COREFIFO.v(1098)</a><!@TM:1715692874> | Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1088:3:1088:9:@W:CL169:@XP_MSG">COREFIFO.v(1088)</a><!@TM:1715692874> | Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:1078:3:1078:9:@W:CL169:@XP_MSG">COREFIFO.v(1078)</a><!@TM:1715692874> | Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:513:3:513:9:@W:CL169:@XP_MSG">COREFIFO.v(513)</a><!@TM:1715692874> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:500:3:500:9:@W:CL169:@XP_MSG">COREFIFO.v(500)</a><!@TM:1715692874> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13.v:49:7:49:19:@N:CG364:@XP_MSG">COREFIFO_C13.v(49)</a><!@TM:1715692874> | Synthesizing module COREFIFO_C13 in library work.
Running optimization stage 1 on COREFIFO_C13 .......
Finished optimization stage 1 on COREFIFO_C13 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1715692874> | Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:4119:7:4119:13:@N:CG364:@XP_MSG">polarfire_syn_comps.v(4119)</a><!@TM:1715692874> | Synthesizing module TX_PLL in library work.
Running optimization stage 1 on TX_PLL .......
Finished optimization stage 1 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1_0\PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v:5:7:5:44:@N:CG364:@XP_MSG">PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v(5)</a><!@TM:1715692874> | Synthesizing module PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL in library work.
Running optimization stage 1 on PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL .......
Finished optimization stage 1 on PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_TX_PLL_C1\PF_TX_PLL_C1.v:50:7:50:19:@N:CG364:@XP_MSG">PF_TX_PLL_C1.v(50)</a><!@TM:1715692874> | Synthesizing module PF_TX_PLL_C1 in library work.
Running optimization stage 1 on PF_TX_PLL_C1 .......
Finished optimization stage 1 on PF_TX_PLL_C1 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:121:7:121:11:@N:CG364:@XP_MSG">acg5.v(121)</a><!@TM:1715692874> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:484:7:484:14:@N:CG364:@XP_MSG">acg5.v(484)</a><!@TM:1715692874> | Synthesizing module RCLKINT in library work.
Running optimization stage 1 on RCLKINT .......
Finished optimization stage 1 on RCLKINT (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v:311:12:311:17:@W:CG168:@XP_MSG">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311)</a><!@TM:1715692874> | Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v:311:12:311:17:@W:CG168:@XP_MSG">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311)</a><!@TM:1715692874> | Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:5294:7:5294:17:@N:CG364:@XP_MSG">polarfire_syn_comps.v(5294)</a><!@TM:1715692874> | Synthesizing module XCVR_8B10B in library work.
Running optimization stage 1 on XCVR_8B10B .......
Finished optimization stage 1 on XCVR_8B10B (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v:5:7:5:36:@N:CG364:@XP_MSG">PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(5)</a><!@TM:1715692874> | Synthesizing module PF_XCVR_ERM_C8_I_XCVR_PF_XCVR in library work.
Running optimization stage 1 on PF_XCVR_ERM_C8_I_XCVR_PF_XCVR .......
Finished optimization stage 1 on PF_XCVR_ERM_C8_I_XCVR_PF_XCVR (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:6303:7:6303:23:@N:CG364:@XP_MSG">polarfire_syn_comps.v(6303)</a><!@TM:1715692874> | Synthesizing module XCVR_APB_LINK_V2 in library work.
Running optimization stage 1 on XCVR_APB_LINK_V2 .......
Finished optimization stage 1 on XCVR_APB_LINK_V2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\SgCore\PF_XCVR_APBLINK_V\1.1.104\hdl\PF_XCVR_APBLINK_V.v:21:7:21:24:@N:CG364:@XP_MSG">PF_XCVR_APBLINK_V.v(21)</a><!@TM:1715692874> | Synthesizing module PF_XCVR_APBLINK_V in library work.
Running optimization stage 1 on PF_XCVR_APBLINK_V .......
Finished optimization stage 1 on PF_XCVR_APBLINK_V (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:62:7:62:19:@N:CG364:@XP_MSG">CORELANEMSTR.v(62)</a><!@TM:1715692874> | Synthesizing module CORELANEMSTR in library work.

	MODE=32'b00000000000000000000000000000010
	SIMULATION_MODE=32'b00000000000000000000000000000001
   Generated name = CORELANEMSTR_2s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v:38:7:38:24:@N:CG364:@XP_MSG">CORELANEMSTRmode2.v(38)</a><!@TM:1715692874> | Synthesizing module CORELANEMSTRmode2 in library work.
Running optimization stage 1 on CORELANEMSTRmode2 .......
Finished optimization stage 1 on CORELANEMSTRmode2 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
Running optimization stage 1 on CORELANEMSTR_2s_1s .......
Finished optimization stage 1 on CORELANEMSTR_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v:33:7:33:17:@N:CG364:@XP_MSG">CORELCKMGT.v(33)</a><!@TM:1715692874> | Synthesizing module CORELCKMGT in library work.

	DEBOUNCEUS=32'b00000000000000000000000000001010
	IQUIETUS=32'b00000000000000000000000000001010
	ILOCKDLYUS=32'b00000000000000000000000000000000
	SDWIN=32'b00000000000000000000000000000000
	SDTHR=32'b00000000000000000000000000000000
	DEBOUNCETAP=32'b00000000000000000000000000000000
	IQWAIT=32'b00000000000000000000000000000001
	IQTAP=32'b00000000000000000000000000000000
	ILWAIT=32'b00000000000000000000000000000000
	ILTAP=32'b00000000000000000000000000000000
	WINTAP=32'b00000000000000000000000000000000
	WINMAX=32'b00000000000000000000000011111111
	SIGMIN=32'b00000000000000000000000001000000
	SZ_INTG=32'b00000000000000000000000000000111
	REQL2R=4'b0000
	QPKDET=4'b0001
	WINRST=4'b0010
	WINCNT=4'b0011
	IPLCK1=4'b0100
	IPLCK2=4'b0101
	REQNRM=4'b0110
	CDRNRM=4'b0111
   Generated name = CORELCKMGT_Z7_layer2
Running optimization stage 1 on CORELCKMGT_Z7_layer2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v:211:0:211:6:@W:CL169:@XP_MSG">CORELCKMGT.v(211)</a><!@TM:1715692874> | Pruning unused register neverlocked. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CORELCKMGT_Z7_layer2 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\polarfire_syn_comps.v:12801:7:12801:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(12801)</a><!@TM:1715692874> | Synthesizing module CORELNKTMR_V in library work.
Running optimization stage 1 on CORELNKTMR_V .......
Finished optimization stage 1 on CORELNKTMR_V (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
<font color=#A52A2A>@W:<a href="@W:CG813:@XP_HELP">CG813</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v:79:46:79:60:@W:CG813:@XP_MSG">CORERFD.v(79)</a><!@TM:1715692874> | Rounding real from 4398.826979 to 4399 (simulation mismatch possible)</font>
<font color=#A52A2A>@W:<a href="@W:CG813:@XP_HELP">CG813</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v:80:47:80:61:@W:CG813:@XP_MSG">CORERFD.v(80)</a><!@TM:1715692874> | Rounding real from 4154.447703 to 4154 (simulation mismatch possible)</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsync.v:8:7:8:18:@N:CG364:@XP_MSG">CORERFDsync.v(8)</a><!@TM:1715692874> | Synthesizing module CORERFDsync in library work.

	SIGNAL_WIDTH=32'b00000000000000000000000000000001
	INIT_VAL=1'b0
   Generated name = CORERFDsync_1s_0
Running optimization stage 1 on CORERFDsync_1s_0 .......
Finished optimization stage 1 on CORERFDsync_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDplsgen.v:26:7:26:20:@N:CG364:@XP_MSG">CORERFDplsgen.v(26)</a><!@TM:1715692874> | Synthesizing module CORERFDplsgen in library work.

	NBITS=32'b00000000000000000000000000000010
   Generated name = CORERFDplsgen_2s
Running optimization stage 1 on CORERFDplsgen_2s .......
Finished optimization stage 1 on CORERFDplsgen_2s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDgrycnt.v:27:7:27:20:@N:CG364:@XP_MSG">CORERFDgrycnt.v(27)</a><!@TM:1715692874> | Synthesizing module CORERFDgrycnt in library work.

	NBITS=32'b00000000000000000000000000000010
   Generated name = CORERFDgrycnt_2s
Running optimization stage 1 on CORERFDgrycnt_2s .......
Finished optimization stage 1 on CORERFDgrycnt_2s (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsyncen.v:20:7:20:20:@N:CG364:@XP_MSG">CORERFDsyncen.v(20)</a><!@TM:1715692874> | Synthesizing module CORERFDsyncen in library work.

	SIGNAL_WIDTH=32'b00000000000000000000000000000010
	INIT_VAL=2'b00
   Generated name = CORERFDsyncen_2s_0
Running optimization stage 1 on CORERFDsyncen_2s_0 .......
Finished optimization stage 1 on CORERFDsyncen_2s_0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDbincnt.v:26:7:26:20:@N:CG364:@XP_MSG">CORERFDbincnt.v(26)</a><!@TM:1715692874> | Synthesizing module CORERFDbincnt in library work.

	NBITS=32'b00000000000000000000000000001010
   Generated name = CORERFDbincnt_10s
Running optimization stage 1 on CORERFDbincnt_10s .......
Finished optimization stage 1 on CORERFDbincnt_10s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsmplcnt.v:26:7:26:21:@N:CG364:@XP_MSG">CORERFDsmplcnt.v(26)</a><!@TM:1715692874> | Synthesizing module CORERFDsmplcnt in library work.

	CTR_SIZE=32'b00000000000000000000000000001010
   Generated name = CORERFDsmplcnt_10s
Running optimization stage 1 on CORERFDsmplcnt_10s .......
Finished optimization stage 1 on CORERFDsmplcnt_10s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDshcnt.v:26:7:26:19:@N:CG364:@XP_MSG">CORERFDshcnt.v(26)</a><!@TM:1715692874> | Synthesizing module CORERFDshcnt in library work.

	CTR_SIZE=32'b00000000000000000000000000000110
	ROT_SIZE=32'b00000000000000000000000000000010
   Generated name = CORERFDshcnt_6s_2s
Running optimization stage 1 on CORERFDshcnt_6s_2s .......
Finished optimization stage 1 on CORERFDshcnt_6s_2s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDfrqerrarb.v:26:7:26:23:@N:CG364:@XP_MSG">CORERFDfrqerrarb.v(26)</a><!@TM:1715692874> | Synthesizing module CORERFDfrqerrarb in library work.

	ROT_SH_CTR_SIZE=32'b00000000000000000000000000000110
   Generated name = CORERFDfrqerrarb_6s
Running optimization stage 1 on CORERFDfrqerrarb_6s .......
Finished optimization stage 1 on CORERFDfrqerrarb_6s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFDsicr.v:23:7:23:18:@N:CG364:@XP_MSG">CORERFDsicr.v(23)</a><!@TM:1715692874> | Synthesizing module CORERFDsicr in library work.

	ROT_SH_CTR_SIZE=32'b00000000000000000000000000000110
	SAMPLE_CTR_SIZE=32'b00000000000000000000000000001010
	PH_ROT_SIZE=32'b00000000000000000000000000000010
   Generated name = CORERFDsicr_6s_10s_2s
Running optimization stage 1 on CORERFDsicr_6s_10s_2s .......
Finished optimization stage 1 on CORERFDsicr_6s_10s_2s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v:30:7:30:14:@N:CG364:@XP_MSG">CORERFD.v(30)</a><!@TM:1715692874> | Synthesizing module CORERFD in library work.

	PPM=32'b00000000000000000000111110100000
	SAMPLE_CTR_SIZE=32'b00000000000000000000000000001010
	ROT_SH_CTR_SIZE=32'b00000000000000000000000000000110
	SAMPLECNT=32'b00000000000000000000001111111111
	ROTSH=32'b00000000000000000000000000010010
	PPMHIGH=32'b00000000000000000001000100101111
	PPMLOW=32'b00000000000000000001000000111010
	HIST=32'b00000000000000000000000000000010
	UNLOCK_HIST=32'b00000000000000000000000000000010
	LOCK_HIST=32'b00000000000000000000000000000000
   Generated name = CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2
Running optimization stage 1 on CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2 .......
Finished optimization stage 1 on CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:17:7:17:11:@N:CG364:@XP_MSG">acg5.v(17)</a><!@TM:1715692874> | Synthesizing module DFN1 in library work.
Running optimization stage 1 on DFN1 .......
Finished optimization stage 1 on DFN1 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:1647:7:1647:16:@N:CG364:@XP_MSG">acg5.v(1647)</a><!@TM:1715692874> | Synthesizing module SLE_DEBUG in library work.
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v:1647:7:1647:16:@W:CG146:@XP_MSG">acg5.v(1647)</a><!@TM:1715692874> | Creating black box for empty module SLE_DEBUG</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\PF_XCVR_ERM_C8\PF_XCVR_ERM_C8.v:70:7:70:21:@N:CG364:@XP_MSG">PF_XCVR_ERM_C8.v(70)</a><!@TM:1715692874> | Synthesizing module PF_XCVR_ERM_C8 in library work.
Running optimization stage 1 on PF_XCVR_ERM_C8 .......
Finished optimization stage 1 on PF_XCVR_ERM_C8 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v:9:7:9:26:@N:CG364:@XP_MSG">Transciever_OneLane.v(9)</a><!@TM:1715692874> | Synthesizing module Transciever_OneLane in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v:254:0:254:20:@N:CG794:@XP_MSG">Transciever_OneLane.v(254)</a><!@TM:1715692874> | Using module AlignmentLane_Fifo from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v:420:0:420:15:@N:CG794:@XP_MSG">Transciever_OneLane.v(420)</a><!@TM:1715692874> | Using module RxLaneControl from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v:442:13:442:27:@N:CG794:@XP_MSG">Transciever_OneLane.v(442)</a><!@TM:1715692874> | Using module Synchronizer from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v:522:23:522:47:@N:CG794:@XP_MSG">Transciever_OneLane.v(522)</a><!@TM:1715692874> | Using module Transceiver_LaneStatus from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Transciever_OneLane\Transciever_OneLane.v:545:0:545:15:@N:CG794:@XP_MSG">Transciever_OneLane.v(545)</a><!@TM:1715692874> | Using module TxLaneControl from library work
Running optimization stage 1 on Transciever_OneLane .......
Finished optimization stage 1 on Transciever_OneLane (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Transciever_OneLane .......
Finished optimization stage 2 on Transciever_OneLane (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on PF_XCVR_ERM_C8 .......
Finished optimization stage 2 on PF_XCVR_ERM_C8 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on DFN1 .......
Finished optimization stage 2 on DFN1 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2 .......
Finished optimization stage 2 on CORERFD_4000s_10s_6s_1023s_18s_4399s_4154s_2s_2s_0s_8_layer2 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 2 on CORERFDsicr_6s_10s_2s .......
Finished optimization stage 2 on CORERFDsicr_6s_10s_2s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 2 on CORERFDfrqerrarb_6s .......
Finished optimization stage 2 on CORERFDfrqerrarb_6s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 2 on CORERFDshcnt_6s_2s .......
Finished optimization stage 2 on CORERFDshcnt_6s_2s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORERFDsmplcnt_10s .......
Finished optimization stage 2 on CORERFDsmplcnt_10s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORERFDbincnt_10s .......
Finished optimization stage 2 on CORERFDbincnt_10s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORERFDsyncen_2s_0 .......
Finished optimization stage 2 on CORERFDsyncen_2s_0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORERFDgrycnt_2s .......
Finished optimization stage 2 on CORERFDgrycnt_2s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORERFDplsgen_2s .......
Finished optimization stage 2 on CORERFDplsgen_2s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORERFDsync_1s_0 .......
Finished optimization stage 2 on CORERFDsync_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORELNKTMR_V .......
Finished optimization stage 2 on CORELNKTMR_V (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORELCKMGT_Z7_layer2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v:211:0:211:6:@N:CL201:@XP_MSG">CORELCKMGT.v(211)</a><!@TM:1715692874> | Trying to extract state machine for register fsm_st.
Extracted state machine for register fsm_st
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v:83:24:83:31:@W:CL246:@XP_MSG">CORELCKMGT.v(83)</a><!@TM:1715692874> | Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CORELCKMGT_Z7_layer2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORELANEMSTRmode2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v:132:0:132:6:@N:CL201:@XP_MSG">CORELANEMSTRmode2.v(132)</a><!@TM:1715692874> | Trying to extract state machine for register rmfsm.
Extracted state machine for register rmfsm
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v:56:19:56:22:@W:CL247:@XP_MSG">CORELANEMSTRmode2.v(56)</a><!@TM:1715692874> | Input port bit 1 of RQR[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v:41:19:41:26:@N:CL159:@XP_MSG">CORELANEMSTRmode2.v(41)</a><!@TM:1715692874> | Input LTPULSE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v:68:19:68:28:@N:CL159:@XP_MSG">CORELANEMSTRmode2.v(68)</a><!@TM:1715692874> | Input CALIB_REQ is unused.
Finished optimization stage 2 on CORELANEMSTRmode2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CORELANEMSTR_2s_1s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:94:24:94:41:@N:CL159:@XP_MSG">CORELANEMSTR.v(94)</a><!@TM:1715692874> | Input USR_DATACLK_RECAL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v:95:24:95:37:@N:CL159:@XP_MSG">CORELANEMSTR.v(95)</a><!@TM:1715692874> | Input USR_DFE_RECAL is unused.
Finished optimization stage 2 on CORELANEMSTR_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on PF_XCVR_APBLINK_V .......
Finished optimization stage 2 on PF_XCVR_APBLINK_V (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on XCVR_APB_LINK_V2 .......
Finished optimization stage 2 on XCVR_APB_LINK_V2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on PF_XCVR_ERM_C8_I_XCVR_PF_XCVR .......
Finished optimization stage 2 on PF_XCVR_ERM_C8_I_XCVR_PF_XCVR (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on XCVR_8B10B .......
Finished optimization stage 2 on XCVR_8B10B (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on RCLKINT .......
Finished optimization stage 2 on RCLKINT (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on PF_TX_PLL_C1 .......
Finished optimization stage 2 on PF_TX_PLL_C1 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL .......
Finished optimization stage 2 on PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on TX_PLL .......
Finished optimization stage 2 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on COREFIFO_C13 .......
Finished optimization stage 2 on COREFIFO_C13 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50)</a><!@TM:1715692874> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1715692874> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2 (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 145MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2 .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C13_COREFIFO_C13_0_COREFIFO_Z4_layer2 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C12 .......
Finished optimization stage 2 on COREFIFO_C12 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:43:25:43:32:@N:CL159:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v:50:25:50:30:@N:CL159:@XP_MSG">COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50)</a><!@TM:1715692874> | Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 150MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:81:26:81:32:@N:CL159:@XP_MSG">corefifo_fwft.v(81)</a><!@TM:1715692874> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:83:26:83:29:@N:CL159:@XP_MSG">corefifo_fwft.v(83)</a><!@TM:1715692874> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:96:14:96:26:@N:CL159:@XP_MSG">corefifo_fwft.v(96)</a><!@TM:1715692874> | Input aresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:98:14:98:26:@N:CL159:@XP_MSG">corefifo_fwft.v(98)</a><!@TM:1715692874> | Input sresetn_wclk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:86:26:86:31:@N:CL159:@XP_MSG">corefifo_fwft.v(86)</a><!@TM:1715692874> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v:92:26:92:29:@N:CL159:@XP_MSG">corefifo_fwft.v(92)</a><!@TM:1715692874> | Input din is unused.
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 152MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2 .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 153MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv_6 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 153MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 .......
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync_2s_6 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 153MB)
Running optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:174:36:174:43:@N:CL159:@XP_MSG">COREFIFO.v(174)</a><!@TM:1715692874> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v:181:36:181:41:@N:CL159:@XP_MSG">COREFIFO.v(181)</a><!@TM:1715692874> | Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C12_COREFIFO_C12_0_COREFIFO_Z1_layer2 (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 153MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer2.rt.csv:@XP_FILE">layer2.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 146MB peak: 153MB)


Process completed successfully.
# Tue May 14 15:20:39 2024

###########################################################]
###########################################################[
@N: : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:6:7:6:25:@N::@XP_MSG">AlignmentLane_Fifo.vhd(6)</a><!@TM:1715692874> | Top entity is set to AlignmentLane_Fifo.
Options changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715692874> | Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1715692874> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: : <!@TM:1715692874> | Setting default value for generic g_numberofdataoutputbytes to 8; 
@N: : <!@TM:1715692874> | Setting default value for generic g_numberofilassequences to 3; 
@N: : <!@TM:1715692874> | Setting default value for generic g_delay to 0; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:6:7:6:20:@N:CD630:@XP_MSG">TxLaneControl.vhd(6)</a><!@TM:1715692874> | Synthesizing work.txlanecontrol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:64:17:64:19:@N:CD231:@XP_MSG">TxLaneControl.vhd(64)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:140:4:140:11:@W:CG296:@XP_MSG">TxLaneControl.vhd(140)</a><!@TM:1715692874> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:160:23:160:43:@W:CG290:@XP_MSG">TxLaneControl.vhd(160)</a><!@TM:1715692874> | Referenced variable counter_ilassequence is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:215:0:215:7:@W:CG296:@XP_MSG">TxLaneControl.vhd(215)</a><!@TM:1715692874> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:262:19:262:43:@W:CG290:@XP_MSG">TxLaneControl.vhd(262)</a><!@TM:1715692874> | Referenced variable databytesinlastilasframe is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:47:11:47:31:@W:CD638:@XP_MSG">TxLaneControl.vhd(47)</a><!@TM:1715692874> | Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.txlanecontrol.rtl
Running optimization stage 1 on work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_7_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_6_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_5_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_4_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:331:8:331:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(331)</a><!@TM:1715692874> | Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:126:8:126:10:@W:CL169:@XP_MSG">TxLaneControl.vhd(126)</a><!@TM:1715692874> | Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd:6:7:6:29:@N:CD630:@XP_MSG">Transceiver_LaneStatus.vhd(6)</a><!@TM:1715692874> | Synthesizing work.transceiver_lanestatus.rtl.
Post processing for work.transceiver_lanestatus.rtl
Running optimization stage 1 on Transceiver_LaneStatus .......
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd:58:8:58:10:@W:CL111:@XP_MSG">Transceiver_LaneStatus.vhd(58)</a><!@TM:1715692874> | All reachable assignments to StatusVector(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd:58:8:58:10:@W:CL111:@XP_MSG">Transceiver_LaneStatus.vhd(58)</a><!@TM:1715692874> | All reachable assignments to StatusVector(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd:58:8:58:10:@W:CL111:@XP_MSG">Transceiver_LaneStatus.vhd(58)</a><!@TM:1715692874> | All reachable assignments to StatusVector(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd:58:8:58:10:@W:CL111:@XP_MSG">Transceiver_LaneStatus.vhd(58)</a><!@TM:1715692874> | All reachable assignments to StatusVector(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd:58:8:58:10:@W:CL111:@XP_MSG">Transceiver_LaneStatus.vhd(58)</a><!@TM:1715692874> | All reachable assignments to StatusVector(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Finished optimization stage 1 on Transceiver_LaneStatus (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: : <!@TM:1715692874> | Setting default value for generic g_numberofdataoutputbytes to 8; 
@N: : <!@TM:1715692874> | Setting default value for generic g_numberofilassequences to 3; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:6:7:6:20:@N:CD630:@XP_MSG">RxLaneControl.vhd(6)</a><!@TM:1715692874> | Synthesizing work.rxlanecontrol.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:84:17:84:19:@N:CD231:@XP_MSG">RxLaneControl.vhd(84)</a><!@TM:1715692874> | Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:197:106:197:124:@W:CD434:@XP_MSG">RxLaneControl.vhd(197)</a><!@TM:1715692874> | Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:197:4:197:11:@W:CG296:@XP_MSG">RxLaneControl.vhd(197)</a><!@TM:1715692874> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:219:20:219:38:@W:CG290:@XP_MSG">RxLaneControl.vhd(219)</a><!@TM:1715692874> | Referenced variable orcomparatordata_r is not in sensitivity list.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:304:12:304:26:@N:CD604:@XP_MSG">RxLaneControl.vhd(304)</a><!@TM:1715692874> | OTHERS clause is not synthesized.
Post processing for work.rxlanecontrol.rtl
Running optimization stage 1 on work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:34:4:34:20:@W:CL240:@XP_MSG">RxLaneControl.vhd(34)</a><!@TM:1715692874> | Signal Status_FSM_State is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:32:4:32:21:@W:CL240:@XP_MSG">RxLaneControl.vhd(32)</a><!@TM:1715692874> | Signal Status_CTRL_Fault is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:322:8:322:10:@W:CL169:@XP_MSG">RxLaneControl.vhd(322)</a><!@TM:1715692874> | Pruning unused register ComparatorData_Last_R_2(0 to 7). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:322:8:322:10:@W:CL169:@XP_MSG">RxLaneControl.vhd(322)</a><!@TM:1715692874> | Pruning unused register ComparatorData_Last_K_2(0 to 7). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:322:8:322:10:@W:CL271:@XP_MSG">RxLaneControl.vhd(322)</a><!@TM:1715692874> | Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:322:8:322:10:@W:CL271:@XP_MSG">RxLaneControl.vhd(322)</a><!@TM:1715692874> | Pruning unused bits 4 to 7 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:322:8:322:10:@A:CL282:@XP_MSG">RxLaneControl.vhd(322)</a><!@TM:1715692874> | Feedback mux created for signal ComparatorData_Last_A[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N: : <!@TM:1715692874> | Setting default value for generic g_numofbytes to 8; 
@N: : <!@TM:1715692874> | Setting default value for generic g_byte_width to 8; 
@N: : <!@TM:1715692874> | Setting default value for generic g_depth to 256; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:6:7:6:25:@N:CD630:@XP_MSG">AlignmentLane_Fifo.vhd(6)</a><!@TM:1715692874> | Synthesizing work.alignmentlane_fifo.rtl.
Post processing for work.alignmentlane_fifo.rtl
Running optimization stage 1 on work_alignmentlane_fifo_rtl_8_8_256_3_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_6_5(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_5_5(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_4_5(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_3_5(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL265:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:317:6:317:8:@W:CL117:@XP_MSG">AlignmentLane_Fifo.vhd(317)</a><!@TM:1715692874> | Latch generated from process for signal RD_Enable_Vector_Encoded(2 downto 0); possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on work_alignmentlane_fifo_rtl_8_8_256_3_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH (CPU Time 0h:00m:01s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on work_alignmentlane_fifo_rtl_8_8_256_3_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:214:4:214:6:@W:CL190:@XP_MSG">AlignmentLane_Fifo.vhd(214)</a><!@TM:1715692874> | Optimizing register bit write_shift.WR_ADD_INDEX_1_7(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:214:4:214:6:@W:CL260:@XP_MSG">AlignmentLane_Fifo.vhd(214)</a><!@TM:1715692874> | Pruning register bit 4 of WR_ADD_INDEX_1_7(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd:244:4:244:6:@W:CL260:@XP_MSG">AlignmentLane_Fifo.vhd(244)</a><!@TM:1715692874> | Pruning register bit 8 of write_index_control.WR_INDEX_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on work_alignmentlane_fifo_rtl_8_8_256_3_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH (CPU Time 0h:00m:31s, Memory Used current: 320MB peak: 428MB)
Running optimization stage 2 on work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:170:8:170:10:@N:CL201:@XP_MSG">RxLaneControl.vhd(170)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd:33:4:33:20:@N:CL159:@XP_MSG">RxLaneControl.vhd(33)</a><!@TM:1715692874> | Input Status_Fault_CLR is unused.
Finished optimization stage 2 on work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences (CPU Time 0h:00m:00s, Memory Used current: 320MB peak: 428MB)
Running optimization stage 2 on Transceiver_LaneStatus .......
Finished optimization stage 2 on Transceiver_LaneStatus (CPU Time 0h:00m:00s, Memory Used current: 320MB peak: 428MB)
Running optimization stage 2 on work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd:113:8:113:10:@N:CL201:@XP_MSG">TxLaneControl.vhd(113)</a><!@TM:1715692874> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay (CPU Time 0h:00m:00s, Memory Used current: 321MB peak: 428MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer3.rt.csv:@XP_FILE">layer3.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 321MB peak: 428MB)


Process completed successfully.
# Tue May 14 15:21:13 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1715692874> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer0.srs changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer1.srs changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer2.srs changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\layer3.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.linkerlog:@XP_FILE">Top_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 14 15:21:14 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.rt.csv:@XP_FILE">Top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:14s; Memory used current: 30MB peak: 32MB)

Process took 0h:01m:14s realtime, 0h:01m:14s cputime

Process completed successfully.
# Tue May 14 15:21:14 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715692799>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @</a>

@N: : <!@TM:1715692876> | Running in 64-bit mode 
File C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 14 15:21:16 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715692799>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715692799>
# Tue May 14 15:21:16 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=mapperReport6></a>Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_scck.rpt:@XP_FILE">Top_scck.rpt</a>
See clock summary report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_scck.rpt"
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:14:0:14:1:@W:BN544:@XP_MSG">synthesis.fdc(14)</a><!@TM:1715692886> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:15:0:15:1:@W:BN544:@XP_MSG">synthesis.fdc(15)</a><!@TM:1715692886> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:16:0:16:1:@W:BN544:@XP_MSG">synthesis.fdc(16)</a><!@TM:1715692886> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:17:0:17:1:@W:BN544:@XP_MSG">synthesis.fdc(17)</a><!@TM:1715692886> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
<font color=#A52A2A>@W:<a href="@W:BN544:@XP_HELP">BN544</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\designer\top\synthesis.fdc:18:0:18:1:@W:BN544:@XP_MSG">synthesis.fdc(18)</a><!@TM:1715692886> | create_generated_clock with both -multiply_by and -divide_by not supported for this target technology</font>
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1715692886> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1715692886> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1715692886> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1715692886> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 192MB)

<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1715692886> | User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:47:8:47:16:@W:BN114:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47)</a><!@TM:1715692886> | Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:48:8:48:16:@W:BN114:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48)</a><!@TM:1715692886> | Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:15:8:15:16:@W:BN114:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(15)</a><!@TM:1715692886> | Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN393:@XP_HELP">BN393</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd:201:8:201:10:@W:BN393:@XP_MSG">clock_controller.vhd(201)</a><!@TM:1715692886> | Resolving multiple drivers on net GND, connecting output pin:Q[1] inst:REG_SwitchSelect_Ref[1:0] of PrimLib.dffe(prim) to GND</font>
<font color=#A52A2A>@W:<a href="@W:BN393:@XP_HELP">BN393</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd:201:8:201:10:@W:BN393:@XP_MSG">clock_controller.vhd(201)</a><!@TM:1715692886> | Resolving multiple drivers on net GND, connecting output pin:Q[0] inst:REG_SwitchSelect_Ref[1:0] of PrimLib.dffe(prim) to GND</font>
<font color=#A52A2A>@W:<a href="@W:BN393:@XP_HELP">BN393</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd:201:8:201:10:@W:BN393:@XP_MSG">clock_controller.vhd(201)</a><!@TM:1715692886> | Resolving multiple drivers on net GND, connecting output pin:Q[1] inst:REG_SwitchSelect_Logic[1:0] of PrimLib.dffe(prim) to GND</font>
<font color=#A52A2A>@W:<a href="@W:BN393:@XP_HELP">BN393</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd:201:8:201:10:@W:BN393:@XP_MSG">clock_controller.vhd(201)</a><!@TM:1715692886> | Resolving multiple drivers on net GND, connecting output pin:Q[0] inst:REG_SwitchSelect_Logic[1:0] of PrimLib.dffe(prim) to GND</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd:201:8:201:10:@N:BN362:@XP_MSG">clock_controller.vhd(201)</a><!@TM:1715692886> | Removing sequential instance REG_SwitchSelect_Ref[1:0] (in view: work.Clock_Controller(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd:201:8:201:10:@N:BN362:@XP_MSG">clock_controller.vhd(201)</a><!@TM:1715692886> | Removing sequential instance REG_SwitchSelect_Logic[1:0] (in view: work.Clock_Controller(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:503:8:503:10:@W:FX1172:@XP_MSG">uart_rx_protocol.vhd(503)</a><!@TM:1715692886> | User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:FX1172:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692886> | User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:FX1172:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692886> | User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:655:8:655:10:@W:FX1172:@XP_MSG">command_decoder.vhd(655)</a><!@TM:1715692886> | User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd:245:8:245:10:@W:FX1172:@XP_MSG">adi_spi.vhd(245)</a><!@TM:1715692886> | User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd:445:8:445:10:@W:FX1172:@XP_MSG">trigger_control.vhd(445)</a><!@TM:1715692886> | User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:609:8:609:10:@W:FX1172:@XP_MSG">fifos_reader.vhd(609)</a><!@TM:1715692886> | User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:537:8:537:10:@W:FX1172:@XP_MSG">fifos_reader.vhd(537)</a><!@TM:1715692886> | User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd:377:8:377:10:@W:FX1172:@XP_MSG">txlanecontrol.vhd(377)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:420:4:420:6:@W:FX1172:@XP_MSG">rxlanecontrol.vhd(420)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:157:4:157:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(157)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_171[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_170[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_169[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:283:4:283:6:@W:FX1172:@XP_MSG">alignmentlane_fifo.vhd(283)</a><!@TM:1715692886> | User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_168[7:0] is being ignored due to limitations in architecture. </font>

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_premap.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 293MB peak: 293MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 293MB peak: 293MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 294MB peak: 294MB)

NConnInternalConnection caching in on
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\sgcore\pf_io\2.0.104\core\vlog\pf_io.v:94:7:94:12:@N:MO111:@XP_MSG">pf_io.v(94)</a><!@TM:1715692886> | Tristate driver PADOP (in view: work.PF_IO_Z27_layer0_0(verilog)) on net PADOP (in view: work.PF_IO_Z27_layer0_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\sgcore\pf_io\2.0.104\core\vlog\pf_io.v:95:7:95:12:@N:MO111:@XP_MSG">pf_io.v(95)</a><!@TM:1715692886> | Tristate driver PADON (in view: work.PF_IO_Z27_layer0_0(verilog)) on net PADON (in view: work.PF_IO_Z27_layer0_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\sgcore\pf_io\2.0.104\core\vlog\pf_io.v:96:7:96:11:@N:MO111:@XP_MSG">pf_io.v(96)</a><!@TM:1715692886> | Tristate driver PADO (in view: work.PF_IO_Z27_layer0_0(verilog)) on net PADO (in view: work.PF_IO_Z27_layer0_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_c11_corefifo_c11_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c11_corefifo_c11_0_ram_wrapper.v(47)</a><!@TM:1715692886> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_c11_corefifo_c11_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c11_corefifo_c11_0_ram_wrapper.v(49)</a><!@TM:1715692886> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_c11_corefifo_c11_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c11_corefifo_c11_0_ram_wrapper.v(46)</a><!@TM:1715692886> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_c11_corefifo_c11_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c11_corefifo_c11_0_ram_wrapper.v(48)</a><!@TM:1715692886> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c8_corefifo_c8_0_ram_wrapper.v(47)</a><!@TM:1715692886> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c8_corefifo_c8_0_ram_wrapper.v(49)</a><!@TM:1715692886> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c8_corefifo_c8_0_ram_wrapper.v(46)</a><!@TM:1715692886> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\usb_3_protocol\usb_3_protocol.v:266:23:266:47:@N:BN115:@XP_MSG">usb_3_protocol.v(266)</a><!@TM:1715692886> | Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_lsram_top.v:65:12:65:53:@N:BN362:@XP_MSG">corefifo_c8_corefifo_c8_0_lsram_top.v(65)</a><!@TM:1715692886> | Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_lsram_top.v:515:12:515:53:@N:BN362:@XP_MSG">corefifo_c8_corefifo_c8_0_lsram_top.v(515)</a><!@TM:1715692886> | Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_lsram_top.v:90:12:90:53:@N:BN362:@XP_MSG">corefifo_c8_corefifo_c8_0_lsram_top.v(90)</a><!@TM:1715692886> | Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C18 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_c8_corefifo_c8_0_lsram_top.v:40:12:40:53:@N:BN362:@XP_MSG">corefifo_c8_corefifo_c8_0_lsram_top.v(40)</a><!@TM:1715692886> | Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C19 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1715692886> | Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v:534:9:534:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(534)</a><!@TM:1715692886> | Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:234:0:234:5:@N:BN115:@XP_MSG">uart_protocol.v(234)</a><!@TM:1715692886> | Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692886> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692886> | Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:206:0:206:6:@N:BN362:@XP_MSG">rx_async.v(206)</a><!@TM:1715692886> | Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:447:0:447:6:@N:BN362:@XP_MSG">rx_async.v(447)</a><!@TM:1715692886> | Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1715692886> | Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1715692886> | Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:231:0:231:6:@N:BN362:@XP_MSG">rx_async.v(231)</a><!@TM:1715692886> | Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1715692886> | Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1715692886> | Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:421:0:421:6:@N:BN362:@XP_MSG">rx_async.v(421)</a><!@TM:1715692886> | Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692886> | Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\uart_protocol\uart_protocol.v:234:0:234:5:@N:BN115:@XP_MSG">uart_protocol.v(234)</a><!@TM:1715692886> | Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692886> | Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692886> | Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:206:0:206:6:@N:BN362:@XP_MSG">rx_async.v(206)</a><!@TM:1715692886> | Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:447:0:447:6:@N:BN362:@XP_MSG">rx_async.v(447)</a><!@TM:1715692886> | Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1715692886> | Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1715692886> | Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:231:0:231:6:@N:BN362:@XP_MSG">rx_async.v(231)</a><!@TM:1715692886> | Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1715692886> | Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1715692886> | Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:421:0:421:6:@N:BN362:@XP_MSG">rx_async.v(421)</a><!@TM:1715692886> | Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:784:12:784:18:@N:BN362:@XP_MSG">corefifo_async.v(784)</a><!@TM:1715692886> | Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v:546:7:546:13:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(546)</a><!@TM:1715692886> | Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v:534:9:534:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(534)</a><!@TM:1715692886> | Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:587:9:587:15:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(587)</a><!@TM:1715692886> | Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v:355:3:355:9:@N:BN362:@XP_MSG">corefifo_fwft.v(355)</a><!@TM:1715692886> | Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v:446:3:446:9:@N:BN362:@XP_MSG">corefifo_sync_scntr.v(446)</a><!@TM:1715692886> | Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:1010:4:1010:6:@N:BN362:@XP_MSG">communication_builder.vhd(1010)</a><!@TM:1715692886> | Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v:717:12:717:18:@N:BN362:@XP_MSG">corefifo_async.v(717)</a><!@TM:1715692886> | Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:212:12:212:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(212)</a><!@TM:1715692886> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_lsram_top.v:387:12:387:52:@N:BN362:@XP_MSG">corefifo_c5_corefifo_c5_0_lsram_top.v(387)</a><!@TM:1715692886> | Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_dpsram_c5\pf_dpsram_c5_0\pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v:382:12:382:55:@N:BN362:@XP_MSG">pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382)</a><!@TM:1715692886> | Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v:132:0:132:6:@W:BN132:@XP_MSG">corelanemstrmode2.v(132)</a><!@TM:1715692886> | Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelanemstr\2.1.100\rtl\vlog\core\corelanemstrmode2.v:132:0:132:6:@W:BN132:@XP_MSG">corelanemstrmode2.v(132)</a><!@TM:1715692886> | Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:396:18:396:37:@N:BN115:@XP_MSG">transceiver_main.v(396)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:405:18:405:39:@N:BN115:@XP_MSG">transceiver_main.v(405)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:414:18:414:39:@N:BN115:@XP_MSG">transceiver_main.v(414)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:423:18:423:39:@N:BN115:@XP_MSG">transceiver_main.v(423)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0_2 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:432:18:432:39:@N:BN115:@XP_MSG">transceiver_main.v(432)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0_3 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:441:18:441:39:@N:BN115:@XP_MSG">transceiver_main.v(441)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0_4 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:450:18:450:39:@N:BN115:@XP_MSG">transceiver_main.v(450)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_0_5 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transceiver_main\transceiver_main.v:459:18:459:37:@N:BN115:@XP_MSG">transceiver_main.v(459)</a><!@TM:1715692886> | Removing instance SampleTxDeCompose_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:MO129:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692886> | Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@W:MO129:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715692886> | Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.</font>

Finished optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 294MB peak: 294MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Transceiver_Main_0.Synchronizer_0_2_0.Chain_arst[1] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain_arst[1] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net FTDI_CLK on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net GPIO_0 on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715692886> | Promoting Net Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.CLK_OUT on CLKINT  I_1  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1715692886> | Applying syn_allowed_resources blockrams=952 on top level netlist Top  

Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 313MB peak: 319MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                                                                                  Requested     Requested     Clock                                                                    Clock                     Clock
Level     Clock                                                                                                                  Frequency     Period        Type                                                                     Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     8.000         declared                                                                 default_clkgroup          436  
                                                                                                                                                                                                                                                                     
0 -       Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     8.000         declared                                                                 default_clkgroup          436  
                                                                                                                                                                                                                                                                     
0 -       FTDI_CLK                                                                                                               125.0 MHz     8.000         declared                                                                 default_clkgroup          248  
                                                                                                                                                                                                                                                                     
0 -       Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     8.000         declared                                                                 default_clkgroup          94   
                                                                                                                                                                                                                                                                     
0 -       Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     8.000         declared                                                                 default_clkgroup          94   
                                                                                                                                                                                                                                                                     
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                                    160.0 MHz     6.250         declared                                                                 default_clkgroup          4    
1 .         Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                             40.0 MHz      25.000        generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup          66   
1 .         Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD/Y_DIV                                                             40.0 MHz      25.000        generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup          2    
                                                                                                                                                                                                                                                                     
0 -       System                                                                                                                 100.0 MHz     10.000        system                                                                   system_clkgroup           0    
                                                                                                                                                                                                                                                                     
0 -       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_3     10594
                                                                                                                                                                                                                                                                     
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_1     3717 
                                                                                                                                                                                                                                                                     
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                        100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_2     1058 
                                                                                                                                                                                                                                                                     
0 -       work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                               100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_7     3    
                                                                                                                                                                                                                                                                     
0 -       work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                               100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_6     3    
                                                                                                                                                                                                                                                                     
0 -       PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_4     2    
                                                                                                                                                                                                                                                                     
0 -       Top|N_7_inferred_clock                                                                                                 100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0_5     2    
=====================================================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                                                       Clock     Source                                                                                                                                   Clock Pin                                                                                                                          Non-clock Pin                                                                                                                              Non-clock Pin                                                                                                                                           
Clock                                                                                                                  Load      Pin                                                                                                                                      Seq Example                                                                                                                        Seq Example                                                                                                                                Comb Example                                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     436       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0.TX_CLK_R(XCVR_8B10B)           Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1:0].C       -                                                                                                                                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0_TX_rclkint.A(RCLKINT)                         
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     436       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0.TX_CLK_R(XCVR_8B10B)           Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1:0].C       -                                                                                                                                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0_TX_rclkint.A(RCLKINT)                         
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
FTDI_CLK                                                                                                               248       FTDI_CLK(port)                                                                                                                           Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer_Valid.C                                                     -                                                                                                                                          I_1.A(CLKINT)                                                                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     94        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0.RX_CLK_R(XCVR_8B10B)           Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.Synchronizer_0_2.Chain[1:0].C                          -                                                                                                                                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0_RX_rclkint.A(RCLKINT)                         
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     94        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0.RX_CLK_R(XCVR_8B10B)           Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.Synchronizer_0_2.Chain[1:0].C                          -                                                                                                                                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0_RX_rclkint.A(RCLKINT)                         
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                                    4         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)                                                                        Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD.A                                                                               -                                                                                                                                          Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)                                                                                             
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                               66        Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD.Y_DIV(ICB_CLKDIV)                                                                     Transceiver_Main_0.Synchronizer_0_2.Chain[1:0].C                                                                                   -                                                                                                                                          Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_1.A(CLKINT)                                                                                             
Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD/Y_DIV                                                               2         Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD.Y_DIV(ICB_CLKDIV)                                                                     Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0.REF_CLK_0                                                                         -                                                                                                                                          Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_1.A(CLKINT)                                                                                             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
System                                                                                                                 0         -                                                                                                                                        -                                                                                                                                  -                                                                                                                                          -                                                                                                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        10594     Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0.OUT0(PLL)                                                                               Transceiver_Main_0.CtrlBus_HandShake_1.inst_Synchronizer_Enable.Chain[1:0].C                                                       -                                                                                                                                          Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.clkint_0.I(BUFG)                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        3717      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                                                               Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6].C                                                      -                                                                                                                                          Controler_0.SPI_LMX_0_0.spi_master_0.un1_clk.I[0](inv)                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                        1058      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)                                                                               Communication_0.UART_Protocol_1.UART_RX_Protocol_0.First_Nibble_Complementary[3:0].C                                               -                                                                                                                                          Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                               3         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7].OUT(or)     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0].C     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[7:0].E     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un5_rd_enable_vector_encoded_for_counting[3:0].SEL(mux)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                               3         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7].OUT(or)     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0].C     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[7:0].E     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.un5_rd_enable_vector_encoded_for_counting[3:0].SEL(mux)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        2         Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0.OUT0(PLL)                                                                               Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0].C                                                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0.TX_BIT_CLK_0                     Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_TX_PLL_C1_0.PF_TX_PLL_C1_0.txpll_isnt_0.FAB_REF_CLK(TX_PLL)              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
Top|N_7_inferred_clock                                                                                                 2         INBUF_DIFF_0_0.Y(INBUF_DIFF)                                                                                                             Synchronizer_0.Chain[1:0].C                                                                                                        -                                                                                                                                          I_2.A(CLKINT)                                                                                                                                           
================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v:58:0:58:6:@W:MT530:@XP_MSG">corereset_pf.v(58)</a><!@TM:1715692886> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 3717 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715692886> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715692886> | Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 10594 sequential elements including Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715692886> | Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:MT530:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715692886> | Found inferred clock Top|N_7_inferred_clock which controls 2 sequential elements including Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:MT530:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715692886> | Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:MT530:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715692886> | Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1715692886> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1715692886> | Writing default property annotation file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 281MB peak: 319MB)

Encoding state machine state_reg[0:5] (in view: work.Reset_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.gpio_controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_0(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_1(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:3] (in view: work.Trigger_Main(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:200:8:200:10:@N:MO225:@XP_MSG">trigger_main.vhd(200)</a><!@TM:1715692886> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:5] (in view: work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:2] (in view: work.TxMainLinkController_2(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:5] (in view: work.RxMainLinkController_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine rmfsm[4:0] (in view: work.CORELANEMSTRmode2_Transciever_OneLane_inst_Transciever_OneLane_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fsm_st[5:0] (in view: work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   110 -> 010000
   111 -> 100000
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine rmfsm[4:0] (in view: work.CORELANEMSTRmode2_Transciever_OneLane_inst_Transciever_OneLane_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fsm_st[5:0] (in view: work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_0(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   110 -> 010000
   111 -> 100000
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.work_transceiver_controller_rtl_2_1_g_NumberOfLanes(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.AnalyzInCirc_Controler_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_0(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1715692886> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1715692886> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_0(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1715692886> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1715692886> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_1(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:5] (in view: work.Communication_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:2] (in view: work.Communication_CMD_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd:67:8:67:10:@N:MO225:@XP_MSG">communication_anw_mux.vhd(67)</a><!@TM:1715692886> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_1_1(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:7] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state_reg[0:3] (in view: work.Clock_Switch_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd:102:8:102:10:@N:MO225:@XP_MSG">clock_switch.vhd(102)</a><!@TM:1715692886> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_1(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:3] (in view: work.Clock_Switch_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd:102:8:102:10:@N:MO225:@XP_MSG">clock_switch.vhd(102)</a><!@TM:1715692886> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_0(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:5] (in view: work.Clock_Controller(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 300MB peak: 319MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1715692886> | Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 301MB peak: 319MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 210MB peak: 319MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Tue May 14 15:21:26 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715692799>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715692799>
# Tue May 14 15:21:26 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1715693119> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1715693119> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1715693119> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v:9:7:9:26:@N:MF104:@XP_MSG">transciever_onelane.v(9)</a><!@TM:1715693119> | Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v:9:7:9:26:@N:MF104:@XP_MSG">transciever_onelane.v(9)</a><!@TM:1715693119> | Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v:9:7:9:20:@N:MF104:@XP_MSG">communication.v(9)</a><!@TM:1715693119> | Found compile point of type hard on View view:work.Communication(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue May 14 15:21:27 2024
Mapping Transciever_OneLane_inst_Transciever_OneLane_1 as a separate process
Mapping Transciever_OneLane_inst_Transciever_OneLane_0 as a separate process
Mapping Top as a separate process
Mapping Communication as a separate process
MCP Status: 4 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v:9:7:9:20:@N:MF106:@XP_MSG">communication.v(9)</a><!@TM:1715693119> | Mapping Compile point view:work.Communication(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 179MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c1_corefifo_c1_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c1_corefifo_c1_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c1_corefifo_c1_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_c1_corefifo_c1_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c1_corefifo_c1_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c3_corefifo_c3_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c3_corefifo_c3_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c3_corefifo_c3_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_c3_corefifo_c3_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c3_corefifo_c3_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c0_corefifo_c0_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c0_corefifo_c0_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)

Encoding state machine Controler_0.Command_Decoder_0.state_reg[0:9] (in view: work.Top(verilog))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:245:8:245:10:@N:BN362:@XP_MSG">command_decoder.vhd(245)</a><!@TM:1715693119> | Removing sequential instance Controler_0.Command_Decoder_0.state_reg[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:245:8:245:10:@N:BN362:@XP_MSG">command_decoder.vhd(245)</a><!@TM:1715693119> | Removing sequential instance Controler_0.Command_Decoder_0.state_reg[1] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine Controler_0.Answer_Encoder_0.state_reg[0:4] (in view: work.Top(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@N:BN362:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing sequential instance Clock_Reset_0.Synchronizer_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1715693119> | Found counter in view:work.Communication(verilog) instance COREFIFO_C3_0.COREFIFO_C3_0.genblk16\.fifo_corefifo_sync_scntr.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c3\corefifo_c3_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1715693119> | Found counter in view:work.Communication(verilog) instance COREFIFO_C3_0.COREFIFO_C3_0.genblk16\.fifo_corefifo_sync_scntr.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1715693119> | Found counter in view:work.Communication(verilog) instance COREFIFO_C1_0.COREFIFO_C1_0.genblk16\.fifo_corefifo_sync_scntr.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c1\corefifo_c1_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1715693119> | Found counter in view:work.Communication(verilog) instance COREFIFO_C1_0.COREFIFO_C1_0.genblk16\.fifo_corefifo_sync_scntr.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.wptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication(verilog) instance memraddr_r[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication(verilog) instance memwaddr_r[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\clock_gen.v:283:6:283:12:@N:MO231:@XP_MSG">clock_gen.v(283)</a><!@TM:1715693119> | Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v:119:0:119:6:@W:MO160:@XP_MSG">tx_async.v(119)</a><!@TM:1715693119> | Register bit xmit_state[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v:339:0:339:6:@N:BN362:@XP_MSG">tx_async.v(339)</a><!@TM:1715693119> | Removing sequential instance tx_parity (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication(verilog)) because it does not drive other instances.
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1715693119> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_Communication(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_tx_protocol.vhd:293:8:293:10:@N:MO231:@XP_MSG">uart_tx_protocol.vhd(293)</a><!@TM:1715693119> | Found counter in view:work.UART_TX_Protocol_Communication(rtl) instance counter[4:0] 
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1715693119> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:503:8:503:10:@N:MO231:@XP_MSG">uart_rx_protocol.vhd(503)</a><!@TM:1715693119> | Found counter in view:work.UART_RX_Protocol_0(rtl) instance counter[31:0] 
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_Communication(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.wptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memwaddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memraddr_r[9:0] 
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:422:8:422:10:@N:MO225:@XP_MSG">uart_rx_protocol.vhd(422)</a><!@TM:1715693119> | There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd:503:8:503:10:@N:MO231:@XP_MSG">uart_rx_protocol.vhd(503)</a><!@TM:1715693119> | Found counter in view:work.UART_RX_Protocol_1(rtl) instance counter[31:0] 
Encoding state machine state_reg[0:5] (in view: work.Communication_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_6[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_5[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_4[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_3[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_2[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_1[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_controler.vhd:352:12:352:14:@N:MO231:@XP_MSG">communication_controler.vhd(352)</a><!@TM:1715693119> | Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_0[31:0] 
Encoding state machine state_reg[0:2] (in view: work.Communication_CMD_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd:67:8:67:10:@N:MO225:@XP_MSG">communication_anw_mux.vhd(67)</a><!@TM:1715693119> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog) instance memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog) instance memwaddr_r[9:0] 
Encoding state machine state_reg[0:6] (in view: work.Communication_TX_Arbiter2_1_1(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:7] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.wptr[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.rptr[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.memraddr_r[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.memwaddr_r[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing instance Communication_0.UART_Protocol_0.COREFIFO_C6_0.COREFIFO_C6_0.RE_d1 because it is equivalent to instance Communication_0.UART_Protocol_0.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing instance Communication_0.UART_Protocol_1.COREFIFO_C6_0.COREFIFO_C6_0.RE_d1 because it is equivalent to instance Communication_0.UART_Protocol_1.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c11\corefifo_c11_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing instance Communication_0.USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.RE_d1 because it is equivalent to instance Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 201MB peak: 201MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 202MB peak: 209MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 203MB peak: 209MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 203MB peak: 209MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 203MB peak: 209MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 209MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:08s; Memory used current: 207MB peak: 209MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -3.11ns		3688 /      3415
   2		0h:00m:08s		    -3.11ns		3668 /      3415
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ft601_fifo_interface.vhd:92:8:92:10:@N:FX271:@XP_MSG">ft601_fifo_interface.vhd(92)</a><!@TM:1715693119> | Replicating instance USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5] (in view: work.Communication(verilog)) with 37 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ft601_fifo_interface.vhd:92:8:92:10:@N:FX271:@XP_MSG">ft601_fifo_interface.vhd(92)</a><!@TM:1715693119> | Replicating instance USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[6] (in view: work.Communication(verilog)) with 37 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ft601_fifo_interface.vhd:92:8:92:10:@N:FX271:@XP_MSG">ft601_fifo_interface.vhd(92)</a><!@TM:1715693119> | Replicating instance USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[7] (in view: work.Communication(verilog)) with 6 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:09s		    -2.79ns		3671 /      3418


   4		0h:00m:09s		    -2.79ns		3671 /      3418

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 210MB peak: 210MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 211MB peak: 212MB)


Finished mapping Communication
MCP Status: 3 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v:9:7:9:26:@N:MF106:@XP_MSG">transciever_onelane.v(9)</a><!@TM:1715693119> | Mapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) because 
		 Interface of Compile Point has changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 198MB)

Encoding state machine Transceiver_Main_0.Transceiver_LanesConnection_0.inst_TxMainLinkController.state_reg[0:2] (in view: work.Top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Transceiver_Main_0.Transceiver_LanesConnection_0.inst_RxMainLinkController.state_reg[0:5] (in view: work.Top(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@N:BN362:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Synchronizer_0_2_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@N:BN362:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.rptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.wptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.rptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.wptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine rmfsm[4:0] (in view: work.CORELANEMSTRmode2_Transciever_OneLane_inst_Transciever_OneLane_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fsm_st[5:0] (in view: work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   110 -> 010000
   111 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelckmgt\2.0.100\rtl\vlog\core\corelckmgt.v:211:0:211:6:@N:MO231:@XP_MSG">corelckmgt.v(211)</a><!@TM:1715693119> | Found counter in view:work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_1(verilog) instance intg_st[6:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd:377:8:377:10:@N:MO231:@XP_MSG">txlanecontrol.vhd(377)</a><!@TM:1715693119> | Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:183:8:183:10:@N:MO231:@XP_MSG">rxlanecontrol.vhd(183)</a><!@TM:1715693119> | Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1(rtl) instance fsm_timer[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:420:4:420:6:@N:MO231:@XP_MSG">rxlanecontrol.vhd(420)</a><!@TM:1715693119> | Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1(rtl) instance Counter_IlasSequence[7:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 249MB peak: 267MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 301MB peak: 301MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_5[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_7[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 295MB peak: 352MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 307MB peak: 352MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 308MB peak: 352MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 308MB peak: 352MB)


Finished preparing to map (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 286MB peak: 352MB)


Finished technology mapping (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 354MB peak: 372MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:46s		    -1.05ns		25283 /      3863




Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 372MB peak: 372MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 374MB peak: 377MB)


Finished mapping Transciever_OneLane_inst_Transciever_OneLane_1
MCP Status: 2 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\transciever_onelane\transciever_onelane.v:9:7:9:26:@N:MF106:@XP_MSG">transciever_onelane.v(9)</a><!@TM:1715693119> | Mapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) because 
		 Interface of Compile Point has changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c12_corefifo_c12_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c13_corefifo_c13_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 198MB)

Encoding state machine Transceiver_Main_0.Transceiver_LanesConnection_0.inst_TxMainLinkController.state_reg[0:2] (in view: work.Top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Transceiver_Main_0.Transceiver_LanesConnection_0.inst_RxMainLinkController.state_reg[0:5] (in view: work.Top(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@N:BN362:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Synchronizer_0_2_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@N:BN362:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.rptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.wptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.rptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:668:12:668:18:@N:MO231:@XP_MSG">corefifo_async.v(668)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.wptr[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine rmfsm[4:0] (in view: work.CORELANEMSTRmode2_Transciever_OneLane_inst_Transciever_OneLane_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fsm_st[5:0] (in view: work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_0(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   110 -> 010000
   111 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelckmgt\2.0.100\rtl\vlog\core\corelckmgt.v:211:0:211:6:@N:MO231:@XP_MSG">corelckmgt.v(211)</a><!@TM:1715693119> | Found counter in view:work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_0(verilog) instance intg_st[6:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd:377:8:377:10:@N:MO231:@XP_MSG">txlanecontrol.vhd(377)</a><!@TM:1715693119> | Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_1(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:183:8:183:10:@N:MO231:@XP_MSG">rxlanecontrol.vhd(183)</a><!@TM:1715693119> | Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0(rtl) instance fsm_timer[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd:420:4:420:6:@N:MO231:@XP_MSG">rxlanecontrol.vhd(420)</a><!@TM:1715693119> | Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0(rtl) instance Counter_IlasSequence[7:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 253MB peak: 268MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:317:6:317:8:@W:BN132:@XP_MSG">alignmentlane_fifo.vhd(317)</a><!@TM:1715693119> | Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 302MB peak: 302MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_5[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd:347:4:347:6:@N:BN362:@XP_MSG">alignmentlane_fifo.vhd(347)</a><!@TM:1715693119> | Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_7[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 300MB peak: 352MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 312MB peak: 352MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 312MB peak: 352MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 312MB peak: 352MB)


Finished preparing to map (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 287MB peak: 352MB)


Finished technology mapping (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 355MB peak: 373MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:48s		    -1.05ns		25281 /      3996




Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:56s; Memory used current: 373MB peak: 373MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 375MB peak: 378MB)


Finished mapping Transciever_OneLane_inst_Transciever_OneLane_0
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v:9:7:9:10:@N:MF106:@XP_MSG">top.v(9)</a><!@TM:1715693119> | Mapping Top level view:work.Top(verilog) because 
		 Interface of a contained Compile Point has changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 217MB peak: 246MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c4_corefifo_c4_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c5_corefifo_c5_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c5_corefifo_c5_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v:47:26:47:38:@N:MO111:@XP_MSG">corefifo_c5_corefifo_c5_0_ram_wrapper.v(47)</a><!@TM:1715693119> | Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v:46:26:46:38:@N:MO111:@XP_MSG">corefifo_c5_corefifo_c5_0_ram_wrapper.v(46)</a><!@TM:1715693119> | Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_c10_corefifo_c10_0_ram_wrapper.v:49:26:49:37:@N:MO111:@XP_MSG">corefifo_c10_corefifo_c10_0_ram_wrapper.v(49)</a><!@TM:1715693119> | Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_c10_corefifo_c10_0_ram_wrapper.v:48:26:48:37:@N:MO111:@XP_MSG">corefifo_c10_corefifo_c10_0_ram_wrapper.v(48)</a><!@TM:1715693119> | Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v:1110:3:1110:9:@W:BN132:@XP_MSG">corefifo.v(1110)</a><!@TM:1715693119> | Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:488:12:488:16:@W:FA239:@XP_MSG">command_decoder.vhd(488)</a><!@TM:1715693119> | ROM decode_vector_15[11:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:488:12:488:16:@N:MO106:@XP_MSG">command_decoder.vhd(488)</a><!@TM:1715693119> | Found ROM decode_vector_15[11:0] (in view: work.Command_Decoder(rtl)) with 25 words by 12 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd:36:8:36:12:@W:FA239:@XP_MSG">sample_ram_block_decoder.vhd(36)</a><!@TM:1715693119> | ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd:36:8:36:12:@W:FA239:@XP_MSG">sample_ram_block_decoder.vhd(36)</a><!@TM:1715693119> | ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd:36:8:36:12:@N:MO106:@XP_MSG">sample_ram_block_decoder.vhd(36)</a><!@TM:1715693119> | Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 234MB peak: 246MB)

Encoding state machine state_reg[0:5] (in view: work.Reset_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\reset_controler.vhd:392:8:392:10:@N:MO231:@XP_MSG">reset_controler.vhd(392)</a><!@TM:1715693119> | Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\reset_controler.vhd:356:8:356:10:@N:MO231:@XP_MSG">reset_controler.vhd(356)</a><!@TM:1715693119> | Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] 
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd:28:11:28:17:@N:FX403:@XP_MSG">registers.vhd(28)</a><!@TM:1715693119> | Property "block_ram" or "no_rw_check" found for RAM memory[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd:28:11:28:17:@W:FX107:@XP_MSG">registers.vhd(28)</a><!@TM:1715693119> | RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine state_reg[0:5] (in view: work.gpio_controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd:455:8:455:10:@N:MO231:@XP_MSG">gpio_controler.vhd(455)</a><!@TM:1715693119> | Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd:387:8:387:10:@N:MO231:@XP_MSG">gpio_controler.vhd(387)</a><!@TM:1715693119> | Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd:387:8:387:10:@N:MO231:@XP_MSG">gpio_controler.vhd(387)</a><!@TM:1715693119> | Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] 
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:655:8:655:10:@N:MO231:@XP_MSG">command_decoder.vhd(655)</a><!@TM:1715693119> | Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_ID[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_ID[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_ID[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_ID[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_ID[5] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_ID[6] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.cmd_data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:443:8:443:10:@W:BN132:@XP_MSG">command_decoder.vhd(443)</a><!@TM:1715693119> | Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[24] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd:49:4:49:6:@N:MO231:@XP_MSG">spi_master.vhd(49)</a><!@TM:1715693119> | Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] 
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_Top(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd:59:8:59:10:@N:MO231:@XP_MSG">adi_spi.vhd(59)</a><!@TM:1715693119> | Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd:59:8:59:10:@N:MO231:@XP_MSG">adi_spi.vhd(59)</a><!@TM:1715693119> | Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v:644:3:644:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(644)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v:628:3:628:9:@N:MO231:@XP_MSG">corefifo_sync_scntr.v(628)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] 
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd:401:8:401:10:@N:MO231:@XP_MSG">trigger_control.vhd(401)</a><!@TM:1715693119> | Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd:401:8:401:10:@N:MO231:@XP_MSG">trigger_control.vhd(401)</a><!@TM:1715693119> | Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] 
Encoding state machine state_reg[0:3] (in view: work.Trigger_Main(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:200:8:200:10:@N:MO225:@XP_MSG">trigger_main.vhd(200)</a><!@TM:1715693119> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd:337:8:337:10:@N:MO231:@XP_MSG">trigger_main.vhd(337)</a><!@TM:1715693119> | Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] 
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:609:8:609:10:@N:MO231:@XP_MSG">fifos_reader.vhd(609)</a><!@TM:1715693119> | Found counter in view:work.FIFOs_Reader(rtl) instance BlockF_Counter[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:563:8:563:10:@N:MO231:@XP_MSG">fifos_reader.vhd(563)</a><!@TM:1715693119> | Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:514:8:514:10:@N:MO231:@XP_MSG">fifos_reader.vhd(514)</a><!@TM:1715693119> | Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd:537:8:537:10:@N:MO231:@XP_MSG">fifos_reader.vhd(537)</a><!@TM:1715693119> | Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] 
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\datarammanage.vhd:78:8:78:10:@N:MO230:@XP_MSG">datarammanage.vhd(78)</a><!@TM:1715693119> | Found up-down counter in view:work.DataRamManage(arch) instance CountOfSampleWord[127:0]  
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\datarammanage.vhd:50:8:50:10:@N:MO230:@XP_MSG">datarammanage.vhd(50)</a><!@TM:1715693119> | Found up-down counter in view:work.DataRamManage(arch) instance CountOfEventWord[31:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:230:8:230:10:@N:MO231:@XP_MSG">communication_builder.vhd(230)</a><!@TM:1715693119> | Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:945:8:945:10:@N:MO231:@XP_MSG">communication_builder.vhd(945)</a><!@TM:1715693119> | Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:874:8:874:10:@N:MO231:@XP_MSG">communication_builder.vhd(874)</a><!@TM:1715693119> | Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:874:8:874:10:@N:MO231:@XP_MSG">communication_builder.vhd(874)</a><!@TM:1715693119> | Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:986:4:986:6:@N:MO231:@XP_MSG">communication_builder.vhd(986)</a><!@TM:1715693119> | Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[19:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:848:8:848:10:@N:MO231:@XP_MSG">communication_builder.vhd(848)</a><!@TM:1715693119> | Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd:234:15:234:38:@N:MF179:@XP_MSG">communication_builder.vhd(234)</a><!@TM:1715693119> | Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))
Encoding state machine state_reg[0:5] (in view: work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:195:8:195:10:@N:MO231:@XP_MSG">ctrlbus_handshake.vhd(195)</a><!@TM:1715693119> | Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_0(rtl) instance fsm_timer[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v:686:12:686:18:@N:MO231:@XP_MSG">corefifo_async.v(686)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v:840:12:840:18:@N:MO231:@XP_MSG">corefifo_async.v(840)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v:823:12:823:18:@N:MO231:@XP_MSG">corefifo_async.v(823)</a><!@TM:1715693119> | Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
Encoding state machine state_reg[0:2] (in view: work.TxMainLinkController_2(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:5] (in view: work.RxMainLinkController_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxmainlinkcontroller.vhd:91:8:91:10:@N:MO231:@XP_MSG">rxmainlinkcontroller.vhd(91)</a><!@TM:1715693119> | Found counter in view:work.RxMainLinkController_2(rtl) instance fsm_timer[9:0] 
Encoding state machine RxLaneControl_0.state_reg[0:5] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine RxLaneControl_0.state_reg[0:5] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd:66:8:66:10:@W:BN132:@XP_MSG">test_generator_for_lanes.vhd(66)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state_reg[0:5] (in view: work.work_transceiver_controller_rtl_2_1_g_NumberOfLanes(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd:255:8:255:10:@W:BN132:@XP_MSG">transceiver_controller.vhd(255)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd:255:8:255:10:@W:BN132:@XP_MSG">transceiver_controller.vhd(255)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd:255:8:255:10:@W:BN132:@XP_MSG">transceiver_controller.vhd(255)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd:255:8:255:10:@W:BN132:@XP_MSG">transceiver_controller.vhd(255)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd:255:8:255:10:@W:BN132:@XP_MSG">transceiver_controller.vhd(255)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state_reg[0:5] (in view: work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:195:8:195:10:@N:MO231:@XP_MSG">ctrlbus_handshake.vhd(195)</a><!@TM:1715693119> | Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_1(rtl) instance fsm_timer[9:0] 
Encoding state machine state_reg[0:5] (in view: work.AnalyzInCirc_Controler_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:66:8:66:10:@N:MO231:@XP_MSG">analyzincirc_fifo.vhd(66)</a><!@TM:1715693119> | Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance WR_INDEX[9:3] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:66:8:66:10:@N:MO231:@XP_MSG">analyzincirc_fifo.vhd(66)</a><!@TM:1715693119> | Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance RD_INDEX[9:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:MF135:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl)) is 1024 words by 12 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1023_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1023_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1023_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1022_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1022_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1022_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1021_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1021_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1021_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1020_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1020_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1020_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1019_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1019_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1019_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1018_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1018_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1018_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1017_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1017_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1017_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1016_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1016_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1016_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1015_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1015_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1015_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1014_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1014_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1014_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1013_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1013_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1013_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1012_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1012_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1012_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1011_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1011_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1011_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1010_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1010_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1010_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1009_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1009_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1009_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1008_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1008_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1008_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1007_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1007_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1007_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1006_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1006_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1006_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1005_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1005_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1005_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1004_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1004_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1004_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1003_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1003_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1003_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1002_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1002_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1002_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1001_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1001_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1001_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1000_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1000_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram1000_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram999_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram999_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram999_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram998_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram998_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram998_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram997_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram997_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram997_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram996_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram996_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram996_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram995_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram995_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram995_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram994_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram994_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram994_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram993_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram993_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram993_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram992_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram992_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram992_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram991_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram991_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram991_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd:35:11:35:25:@N:BN362:@XP_MSG">analyzincirc_fifo.vhd(35)</a><!@TM:1715693119> | Removing sequential instance ram990_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine Communication_Controler_0.state_reg[0:5] (in view: work.Communication(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[0:7] (in view: work.Communication(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine UART_Protocol_1.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine UART_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state_reg[0:3] (in view: work.Clock_Switch_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd:102:8:102:10:@N:MO225:@XP_MSG">clock_switch.vhd(102)</a><!@TM:1715693119> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_1(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd:115:8:115:10:@N:MO231:@XP_MSG">clock_switch.vhd(115)</a><!@TM:1715693119> | Found counter in view:work.Clock_Switch_1(rtl) instance fsm_timer[9:0] 
Encoding state machine state_reg[0:3] (in view: work.Clock_Switch_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd:102:8:102:10:@N:MO225:@XP_MSG">clock_switch.vhd(102)</a><!@TM:1715693119> | There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_0(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd:115:8:115:10:@N:MO231:@XP_MSG">clock_switch.vhd(115)</a><!@TM:1715693119> | Found counter in view:work.Clock_Switch_0(rtl) instance fsm_timer[9:0] 
Encoding state machine state_reg[0:5] (in view: work.Clock_Controller(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Starting factoring (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 379MB peak: 408MB)

Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:155:8:155:10:@W:BN132:@XP_MSG">ctrlbus_handshake.vhd(155)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:155:8:155:10:@W:BN132:@XP_MSG">ctrlbus_handshake.vhd(155)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:155:8:155:10:@W:BN132:@XP_MSG">ctrlbus_handshake.vhd(155)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:155:8:155:10:@W:BN132:@XP_MSG">ctrlbus_handshake.vhd(155)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd:155:8:155:10:@W:BN132:@XP_MSG">ctrlbus_handshake.vhd(155)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 390MB peak: 408MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:BN132:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.inst_Synchronizer_PRH_Reset.Chain[0] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd:28:12:28:14:@W:BN132:@XP_MSG">synchronizer.vhd(28)</a><!@TM:1715693119> | Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.inst_Synchronizer_PRH_Reset.Chain[1] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 511MB peak: 558MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:21s; Memory used current: 544MB peak: 558MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:03s; CPU Time elapsed 0h:02m:03s; Memory used current: 551MB peak: 558MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:06s; CPU Time elapsed 0h:02m:06s; Memory used current: 551MB peak: 558MB)

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:488:12:488:16:@W:FA239:@XP_MSG">command_decoder.vhd(488)</a><!@TM:1715693119> | ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:488:12:488:16:@W:FA239:@XP_MSG">command_decoder.vhd(488)</a><!@TM:1715693119> | ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:488:12:488:16:@W:FA239:@XP_MSG">command_decoder.vhd(488)</a><!@TM:1715693119> | ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd:488:12:488:16:@N:MO106:@XP_MSG">command_decoder.vhd(488)</a><!@TM:1715693119> | Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 25 words by 1 bit.

Finished preparing to map (Real Time elapsed 0h:02m:31s; CPU Time elapsed 0h:02m:31s; Memory used current: 561MB peak: 562MB)


Finished technology mapping (Real Time elapsed 0h:02m:37s; CPU Time elapsed 0h:02m:37s; Memory used current: 537MB peak: 657MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:40s		    -2.31ns		55819 /     22645
   2		0h:02m:42s		    -2.31ns		55616 /     22645

   3		0h:02m:47s		    -2.31ns		55616 /     22645


   4		0h:02m:50s		    -2.31ns		55616 /     22645
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715693119> | Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1248  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715693119> | Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1249  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715693119> | Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1250  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1715693119> | Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1251  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:01s; CPU Time elapsed 0h:03m:01s; Memory used current: 546MB peak: 657MB)


Finished restoring hierarchy (Real Time elapsed 0h:03m:04s; CPU Time elapsed 0h:03m:04s; Memory used current: 571MB peak: 657MB)


Finished mapping Top
Multiprocessing finished at : Tue May 14 15:24:35 2024
Multiprocessing took 0h:03m:07s realtime, 0h:00m:02s cputime

<a name=mapperReport9></a>Summary of Compile Points :</a>
*************************** 
Name                                               Status       Reason                                             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication                                      Remapped     Design changed                                     Tue May 14 15:21:30 2024     Tue May 14 15:21:41 2024     0h:00m:10s     0h:00m:11s     No            
Transciever_OneLane_inst_Transciever_OneLane_1     Remapped     Interface of Compile Point changed                 Tue May 14 15:21:28 2024     Tue May 14 15:22:24 2024     0h:00m:56s     0h:00m:56s     No            
Transciever_OneLane_inst_Transciever_OneLane_0     Remapped     Interface of Compile Point changed                 Tue May 14 15:21:28 2024     Tue May 14 15:22:26 2024     0h:00m:57s     0h:00m:58s     No            
Top                                                Remapped     Interface of a contained Compile Point changed     Tue May 14 15:21:30 2024     Tue May 14 15:24:35 2024     0h:03m:05s     0h:03m:05s     No            
=========================================================================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr:@XP_FILE">Top.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transciever_OneLane_inst_Transciever_OneLane_0\Transciever_OneLane_inst_Transciever_OneLane_0.srr:@XP_FILE">Transciever_OneLane_inst_Transciever_OneLane_0.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transciever_OneLane_inst_Transciever_OneLane_1\Transciever_OneLane_inst_Transciever_OneLane_1.srr:@XP_FILE">Transciever_OneLane_inst_Transciever_OneLane_1.srr</a>
Linked File:  <a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Communication\Communication.srr:@XP_FILE">Communication.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:03m:09s; CPU Time elapsed 0h:00m:04s; Memory used current: 233MB peak: 334MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:13s; CPU Time elapsed 0h:00m:07s; Memory used current: 399MB peak: 399MB)



@S |Clock Optimization Summary


<a name=clockReport10></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
7 non-gated/non-generated clock tree(s) driving 1317 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 33386 clock pin(s) of sequential element(s)
0 instances converted, 33386 sequential instances remain driven by gated/generated clocks

============================================================================================================================ Non-Gated/Non-Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                                                                               Drive Element Type                   Fanout     Sample Instance                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:INBUF_DIFF_0_0@|E:Synchronizer_0.Chain[0]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       INBUF_DIFF_0_0                                                                                                INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                                                  
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       436        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       436        Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
<a href="@|S:FTDI_CLK@|E:Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[25]@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       FTDI_CLK                                                                                                      clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[25]                               
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|F:@syn_sample_clock_path1==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0@|F:@syn_sample_clock_path1==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
<a href="@|S:Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160@|E:Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD@|F:@syn_sample_clock_path4==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                                               clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD                                                       
=========================================================================================================================================================================================================================================================================================
======================================================================================================================================================================================= Gated/Generated Clocks ========================================================================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                               Drive Element Type                 Fanout     Sample Instance                                                                                                                  Explanation                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.Clock_Controller_0.read_data_frame_1[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                              PLL                                21813      Clock_Reset_0.Clock_Controller_0.read_data_frame_1[1]                                                                            No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0@|E:Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0                                                                                              PLL                                10454      Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[0]                                                                No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0@|E:Clock_Reset_0.Synchronizer_0.Chain[0]@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                              PLL                                1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                                                            No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0@|E:Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                              PLL                                2          Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]                                                              No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD@|E:Transceiver_Main_0.Synchronizer_0_2.Chain[1]@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                                                            clock definition on ICB_CLKDIV     2          Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                     No gated clock conversion method for cell cell:ACG4.SLE 
<a href="@|S:Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD@|E:Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0@|F:@syn_sample_clock_path1==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.I_CD                                                                                            clock definition on ICB_CLKDIV     2          Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                 No gated clock conversion method for cell cell:work.PLL 
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.CTRL_CLK@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1@|F:@syn_sample_clock_path2==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.CTRL_CLK                                                          clock definition on port           32         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
<a href="@|S:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.CTRL_CLK@|E:Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1@|F:@syn_sample_clock_path3==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.CTRL_CLK                                                          clock definition on port           32         Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
=======================================================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:03m:17s; CPU Time elapsed 0h:00m:11s; Memory used current: 63MB peak: 414MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:03m:26s; CPU Time elapsed 0h:00m:21s; Memory used current: 368MB peak: 414MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1715693119> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1715693119> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715693119> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:03m:46s; CPU Time elapsed 0h:00m:40s; Memory used current: 348MB peak: 414MB)


Finished Writing Netlists (Real Time elapsed 0h:03m:46s; CPU Time elapsed 0h:00m:41s; Memory used current: 348MB peak: 414MB)


Start final timing analysis (Real Time elapsed 0h:03m:50s; CPU Time elapsed 0h:00m:44s; Memory used current: 336MB peak: 414MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:13:17:13:26:@W:MT246:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(13)</a><!@TM:1715693119> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v:38:53:38:59:@W:MT246:@XP_MSG">pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(38)</a><!@TM:1715693119> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock FTDI_CLK with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1715693119> | Found clock Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD/Y_DIV with period 25.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0_clkint_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock Top|N_7_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_7.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.N_3.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715693119> | Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_3.</font> 


<a name=timingReport11></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue May 14 15:25:18 2024
#


Top view:               Top
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1715693119> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1715693119> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -1.327

                                                                                                                       Requested     Estimated      Requested     Estimated                Clock                                                                    Clock                
Starting Clock                                                                                                         Frequency     Frequency      Period        Period        Slack      Type                                                                     Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                               40.0 MHz      17.2 MHz       25.000        58.172        -1.327     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD/Y_DIV                                                               40.0 MHz      NA             25.000        NA            NA         generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                                    160.0 MHz     NA             6.250         NA            NA         declared                                                                 default_clkgroup     
FTDI_CLK                                                                                                               125.0 MHz     255.6 MHz      8.000         3.912         4.088      declared                                                                 default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     150.5 MHz      10.000        6.644         2.565      inferred                                                                 Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                        100.0 MHz     271.4 MHz      10.000        3.685         6.315      inferred                                                                 Inferred_clkgroup_0_2
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     143.5 MHz      10.000        6.967         3.033      inferred                                                                 Inferred_clkgroup_0_3
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                        100.0 MHz     2974.4 MHz     10.000        0.336         9.664      inferred                                                                 Inferred_clkgroup_0_4
Top|N_7_inferred_clock                                                                                                 100.0 MHz     2974.4 MHz     10.000        0.336         9.664      inferred                                                                 Inferred_clkgroup_0_5
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        3.421      declared                                                                 default_clkgroup     
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        -0.387     declared                                                                 default_clkgroup     
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        3.421      declared                                                                 default_clkgroup     
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     125.0 MHz     53.7 MHz       8.000         18.615        -0.387     declared                                                                 default_clkgroup     
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                               100.0 MHz     NA             10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_7
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                               100.0 MHz     NA             10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_6
System                                                                                                                 100.0 MHz     925.9 MHz      10.000        1.080         8.920      system                                                                   system_clkgroup      
=========================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1715693119> | Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  </font> 
<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1715693119> | Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  </font> 
<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1715693119> | Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  </font> 
<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1715693119> | Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  </font> 
<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1715693119> | Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  </font> 
<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1715693119> | Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  </font> 



<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                                            Ending                                                                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                              System                                                                                                              |  10.000      8.920   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  25.000      22.907  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  10.000      8.729   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       4.098   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  1.000       -0.387  |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       7.658   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  8.000       3.421   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       4.098   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  1.000       -0.387  |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  8.000       7.658   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  8.000       3.421   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                                            FTDI_CLK                                                                                                            |  8.000       4.088   |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            System                                                                                                              |  25.000      23.746  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  1.000       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  25.000      22.483  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     FTDI_CLK                                                                                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  10.000      3.357   |  10.000      6.919  |  5.000       2.565  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Top|N_7_inferred_clock                                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock                                                     |  10.000      6.315   |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  10.000      3.033   |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  10.000      9.664   |  No paths    -      |  No paths    -      |  No paths    -    
Top|N_7_inferred_clock                                                                                              Top|N_7_inferred_clock                                                                                              |  10.000      9.664   |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                            Starting                                                                                                       Arrival           
Instance                                                                                                                                    Reference                                                    Type     Pin     Net                              Time        Slack 
                                                                                                                                            Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       Chain[1]                         0.218       -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2                           Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q           0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2                           Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q           0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                        0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                        0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[3]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[3]                        0.218       22.736
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[3]                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[3]                        0.218       22.736
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[1]                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       sync_st[1]                       0.201       23.002
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[1]                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       sync_st[1]                       0.201       23.002
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqEn     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       I_XCVR_CORELANEMSTR_0_RQI[0]     0.201       23.004
=============================================================================================================================================================================================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                         Starting                                                                               Required           
Instance                                                                                                                                                 Reference                                                    Type     Pin     Net      Time         Slack 
                                                                                                                                                         Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                  Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]                                 Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_ref.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]      Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]      Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     1.000        -1.327
===================================================================================================================================================================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:953208:954312:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                    Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                        Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock     SLE      ALn      In      -         2.327 r     -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                    Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn          CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                        Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock     SLE      ALn      In      -         2.327 r     -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                 SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                     Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                         Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[0]     SLE      ALn      In      -         2.327 r     -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                 SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                     Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn           CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                         Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.history[1]     SLE      ALn      In      -         2.327 r     -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      2.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                            SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                Net      -        -       1.036     -           12        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.254 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.305 r     -         
rstn                                                                                                                                                    Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.327 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.327 is 0.269(11.6%) logic and 2.058(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport19></a>Detailed Report for Clock: FTDI_CLK</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                     Starting                                             Arrival          
Instance                                                                                                             Reference     Type     Pin     Net                   Time        Slack
                                                                                                                     Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                 FTDI_CLK      SLE      Q       state_reg[3]          0.218       4.088
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[8]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[8]      0.201       4.194
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5]                                                 FTDI_CLK      SLE      Q       state_reg[5]          0.218       4.206
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[0]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[0]      0.201       4.211
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[9]      0.218       4.221
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[10]     0.218       4.286
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[1]      0.218       4.293
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[11]     0.218       4.318
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[3]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[3]      0.218       4.337
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[4]                                                 FTDI_CLK      SLE      Q       state_reg[4]          0.218       4.340
===========================================================================================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                                                                             Starting                                    Required          
Instance                                                                     Reference     Type     Pin     Net          Time         Slack
                                                                             Clock                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1     FTDI_CLK      SLE      D       re_pulse     8.000        4.088
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[0]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[1]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[2]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[3]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[4]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[5]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[6]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[7]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[8]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
===========================================================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:974548:976696:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      3.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.088

    Number of logic level(s):                3
    Starting point:                          Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3] / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1 / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                   SLE      Q        Out     0.218     0.218 r     -         
state_reg[3]                                                                                                           Net      -        -       0.883     -           40        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNIMB2N1     ARI1     D        In      -         1.101 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNIMB2N1     ARI1     Y        Out     0.363     1.464 r     -         
empty_r_RNIMB2N1_Y                                                                                                     Net      -        -       1.347     -           47        
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.m29                                                            CFG2     A        In      -         2.811 r     -         
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.m29                                                            CFG2     Y        Out     0.046     2.858 f     -         
RDATA_r4                                                                                                               Net      -        -       0.889     -           33        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse                                                  CFG2     A        In      -         3.746 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse                                                  CFG2     Y        Out     0.048     3.794 f     -         
re_pulse                                                                                                               Net      -        -       0.118     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1                                               SLE      D        In      -         3.912 f     -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.912 is 0.675(17.3%) logic and 3.237(82.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport23></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>
====================================



<a name=startingSlack24></a>Starting Points with Worst Slack</a>
********************************

                                                                           Starting                                                                                                            Arrival          
Instance                                                                   Reference                                                           Type     Pin     Net                            Time        Slack
                                                                           Clock                                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.565
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.565
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15                   PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff                            0.218       2.766
AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.RD_INDEX[9]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[9]                    0.218       3.357
AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.RD_INDEX[8]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[8]                    0.218       3.555
AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.RD_INDEX[7]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[7]                    0.218       3.662
AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.RD_INDEX[7]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[7]                    0.218       3.723
AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.RD_INDEX[8]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[8]                    0.218       3.855
AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.RD_INDEX[9]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[9]                    0.218       3.901
================================================================================================================================================================================================================


<a name=endingSlack25></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_19_i       5.000        2.565
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_385_i      5.000        2.565
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[1]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



<a name=worstPaths26></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:984630:986274:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.565

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                           SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                                   Net      -        -       0.594     -           6         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     C        In      -         0.813 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     Y        Out     0.148     0.961 r     -         
receive_transmit_0_sqmuxa                                                    Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     A        In      -         1.507 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     Y        Out     0.051     1.558 r     -         
un1_receive_transmit_0_sqmuxa_0_0_0                                          Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     D        In      -         2.105 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     Y        Out     0.212     2.317 f     -         
N_385_i                                                                      Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]                            SLE      D        In      -         2.435 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.435 is 0.629(25.8%) logic and 1.806(74.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport27></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</a>
====================================



<a name=startingSlack28></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                         Starting                                                                                                       Arrival          
Instance                                                                                                                                                 Reference                                                           Type        Pin           Net              Time        Slack
                                                                                                                                                         Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
=========================================================================================================================================================================================================================================================================================


<a name=endingSlack29></a>Ending Points with Worst Slack</a>
******************************

                                                                                                       Starting                                                                                       Required          
Instance                                                                                               Reference                                                           Type     Pin     Net       Time         Slack
                                                                                                       Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_159     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_159     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_158     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_158     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_157     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_157     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_156     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_156     10.000       6.315
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_155     10.000       6.315
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[4]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       N_155     10.000       6.315
========================================================================================================================================================================================================================



<a name=worstPaths30></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:996361:998350:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.315

    Number of logic level(s):                2
    Starting point:                          Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 / A_DOUT[0]
    Ending point:                            Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin           Pin               Arrival     No. of    
Name                                                                                                                                                     Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     RAM1K20     A_DOUT[0]     Out     3.023     3.023 r     -         
RDATA_int[0]                                                                                                                                             Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1_i_m2[0]                                                                CFG4        C             In      -         3.147 r     -         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.int_MEMRD_fwft_1_i_m2[0]                                                                CFG4        Y             Out     0.148     3.295 r     -         
N_183                                                                                                                                                    Net         -             -       0.124     -           2         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4_i_m2[0]                                                CFG3        C             In      -         3.419 r     -         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout_4_i_m2[0]                                                CFG3        Y             Out     0.148     3.567 r     -         
N_159                                                                                                                                                    Net         -             -       0.118     -           1         
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]                                                       SLE         D             In      -         3.685 r     -         
===========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.685 is 3.319(90.1%) logic and 0.366(9.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport31></a>Detailed Report for Clock: PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>
====================================



<a name=startingSlack32></a>Starting Points with Worst Slack</a>
********************************

                                                      Starting                                                                                                                    Arrival          
Instance                                              Reference                                                           Type     Pin     Net                                    Time        Slack
                                                      Clock                                                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.FIFOs_Reader_0.state_reg[2]              PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Enable     0.218       3.033
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[1]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[1]                      0.201       3.543
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[2]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[2]                      0.218       3.640
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[3]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[3]                      0.218       3.684
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[4]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[4]                      0.218       3.726
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[6]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[6]                      0.201       3.744
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[7]                      0.218       3.835
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[5]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[5]                      0.218       3.921
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[0]         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[0]                      0.218       4.135
Data_Block_0.Communication_Builder_0.state_reg[1]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       state_reg[1]                           0.218       4.559
===================================================================================================================================================================================================


<a name=endingSlack33></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                 Starting                                                                                                                             Required          
Instance                                                                                                         Reference                                                           Type        Pin          Net                                     Time         Slack
                                                                                                                 Clock                                                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[0]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[0]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[0]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[0]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[1]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[1]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[1]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[1]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[2]     9.385        3.033
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[2]     9.385        3.033
========================================================================================================================================================================================================================================================================



<a name=worstPaths34></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1007731:1009903:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      6.352
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.033

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.FIFOs_Reader_0.state_reg[2] / Q
    Ending point:                            Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 / A_DIN[0]
    The start point is clocked by            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                              Type        Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.FIFOs_Reader_0.state_reg[2]                                                                          SLE         Q            Out     0.218     0.218 r     -         
FIFOs_Reader_0_Sample_RAM_W_Enable                                                                                Net         -            -       3.101     -           1075      
Data_Block_0.FIFOs_Reader_0.Block_1_Sample_FIFO_R_Enable_0_a2                                                     CFG3        C            In      -         3.319 r     -         
Data_Block_0.FIFOs_Reader_0.Block_1_Sample_FIFO_R_Enable_0_a2                                                     CFG3        Y            Out     0.148     3.467 r     -         
FIFOs_Reader_0_Block_1_Sample_FIFO_R_Enable                                                                       Net         -            -       1.080     -           125       
Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.Q[0]                                                 CFG3        C            In      -         4.547 r     -         
Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.Q[0]                                                 CFG3        Y            Out     0.148     4.695 f     -         
Input_Data_Part_1_Q_3[0]                                                                                          Net         -            -       0.118     -           1         
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Data[48]                                                                 CFG4        D            In      -         4.813 f     -         
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Data[48]                                                                 CFG4        Y            Out     0.192     5.005 f     -         
FIFOs_Reader_0_Sample_RAM_W_Data[48]                                                                              Net         -            -       1.347     -           16        
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_1_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48     RAM1K20     A_DIN[0]     In      -         6.352 f     -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.967 is 1.321(19.0%) logic and 5.646(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport35></a>Detailed Report for Clock: PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>
====================================



<a name=startingSlack36></a>Starting Points with Worst Slack</a>
********************************

                                                                        Starting                                                                                          Arrival          
Instance                                                                Reference                                                           Type     Pin     Net          Time        Slack
                                                                        Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
===========================================================================================================================================================================================


<a name=endingSlack37></a>Ending Points with Worst Slack</a>
******************************

                                                                        Starting                                                                                          Required          
Instance                                                                Reference                                                           Type     Pin     Net          Time         Slack
                                                                        Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1]     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       Chain[0]     10.000       9.664
============================================================================================================================================================================================



<a name=worstPaths38></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1014404:1014800:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0] / Q
    Ending point:                            Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1] / D
    The start point is clocked by            PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                                                                Net      -        -       0.118     -           1         
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1]     SLE      D        In      -         0.336 r     -         
==================================================================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport39></a>Detailed Report for Clock: Top|N_7_inferred_clock</a>
====================================



<a name=startingSlack40></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                                 Arrival          
Instance                    Reference                  Type     Pin     Net          Time        Slack
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     Top|N_7_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
======================================================================================================


<a name=endingSlack41></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                                 Required          
Instance                    Reference                  Type     Pin     Net          Time         Slack
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[1]     Top|N_7_inferred_clock     SLE      D       Chain[0]     10.000       9.664
=======================================================================================================



<a name=worstPaths42></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1017889:1018153:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Synchronizer_0.Chain[0] / Q
    Ending point:                            Synchronizer_0.Chain[1] / D
    The start point is clocked by            Top|N_7_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            Top|N_7_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                    Net      -        -       0.118     -           1         
Synchronizer_0.Chain[1]     SLE      D        In      -         0.336 r     -         
======================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport43></a>Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</a>
====================================



<a name=startingSlack44></a>Starting Points with Worst Slack</a>
********************************

                                                                                                              Starting                                                                                                                                                                                       Arrival          
Instance                                                                                                      Reference                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                              Clock                                                                                                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       3.499
==============================================================================================================================================================================================================================================================================================================================


<a name=endingSlack45></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                                                      Starting                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                              Reference                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        7.197        3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        7.197        3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        7.197        3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        7.197        3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     7.197        3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     7.197        3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     7.197        3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     7.197        3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     7.197        3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       7.197        3.499
=================================================================================================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths46></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1031884:1032694:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.197

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.421

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin B_CLK

Instance / Net                                                                                                                                                                                                       Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                  Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                     Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport47></a>Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</a>
====================================



<a name=startingSlack48></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                                    Starting                                                                                                                                                                             Arrival           
Instance                                                                                                                                                                                            Reference                                                                                                              Type        Pin           Net                                 Time        Slack 
                                                                                                                                                                                                    Clock                                                                                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                                                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             PF_XCVR_ERM_C8_0_LANE0_RX_READY     0.218       -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY                0.201       4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid                        0.218       4.157 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C13_0_EMPTY                0.218       4.234 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]                       3.023       4.315 
===========================================================================================================================================================================================================================================================================================================================================================================================================


<a name=endingSlack49></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                        Starting                                                                                                                                                                    Required           
Instance                                                                                                                                                Reference                                                                                                              Type     Pin     Net                                 Time         Slack 
                                                                                                                                                        Clock                                                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       I_AND2_FINE_LOCK_0_Y                1.000        -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       PF_XCVR_ERM_C8_0_LANE0_RX_READY     1.000        -0.166
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
=======================================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths50></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1046510:1047638:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.387

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock         SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                 Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     A        In      -         1.166 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     Y        Out     0.103     1.269 r     -         
I_AND2_FINE_LOCK_0_Y                                                                                                            Net      -        -       0.118     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]     SLE      D        In      -         1.387 r     -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.387 is 0.321(23.1%) logic and 1.066(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.166

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                 SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                                         Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     SLE      D        In      -         1.166 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.166 is 0.218(18.7%) logic and 0.948(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport51></a>Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</a>
====================================



<a name=startingSlack52></a>Starting Points with Worst Slack</a>
********************************

                                                                                                              Starting                                                                                                                                                                                       Arrival          
Instance                                                                                                      Reference                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                              Clock                                                                                                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       3.499
==============================================================================================================================================================================================================================================================================================================================


<a name=endingSlack53></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                                                      Starting                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                              Reference                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        7.197        3.421
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        7.197        3.431
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        7.197        3.448
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        7.197        3.457
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     7.197        3.474
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     7.197        3.481
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     7.197        3.482
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     7.197        3.487
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     7.197        3.495
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       7.197        3.499
=================================================================================================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths54></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1077390:1078200:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.197

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.421

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin B_CLK

Instance / Net                                                                                                                                                                                                       Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                  Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                     Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport55></a>Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</a>
====================================



<a name=startingSlack56></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                                    Starting                                                                                                                                                                             Arrival           
Instance                                                                                                                                                                                            Reference                                                                                                              Type        Pin           Net                                 Time        Slack 
                                                                                                                                                                                                    Clock                                                                                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                                                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             PF_XCVR_ERM_C8_0_LANE0_RX_READY     0.218       -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY                0.201       4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid                        0.218       4.157 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C13_0.COREFIFO_C13_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C13_0_EMPTY                0.218       4.234 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]                       3.023       4.315 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]                       3.023       4.315 
===========================================================================================================================================================================================================================================================================================================================================================================================================


<a name=endingSlack57></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                        Starting                                                                                                                                                                    Required           
Instance                                                                                                                                                Reference                                                                                                              Type     Pin     Net                                 Time         Slack 
                                                                                                                                                        Clock                                                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]                             Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       I_AND2_FINE_LOCK_0_Y                1.000        -0.387
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      D       PF_XCVR_ERM_C8_0_LANE0_RX_READY     1.000        -0.166
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]      Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0                            7.873        4.098 
=======================================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths58></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1092016:1093144:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.387

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock         SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                 Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     A        In      -         1.166 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_AND2_FINE_LOCK_0                 AND2     Y        Out     0.103     1.269 r     -         
I_AND2_FINE_LOCK_0_Y                                                                                                            Net      -        -       0.118     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.sync_st[0]     SLE      D        In      -         1.387 r     -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.387 is 0.321(23.1%) logic and 1.066(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.000

    - Propagation time:                      1.166
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.166

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0] / D
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK

Instance / Net                                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.fine_lock                                 SLE      Q        Out     0.218     0.218 r     -         
PF_XCVR_ERM_C8_0_LANE0_RX_READY                                                                                                                         Net      -        -       0.948     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rx_ready_sync[0]     SLE      D        In      -         1.166 r     -         
==================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.166 is 0.218(18.7%) logic and 0.948(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[50]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      3.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.098

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                        Net      -        -       0.980     -           71        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     D        In      -         1.181 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRR6U      CFG4     Y        Out     0.232     1.413 r     -         
N_67_i                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     C        In      -         2.520 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI4F131     CFG3     Y        Out     0.148     2.668 r     -         
N_63_i_0                                                                                                                                                    Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[51]         SLE      EN       In      -         3.775 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.902 is 0.707(18.1%) logic and 3.195(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport59></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack60></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                       Starting                                                                                       Arrival           
Instance                                                                                                               Reference     Type                 Pin               Net                                       Time        Slack 
                                                                                                                       Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT                                                         System        INIT                 UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     GRANT             I_XCVR_APBLINK_V_0_GRANT                  0.000       23.935
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     System        XCVR_APB_LINK_V2     GRANT             I_XCVR_APBLINK_V_0_GRANT                  0.000       23.935
========================================================================================================================================================================================================================================


<a name=endingSlack61></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
====================================================================================================================================



<a name=worstPaths62></a>Worst Path Information</a>
<a href="C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr:srsfC:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs:fp:1116483:1117299:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.729

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:03m:52s; CPU Time elapsed 0h:00m:47s; Memory used current: 343MB peak: 414MB)


Finished timing report (Real Time elapsed 0h:03m:52s; CPU Time elapsed 0h:00m:47s; Memory used current: 343MB peak: 414MB)

---------------------------------------
<a name=resourceUsage63></a>Resource Usage Report for Top </a>

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND2            6 uses
CLKINT          19 uses
CORELNKTMR_V    2 uses
DFN1            4 uses
ICB_CLKDIV      2 uses
INIT            1 use
INV             18 uses
IOD             2 uses
OR2             12 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             4 uses
RCLKINT         4 uses
TX_PLL          2 uses
XCVR_8B10B      2 uses
XCVR_APB_LINK_V2  2 uses
CFG1           179 uses
CFG2           22763 uses
CFG3           7256 uses
CFG4           45212 uses

Carry cells:
ARI1            4331 uses - used for arithmetic functions
ARI1            29815 uses - used for Wide-Mux implementation
Total ARI1      34146 uses


Sequential Cells: 
SLE            32823 uses
SLE_DEBUG      2 uses
Total SLE          32825 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 127
I/O primitives: 110
BIBUF          36 uses
INBUF          19 uses
INBUF_DIFF     2 uses
OUTBUF         43 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 23

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 933 of 952 (98%)

Total LUTs:    109556

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 33588; LUTs = 33588;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  32825 + 0 + 33588 + 0 = 66413;
Total number of LUTs after P&R:  109556 + 0 + 33588 + 0 = 143144;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:03m:53s; CPU Time elapsed 0h:00m:47s; Memory used current: 82MB peak: 414MB)

Process took 0h:03m:53s realtime, 0h:00m:47s cputime
# Tue May 14 15:25:19 2024

###########################################################]

</pre></samp></body></html>
