// Seed: 2991605974
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4
    , id_13,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9,
    input wor id_10,
    output tri id_11
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    output logic id_5
);
  always @(1 or negedge 1) repeat (id_1) id_5 <= 1'b0;
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_2, id_4, id_4, id_2, id_1, id_4, id_3
  );
endmodule
