timestamp=1533622342490

[~A]
E:/fpgaproject/stepmxo2/swust/19.stepmotor1/impl1/source/divide.v=0*364*1109
E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1.v=0*2126*3150
E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1_tb.v=0*4031*4562
LastVerilogToplevel=stepmotor1_tb
ModifyID=3
Version=74

[$root]
A/$root=22|||1*5963
BinI32/$root=3*7277
SLP=3*7381
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c73a565f2ade592f8ac1c68f484c9216c4aab0d27bff11779db2b11242005ac3

[divide]
A/divide=22|./../../impl1/source/divide.v|18|1*374
BinI32/divide=3*172
R=./../../impl1/source/divide.v|18
SLP=3*2830
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|bc36abb14c1aa6139ed05fb8fcd9f654404a4026cb8c04ddd6a03a52dd6a61df

[stepmotor1]
A/stepmotor1=22|./../../stepmotor1.v|17|1*3118
BinI32/stepmotor1=3*3770
R=./../../stepmotor1.v|17
SLP=3*6337
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|03740d9b6c4dfc8ed5de9db48f162f617d200ac89e7c0497ccb2de9880779eae4a8d5ed33e4c23182345feeb2ec925e2

[stepmotor1_tb]
A/stepmotor1_tb=22|./../../stepmotor1_tb.v|15|1*6337
BinI32/stepmotor1_tb=3*7449
R=./../../stepmotor1_tb.v|15
SLP=3*7946
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|0eb60c2504b9cbf3b629a20214b500c68eb3ef397e94471188b2425b66e6a18e071282fe6c472367739a66b303fac42d

[~MFT]
0=4|0work.mgf|4562|0
1=3|1work.mgf|6337|748
3=6|3work.mgf|7946|344

[~U]
$root=12|0*3687|
divide=12|0*150||0x10
stepmotor1=12|0*1853||0x10
stepmotor1_tb=12|0*3869||0x10
