#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  3 20:01:08 2024
# Process ID: 1748
# Current directory: D:/Desktop/verilog_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33756 D:\Desktop\verilog_final\verilog_final.xpr
# Log file: D:/Desktop/verilog_final/vivado.log
# Journal file: D:/Desktop/verilog_final\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/Xilinx/Vivado/2018.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/Desktop/verilog_final/verilog_final.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/xjqia/OneDrive/Desktop/verilog_final/.Xil/Vivado-3968-DESKTOP-MVNDR3N/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/Desktop/verilog_final/verilog_final.srcs/sources_1/new/debouncer_k.v w ]
add_files D:/Desktop/verilog_final/verilog_final.srcs/sources_1/new/debouncer_k.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Apr  3 20:46:12 2024] Launched synth_1...
Run output will be captured here: D:/Desktop/verilog_final/verilog_final.runs/synth_1/runme.log
[Wed Apr  3 20:46:12 2024] Launched impl_1...
Run output will be captured here: D:/Desktop/verilog_final/verilog_final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Apr  3 20:51:08 2024] Launched synth_1...
Run output will be captured here: D:/Desktop/verilog_final/verilog_final.runs/synth_1/runme.log
[Wed Apr  3 20:51:08 2024] Launched impl_1...
Run output will be captured here: D:/Desktop/verilog_final/verilog_final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Apr  3 20:57:02 2024] Launched synth_1...
Run output will be captured here: D:/Desktop/verilog_final/verilog_final.runs/synth_1/runme.log
[Wed Apr  3 20:57:02 2024] Launched impl_1...
Run output will be captured here: D:/Desktop/verilog_final/verilog_final.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 21:05:04 2024...
