<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p114" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_114{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t2_114{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_114{left:96px;bottom:68px;letter-spacing:0.1px;}
#t4_114{left:95px;bottom:1088px;}
#t5_114{left:121px;bottom:1088px;letter-spacing:-0.16px;}
#t6_114{left:197px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_114{left:121px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_114{left:121px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#t9_114{left:121px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_114{left:121px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_114{left:95px;bottom:996px;}
#tc_114{left:121px;bottom:996px;letter-spacing:-0.17px;}
#td_114{left:236px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_114{left:121px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_114{left:121px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tg_114{left:121px;bottom:946px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#th_114{left:121px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_114{left:121px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_114{left:95px;bottom:888px;}
#tk_114{left:121px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_114{left:418px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_114{left:121px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_114{left:121px;bottom:854px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#to_114{left:121px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_114{left:95px;bottom:813px;}
#tq_114{left:121px;bottom:813px;letter-spacing:-0.18px;}
#tr_114{left:156px;bottom:813px;letter-spacing:-0.14px;}
#ts_114{left:95px;bottom:788px;}
#tt_114{left:121px;bottom:788px;letter-spacing:-0.18px;}
#tu_114{left:156px;bottom:788px;letter-spacing:-0.16px;}
#tv_114{left:95px;bottom:764px;}
#tw_114{left:121px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_114{left:121px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#ty_114{left:121px;bottom:730px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tz_114{left:121px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_114{left:121px;bottom:697px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t11_114{left:121px;bottom:680px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#t12_114{left:121px;bottom:663px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_114{left:95px;bottom:639px;}
#t14_114{left:121px;bottom:639px;letter-spacing:-0.17px;}
#t15_114{left:164px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t16_114{left:121px;bottom:622px;letter-spacing:-0.14px;}
#t17_114{left:95px;bottom:597px;}
#t18_114{left:121px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t19_114{left:121px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_114{left:69px;bottom:554px;}
#t1b_114{left:95px;bottom:558px;letter-spacing:-0.15px;}
#t1c_114{left:154px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1d_114{left:69px;bottom:531px;}
#t1e_114{left:95px;bottom:535px;letter-spacing:-0.14px;}
#t1f_114{left:130px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t1g_114{left:95px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_114{left:69px;bottom:491px;}
#t1i_114{left:95px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_114{left:95px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1k_114{left:69px;bottom:432px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1l_114{left:69px;bottom:406px;}
#t1m_114{left:95px;bottom:409px;letter-spacing:-0.16px;}
#t1n_114{left:139px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t1o_114{left:95px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_114{left:95px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1q_114{left:95px;bottom:345px;}
#t1r_114{left:121px;bottom:345px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1s_114{left:282px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_114{left:121px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_114{left:121px;bottom:312px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1v_114{left:95px;bottom:287px;}
#t1w_114{left:121px;bottom:287px;letter-spacing:-0.16px;}
#t1x_114{left:197px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1y_114{left:121px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t1z_114{left:121px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_114{left:95px;bottom:229px;}
#t21_114{left:121px;bottom:229px;letter-spacing:-0.17px;}
#t22_114{left:236px;bottom:229px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t23_114{left:121px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t24_114{left:121px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t25_114{left:121px;bottom:179px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t26_114{left:121px;bottom:162px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t27_114{left:121px;bottom:145px;letter-spacing:-0.16px;}
#t28_114{left:95px;bottom:121px;}
#t29_114{left:121px;bottom:121px;letter-spacing:-0.18px;}
#t2a_114{left:156px;bottom:121px;letter-spacing:-0.15px;}

.s1_114{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s2_114{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s3_114{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_114{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s5_114{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts114" type="text/css" >

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg114Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg114" style="-webkit-user-select: none;"><object width="935" height="1210" data="114/114.svg" type="image/svg+xml" id="pdf114" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_114" class="t s1_114">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t2_114" class="t s2_114">3-4 </span><span id="t3_114" class="t s2_114">Vol. 2A </span>
<span id="t4_114" class="t s3_114">— </span><span id="t5_114" class="t s4_114">66,F2,F3: </span><span id="t6_114" class="t s3_114">The presence or absence of these values map to the VEX.pp field encodings. If absent, this </span>
<span id="t7_114" class="t s3_114">corresponds to VEX.pp=00B. If present, the corresponding VEX.pp value affects the “opcode” byte in the </span>
<span id="t8_114" class="t s3_114">same way as if a SIMD prefix (66H, F2H or F3H) does to the ensuing opcode byte. Thus a non-zero encoding </span>
<span id="t9_114" class="t s3_114">of VEX.pp may be considered as an implied 66H/F2H/F3H prefix. The VEX.pp field may be encoded using </span>
<span id="ta_114" class="t s3_114">either the 2-byte or 3-byte form of the VEX prefix. </span>
<span id="tb_114" class="t s3_114">— </span><span id="tc_114" class="t s4_114">0F,0F3A,0F38: </span><span id="td_114" class="t s3_114">The presence maps to a valid encoding of the VEX.mmmmm field. Only three encoded </span>
<span id="te_114" class="t s3_114">values of VEX.mmmmm are defined as valid, corresponding to the escape byte sequence of 0FH, 0F3AH, </span>
<span id="tf_114" class="t s3_114">and 0F38H. The effect of a valid VEX.mmmmm encoding on the ensuing opcode byte is same as if the corre- </span>
<span id="tg_114" class="t s3_114">sponding escape byte sequence on the ensuing opcode byte for non-VEX encoded instructions. Thus a valid </span>
<span id="th_114" class="t s3_114">encoding of VEX.mmmmm may be consider as an implies escape byte sequence of either 0FH, 0F3AH or </span>
<span id="ti_114" class="t s3_114">0F38H. The VEX.mmmmm field must be encoded using the 3-byte form of VEX prefix. </span>
<span id="tj_114" class="t s3_114">— </span><span id="tk_114" class="t s4_114">0F,0F3A,0F38 and 2-byte/3-byte VEX: </span><span id="tl_114" class="t s3_114">The presence of 0F3A and 0F38 in the opcode column implies </span>
<span id="tm_114" class="t s3_114">that opcode can only be encoded by the three-byte form of VEX. The presence of 0F in the opcode column </span>
<span id="tn_114" class="t s3_114">does not preclude the opcode to be encoded by the two-byte of VEX if the semantics of the opcode does not </span>
<span id="to_114" class="t s3_114">require any subfield of VEX not present in the two-byte form of the VEX prefix. </span>
<span id="tp_114" class="t s3_114">— </span><span id="tq_114" class="t s4_114">W0: </span><span id="tr_114" class="t s3_114">VEX.W=0. </span>
<span id="ts_114" class="t s3_114">— </span><span id="tt_114" class="t s4_114">W1: </span><span id="tu_114" class="t s3_114">VEX.W=1. </span>
<span id="tv_114" class="t s3_114">— </span><span id="tw_114" class="t s3_114">The presence of W0/W1 in the opcode column applies to two situations: (a) it is treated as an extended </span>
<span id="tx_114" class="t s3_114">opcode bit, (b) the instruction semantics support an operand size promotion to 64-bit of a general-purpose </span>
<span id="ty_114" class="t s3_114">register operand or a 32-bit memory operand. The presence of W1 in the opcode column implies the opcode </span>
<span id="tz_114" class="t s3_114">must be encoded using the 3-byte form of the VEX prefix. The presence of W0 in the opcode column does </span>
<span id="t10_114" class="t s3_114">not preclude the opcode to be encoded using the C5H form of the VEX prefix, if the semantics of the opcode </span>
<span id="t11_114" class="t s3_114">does not require other VEX subfields not present in the two-byte form of the VEX prefix. Please see Section </span>
<span id="t12_114" class="t s3_114">2.3 on the subfield definitions within VEX. </span>
<span id="t13_114" class="t s3_114">— </span><span id="t14_114" class="t s4_114">WIG: </span><span id="t15_114" class="t s3_114">can use C5H form (if not requiring VEX.mmmmm) or VEX.W value is ignored in the C4H form of VEX </span>
<span id="t16_114" class="t s3_114">prefix. </span>
<span id="t17_114" class="t s3_114">— </span><span id="t18_114" class="t s3_114">If WIG is present, the instruction may be encoded using either the two-byte form or the three-byte form of </span>
<span id="t19_114" class="t s3_114">VEX. When encoding the instruction using the three-byte form of VEX, the value of VEX.W is ignored. </span>
<span id="t1a_114" class="t s5_114">• </span><span id="t1b_114" class="t s4_114">opcode </span><span id="t1c_114" class="t s3_114">— Instruction opcode. </span>
<span id="t1d_114" class="t s5_114">• </span><span id="t1e_114" class="t s4_114">/is4 </span><span id="t1f_114" class="t s3_114">— An 8-bit immediate byte is present containing a source register specifier in either imm8[7:4] (for 64-bit </span>
<span id="t1g_114" class="t s3_114">mode) or imm8[6:4] (for 32-bit mode), and instruction-specific payload in imm8[3:0]. </span>
<span id="t1h_114" class="t s5_114">• </span><span id="t1i_114" class="t s3_114">In general, the encoding o f VEX.R, VEX.X, VEX.B field are not shown explicitly in the opcode column. The </span>
<span id="t1j_114" class="t s3_114">encoding scheme of VEX.R, VEX.X, VEX.B fields must follow the rules defined in Section 2.3. </span>
<span id="t1k_114" class="t s4_114">EVEX.[128,256,512,LLIG].[66,F2,F3].0F/0F3A/0F38.[W0,W1,WIG] opcode [/r] [ib] </span>
<span id="t1l_114" class="t s5_114">• </span><span id="t1m_114" class="t s4_114">EVEX </span><span id="t1n_114" class="t s3_114">— The EVEX prefix is encoded using the four-byte form (the first byte is 62H). Refer to Section 2.7.1 for </span>
<span id="t1o_114" class="t s3_114">more detail on the EVEX prefix. </span>
<span id="t1p_114" class="t s3_114">The encoding of various sub-fields of the EVEX prefix is described using the following notations: </span>
<span id="t1q_114" class="t s3_114">— </span><span id="t1r_114" class="t s4_114">128, 256, 512, LLIG: </span><span id="t1s_114" class="t s3_114">This corresponds to the vector length; three values are allowed by EVEX: 512-bit, </span>
<span id="t1t_114" class="t s3_114">256-bit and 128-bit. Alternatively, vector length is ignored (LIG) for certain instructions; this typically </span>
<span id="t1u_114" class="t s3_114">applies to scalar instructions operating on one data element of a vector register. </span>
<span id="t1v_114" class="t s3_114">— </span><span id="t1w_114" class="t s4_114">66,F2,F3: </span><span id="t1x_114" class="t s3_114">The presence of these value maps to the EVEX.pp field encodings. The corresponding VEX.pp </span>
<span id="t1y_114" class="t s3_114">value affects the “opcode” byte in the same way as if a SIMD prefix (66H, F2H or F3H) does to the ensuing </span>
<span id="t1z_114" class="t s3_114">opcode byte. Thus a non-zero encoding of VEX.pp may be considered as an implied 66H/F2H/F3H prefix. </span>
<span id="t20_114" class="t s3_114">— </span><span id="t21_114" class="t s4_114">0F,0F3A,0F38: </span><span id="t22_114" class="t s3_114">The presence maps to a valid encoding of the EVEX.mmm field. Only three encoded values </span>
<span id="t23_114" class="t s3_114">of EVEX.mmm are defined as valid, corresponding to the escape byte sequence of 0FH, 0F3AH, and 0F38H. </span>
<span id="t24_114" class="t s3_114">The effect of a valid EVEX.mmm encoding on the ensuing opcode byte is the same as if the corresponding </span>
<span id="t25_114" class="t s3_114">escape byte sequence on the ensuing opcode byte for non-EVEX encoded instructions. Thus a valid </span>
<span id="t26_114" class="t s3_114">encoding of EVEX.mmm may be considered as an implied escape byte sequence of either 0FH, 0F3AH or </span>
<span id="t27_114" class="t s3_114">0F38H. </span>
<span id="t28_114" class="t s3_114">— </span><span id="t29_114" class="t s4_114">W0: </span><span id="t2a_114" class="t s3_114">EVEX.W=0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
