[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 36 products, 21 sources, 7 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/src/test/scala/DMAController/Bfm/AxiLiteBfm.scala, ${BASE}/src/test/scala/DMAController/Worker/TransferSplitterTest.scala, ${BASE}/src/test/scala/DMAController/DMAFull.scala, ${BASE}/src/test/scala/DMAController/Frontend/AXI4ReaderTest.scala, ${BASE}/src/test/scala/DMAController/Bfm/AxiStreamBfm.scala, ${BASE}/src/test/scala/DMAController/Bfm/Axi4SlaveBfm.scala, ${BASE}/src/test/scala/DMAController/Worker/AddressGeneratorTest.scala, ${BASE}/src/test/scala/DMAController/ComponentSpec.scala, ${BASE}/src/test/scala/DMAController/Frontend/AXIStreamMasterTest.scala, ${BASE}/src/test/scala/DMAController/TestUtil.scala, ${BASE}/src/test/scala/DMAController/DMAMem22Slave.scala, ${BASE}/src/test/scala/DMAController/Frontend/AXIStreamSlaveTest.scala, ${BASE}/src/test/scala/DMAController/Frontend/AXI4WriterTest.scala, ${BASE}/src/test/scala/DMAController/Bfm/ChiselBfm.scala, ${BASE}/src/test/scala/DMAController/Worker/InterruptControllerTest.scala, ${BASE}/src/test/scala/DMAController/Bfm/AxiStreamMasterBfm.scala, ${BASE}/src/test/scala/DMAController/Bfm/AxiStreamSlaveBfm.scala, ${BASE}/src/test/scala/DMAController/ControllerSpec.scala, ${BASE}/src/test/scala/DMAController/Bfm/AxiLiteMasterBfm.scala, ${BASE}/src/test/scala/DMAController/Bfm/Axi4Bfm.scala, ${BASE}/src/test/scala/DMAController/ImageTransfer.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
