5 18 1fda1 13 4 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ashift3.vcd) 2 -o (ashift3.cdd) 2 -v (ashift3.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 ashift3.verilator.v 8 22 1 
2 1 12 12 12 11001e c 1 100c 0 0 1 1 verilatorclock
2 2 12 12 12 9001e 13 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 12 12 12 210025 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 18 18 18 11001e c 1 300c 0 0 1 1 verilatorclock
2 5 18 18 18 9001e 12 27 300a 4 0 1 18 0 1 0 0 0 0
2 6 19 19 19 f0010 6 0 3008 0 0 32 48 b 0
2 7 19 19 19 6000a 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 8 19 19 19 60010 6 11 10303c 6 7 1 18 0 1 1 1 0 0
2 9 19 19 19 20012 6 39 10002e 8 0
2 10 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
1 verilatorclock 1 8 17 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 10 70012 1 0 95 0 96 49 0 ffffffffffffffff 0 f000000000000000 0 0 0 ffffffff 0 ffffffff 0 0
4 10 26 5 5 5
4 2 1 3 0 2
4 3 6 2 0 2
4 5 1 9 0 5
4 9 4 10 5 5
3 1 main.u$0 "TOP.v.u$0" 0 ashift3.verilator.v 12 15 1 
2 11 13 13 13 f000f 6 0 1008 0 0 32 48 1 0
2 12 13 13 13 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 13 13 13 13 6000f 6 11 10103c 11 12 1 18 0 1 1 1 0 0
2 14 13 13 13 20011 6 39 10002e 13 0
2 15 14 14 14 f000f 6 0 1008 0 0 32 48 5 0
2 16 14 14 14 6000a 6 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 17 14 14 14 6000f 6 11 10103c 15 16 1 18 0 1 1 1 0 0
2 18 14 14 14 20011 6 39 10002e 17 0
2 19 14 14 14 1e001f 1 0 1008 0 0 32 48 23 0
2 20 14 14 14 180018 1 1 1008 0 0 96 33 a
2 21 14 14 14 18001f 1 44 1008 19 20 96 18 0 ffffffffffffffff 1ffffff fffffffffe000000 0 0 0 ffffffff 0 ffffffff 0 0
2 22 14 14 14 130013 0 1 1410 0 0 96 33 a
2 23 14 14 14 13001f 1 38 a 21 22
2 24 13 13 13 180035 1 0 61008 0 0 96 16 0 0 80000000 0
2 25 13 13 13 130013 0 1 1410 0 0 96 33 a
2 26 13 13 13 130035 1 38 1a 24 25
4 14 11 26 18 14
4 26 6 18 18 14
4 18 0 23 0 14
4 23 0 0 0 14
