// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sat Apr 24 03:30:38 2021
// Host        : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Disparity_ip_0_0_sim_netlist.v
// Design      : system_Disparity_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip
   (AXI4_Lite_RVALID,
    Q,
    AXI4_Lite_RDATA,
    AXI4_Stream_Video_Master_TVALID,
    AXI4_Stream_Video_Master_TDATA,
    AXI4_Lite_ARREADY,
    AXI4_Lite_AWREADY,
    AXI4_Stream_Video_Slave_TREADY,
    AXI4_Stream_Video_Master_TLAST,
    AXI4_Stream_Video_Master_TUSER,
    IPCORE_CLK,
    AXI4_Lite_ACLK,
    AXI4_Lite_AWADDR,
    AXI4_Lite_WDATA,
    AXI4_Stream_Video_Slave_TLAST,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TUSER,
    AXI4_Stream_Video_Slave_TDATA,
    AXI4_Lite_ARVALID,
    AXI4_Lite_ARADDR,
    AXI4_Lite_AWVALID,
    AXI4_Lite_RREADY,
    AXI4_Lite_BREADY,
    AXI4_Lite_WVALID,
    AXI4_Stream_Video_Master_TREADY,
    AXI4_Lite_WSTRB,
    AXI4_Lite_ARESETN,
    IPCORE_RESETN);
  output AXI4_Lite_RVALID;
  output [1:0]Q;
  output [13:0]AXI4_Lite_RDATA;
  output AXI4_Stream_Video_Master_TVALID;
  output [31:0]AXI4_Stream_Video_Master_TDATA;
  output AXI4_Lite_ARREADY;
  output AXI4_Lite_AWREADY;
  output AXI4_Stream_Video_Slave_TREADY;
  output AXI4_Stream_Video_Master_TLAST;
  output AXI4_Stream_Video_Master_TUSER;
  input IPCORE_CLK;
  input AXI4_Lite_ACLK;
  input [13:0]AXI4_Lite_AWADDR;
  input [12:0]AXI4_Lite_WDATA;
  input AXI4_Stream_Video_Slave_TLAST;
  input AXI4_Stream_Video_Slave_TVALID;
  input AXI4_Stream_Video_Slave_TUSER;
  input [11:0]AXI4_Stream_Video_Slave_TDATA;
  input AXI4_Lite_ARVALID;
  input [13:0]AXI4_Lite_ARADDR;
  input AXI4_Lite_AWVALID;
  input AXI4_Lite_RREADY;
  input AXI4_Lite_BREADY;
  input AXI4_Lite_WVALID;
  input AXI4_Stream_Video_Master_TREADY;
  input [3:0]AXI4_Lite_WSTRB;
  input AXI4_Lite_ARESETN;
  input IPCORE_RESETN;

  wire AXI4_Lite_ACLK;
  wire [13:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [13:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire [13:0]AXI4_Lite_RDATA;
  wire AXI4_Lite_RREADY;
  wire AXI4_Lite_RVALID;
  wire [12:0]AXI4_Lite_WDATA;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire AXI4_Stream_Video_Master_TVALID;
  wire [11:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire IPCORE_RESETN;
  wire [1:0]Q;
  wire auto_ready_dut_enb;
  wire [12:0]data_reg_axi4_stream_video_slave_image_width_1_1;
  wire dut_enable;
  wire [30:0]frameOut_sig;
  wire [12:0]image_height;
  wire reset;
  wire reset_in;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire [23:16]top_user_pixel;
  wire u_Disparity_ip_axi4_stream_video_master_inst_n_3;
  wire u_Disparity_ip_axi_lite_inst_n_32;
  wire u_Disparity_ip_axi_lite_inst_n_33;
  wire u_Disparity_ip_axi_lite_inst_n_34;
  wire u_Disparity_ip_axi_lite_inst_n_35;
  wire u_Disparity_ip_axi_lite_inst_n_36;
  wire u_Disparity_ip_axi_lite_inst_n_37;
  wire u_Disparity_ip_axi_lite_inst_n_38;
  wire u_Disparity_ip_axi_lite_inst_n_39;
  wire u_Disparity_ip_axi_lite_inst_n_40;
  wire u_Disparity_ip_axi_lite_inst_n_41;
  wire u_Disparity_ip_axi_lite_inst_n_42;
  wire u_Disparity_ip_axi_lite_inst_n_43;
  wire u_Disparity_ip_axi_lite_inst_n_44;
  wire u_Disparity_ip_axi_lite_inst_n_45;
  wire u_Disparity_ip_axi_lite_inst_n_46;
  wire u_Disparity_ip_axi_lite_inst_n_47;
  wire u_Disparity_ip_axi_lite_inst_n_48;
  wire u_Disparity_ip_axi_lite_inst_n_49;
  wire u_Disparity_ip_axi_lite_inst_n_50;
  wire u_Disparity_ip_axi_lite_inst_n_51;
  wire u_Disparity_ip_axi_lite_inst_n_52;
  wire u_Disparity_ip_axi_lite_inst_n_53;
  wire u_Disparity_ip_axi_lite_inst_n_54;
  wire u_Disparity_ip_axi_lite_inst_n_55;
  wire u_Disparity_ip_axi_lite_inst_n_56;
  wire u_Disparity_ip_axi_lite_inst_n_57;
  wire [7:0]\u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[8]_52 ;
  wire validOut_hEnd_sig;
  wire validOut_vStart_sig;
  wire validOut_valid_sig;
  wire write_axi_enable;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_master u_Disparity_ip_axi4_stream_video_master_inst
       (.AXI4_Stream_Video_Master_TDATA(AXI4_Stream_Video_Master_TDATA),
        .AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .AXI4_Stream_Video_Master_TVALID(AXI4_Stream_Video_Master_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .ctrlOut_hEnd(validOut_hEnd_sig),
        .ctrlOut_vStart(validOut_vStart_sig),
        .ctrlOut_valid(validOut_valid_sig),
        .\fifo_sample_count_reg[2] (u_Disparity_ip_axi4_stream_video_master_inst_n_3),
        .frameOut(frameOut_sig),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_slave u_Disparity_ip_axi4_stream_video_slave_inst
       (.AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA),
        .AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TREADY(AXI4_Stream_Video_Slave_TREADY),
        .AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .\Delay57_reg_reg[8]_52 (\u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[8]_52 ),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(data_reg_axi4_stream_video_slave_image_width_1_1),
        .Relational_Operator_relop1(frameOut_sig[30]),
        .S({u_Disparity_ip_axi_lite_inst_n_34,u_Disparity_ip_axi_lite_inst_n_35,u_Disparity_ip_axi_lite_inst_n_36,u_Disparity_ip_axi_lite_inst_n_37}),
        .adapter_in_enable_reg_0(u_Disparity_ip_axi4_stream_video_master_inst_n_3),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .\data_out_tmp_reg[23] (top_user_pixel),
        .dut_enable(dut_enable),
        .\hlength_1_reg[11] ({u_Disparity_ip_axi_lite_inst_n_42,u_Disparity_ip_axi_lite_inst_n_43,u_Disparity_ip_axi_lite_inst_n_44,u_Disparity_ip_axi_lite_inst_n_45}),
        .\hlength_1_reg[12] (u_Disparity_ip_axi_lite_inst_n_32),
        .\hlength_1_reg[7] ({u_Disparity_ip_axi_lite_inst_n_38,u_Disparity_ip_axi_lite_inst_n_39,u_Disparity_ip_axi_lite_inst_n_40,u_Disparity_ip_axi_lite_inst_n_41}),
        .\numoflines_1_reg[12] (image_height),
        .reset(reset),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .\vlength_1_reg[11] ({u_Disparity_ip_axi_lite_inst_n_54,u_Disparity_ip_axi_lite_inst_n_55,u_Disparity_ip_axi_lite_inst_n_56,u_Disparity_ip_axi_lite_inst_n_57}),
        .\vlength_1_reg[12] (u_Disparity_ip_axi_lite_inst_n_33),
        .\vlength_1_reg[3] ({u_Disparity_ip_axi_lite_inst_n_46,u_Disparity_ip_axi_lite_inst_n_47,u_Disparity_ip_axi_lite_inst_n_48,u_Disparity_ip_axi_lite_inst_n_49}),
        .\vlength_1_reg[7] ({u_Disparity_ip_axi_lite_inst_n_50,u_Disparity_ip_axi_lite_inst_n_51,u_Disparity_ip_axi_lite_inst_n_52,u_Disparity_ip_axi_lite_inst_n_53}),
        .write_axi_enable(write_axi_enable));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite u_Disparity_ip_axi_lite_inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR),
        .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),
        .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),
        .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),
        .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR),
        .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),
        .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),
        .AXI4_Lite_BREADY(AXI4_Lite_BREADY),
        .AXI4_Lite_RDATA(AXI4_Lite_RDATA),
        .AXI4_Lite_RREADY(AXI4_Lite_RREADY),
        .AXI4_Lite_WDATA(AXI4_Lite_WDATA),
        .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),
        .AXI4_Lite_WVALID(AXI4_Lite_WVALID),
        .\FSM_onehot_axi_lite_wstate_reg[2] (Q),
        .FSM_sequential_axi_lite_rstate_reg(AXI4_Lite_RVALID),
        .IPCORE_RESETN(IPCORE_RESETN),
        .Q(image_height),
        .S({u_Disparity_ip_axi_lite_inst_n_34,u_Disparity_ip_axi_lite_inst_n_35,u_Disparity_ip_axi_lite_inst_n_36,u_Disparity_ip_axi_lite_inst_n_37}),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ({u_Disparity_ip_axi_lite_inst_n_54,u_Disparity_ip_axi_lite_inst_n_55,u_Disparity_ip_axi_lite_inst_n_56,u_Disparity_ip_axi_lite_inst_n_57}),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] (u_Disparity_ip_axi_lite_inst_n_33),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ({u_Disparity_ip_axi_lite_inst_n_46,u_Disparity_ip_axi_lite_inst_n_47,u_Disparity_ip_axi_lite_inst_n_48,u_Disparity_ip_axi_lite_inst_n_49}),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ({u_Disparity_ip_axi_lite_inst_n_50,u_Disparity_ip_axi_lite_inst_n_51,u_Disparity_ip_axi_lite_inst_n_52,u_Disparity_ip_axi_lite_inst_n_53}),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ({u_Disparity_ip_axi_lite_inst_n_42,u_Disparity_ip_axi_lite_inst_n_43,u_Disparity_ip_axi_lite_inst_n_44,u_Disparity_ip_axi_lite_inst_n_45}),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] (data_reg_axi4_stream_video_slave_image_width_1_1),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 (u_Disparity_ip_axi_lite_inst_n_32),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ({u_Disparity_ip_axi_lite_inst_n_38,u_Disparity_ip_axi_lite_inst_n_39,u_Disparity_ip_axi_lite_inst_n_40,u_Disparity_ip_axi_lite_inst_n_41}),
        .reset(reset),
        .reset_in(reset_in),
        .write_axi_enable(write_axi_enable));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_dut u_Disparity_ip_dut_inst
       (.\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c (top_user_pixel),
        .\Delay57_reg_reg[8]_52 (\u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[8]_52 ),
        .IPCORE_CLK(IPCORE_CLK),
        .ctrlOut_hEnd(validOut_hEnd_sig),
        .ctrlOut_vStart(validOut_vStart_sig),
        .ctrlOut_valid(validOut_valid_sig),
        .dut_enable(dut_enable),
        .frameOut(frameOut_sig[29:0]),
        .reset(reset),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_reset_sync u_Disparity_ip_reset_sync_inst
       (.IPCORE_CLK(IPCORE_CLK),
        .reset(reset),
        .reset_in(reset_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic
   (D,
    \data_int_reg[23]_0 ,
    \data_int_reg[23]_1 ,
    AXI4_Stream_Video_Slave_TVALID,
    \data_int_reg[17]_0 ,
    \data_int_reg[17]_1 ,
    \data_int_reg[17]_2 ,
    Q,
    cache_valid,
    w_d1,
    \Out_tmp_reg[23] ,
    IPCORE_CLK,
    AXI4_Stream_Video_Slave_TDATA,
    ADDRA,
    wr_addr);
  output [7:0]D;
  output [7:0]\data_int_reg[23]_0 ;
  output [7:0]\data_int_reg[23]_1 ;
  input AXI4_Stream_Video_Slave_TVALID;
  input \data_int_reg[17]_0 ;
  input \data_int_reg[17]_1 ;
  input \data_int_reg[17]_2 ;
  input [7:0]Q;
  input cache_valid;
  input w_d1;
  input [7:0]\Out_tmp_reg[23] ;
  input IPCORE_CLK;
  input [11:0]AXI4_Stream_Video_Slave_TDATA;
  input [1:0]ADDRA;
  input [1:0]wr_addr;

  wire [1:0]ADDRA;
  wire [11:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire [7:0]D;
  wire IPCORE_CLK;
  wire [7:0]\Out_tmp_reg[23] ;
  wire [7:0]Q;
  wire cache_valid;
  wire \data_int_reg[17]_0 ;
  wire \data_int_reg[17]_1 ;
  wire \data_int_reg[17]_2 ;
  wire [7:0]\data_int_reg[23]_0 ;
  wire [7:0]\data_int_reg[23]_1 ;
  wire [23:16]p_1_out__1;
  wire ram_reg_0_3_12_17_n_0;
  wire ram_reg_0_3_12_17_n_1;
  wire ram_reg_0_3_12_17_n_2;
  wire ram_reg_0_3_12_17_n_3;
  wire w_d1;
  wire [1:0]wr_addr;
  wire wr_en;
  wire [1:0]NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[16]_i_1 
       (.I0(Q[0]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [0]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[17]_i_1 
       (.I0(Q[1]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [1]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[18]_i_1 
       (.I0(Q[2]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [2]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[19]_i_1 
       (.I0(Q[3]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [3]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[20]_i_1 
       (.I0(Q[4]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [4]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[21]_i_1 
       (.I0(Q[5]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [5]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[22]_i_1 
       (.I0(Q[6]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [6]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[23]_i_2 
       (.I0(Q[7]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [7]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[23] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[16]_i_1 
       (.I0(\data_int_reg[23]_0 [0]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [0]),
        .O(\data_int_reg[23]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[17]_i_1 
       (.I0(\data_int_reg[23]_0 [1]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [1]),
        .O(\data_int_reg[23]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[18]_i_1 
       (.I0(\data_int_reg[23]_0 [2]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [2]),
        .O(\data_int_reg[23]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[19]_i_1 
       (.I0(\data_int_reg[23]_0 [3]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [3]),
        .O(\data_int_reg[23]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[20]_i_1 
       (.I0(\data_int_reg[23]_0 [4]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [4]),
        .O(\data_int_reg[23]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[21]_i_1 
       (.I0(\data_int_reg[23]_0 [5]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [5]),
        .O(\data_int_reg[23]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[22]_i_1 
       (.I0(\data_int_reg[23]_0 [6]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [6]),
        .O(\data_int_reg[23]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[23]_i_2 
       (.I0(\data_int_reg[23]_0 [7]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[23] [7]),
        .O(\data_int_reg[23]_1 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[16] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[16]),
        .Q(\data_int_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[17] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[17]),
        .Q(\data_int_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[18] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[18]),
        .Q(\data_int_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[19] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[19]),
        .Q(\data_int_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[20] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[20]),
        .Q(\data_int_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[21] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[21]),
        .Q(\data_int_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[22] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[22]),
        .Q(\data_int_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[23] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__1[23]),
        .Q(\data_int_reg[23]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_data_inst/u_Disparity_ip_fifo_data_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,wr_addr}),
        .DIA(AXI4_Stream_Video_Slave_TDATA[1:0]),
        .DIB(AXI4_Stream_Video_Slave_TDATA[3:2]),
        .DIC(AXI4_Stream_Video_Slave_TDATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_3_12_17_n_0,ram_reg_0_3_12_17_n_1}),
        .DOB({ram_reg_0_3_12_17_n_2,ram_reg_0_3_12_17_n_3}),
        .DOC(p_1_out__1[17:16]),
        .DOD(NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_0_3_12_17_i_1__0
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(\data_int_reg[17]_0 ),
        .I2(\data_int_reg[17]_1 ),
        .I3(\data_int_reg[17]_2 ),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_data_inst/u_Disparity_ip_fifo_data_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,wr_addr}),
        .DIA(AXI4_Stream_Video_Slave_TDATA[7:6]),
        .DIB(AXI4_Stream_Video_Slave_TDATA[9:8]),
        .DIC(AXI4_Stream_Video_Slave_TDATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__1[19:18]),
        .DOB(p_1_out__1[21:20]),
        .DOC(p_1_out__1[23:22]),
        .DOD(NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
endmodule

(* ORIG_REF_NAME = "Disparity_ip_SimpleDualPortRAM_generic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3
   (wr_en,
    D,
    \data_int_reg[31]_0 ,
    \data_int_reg[31]_1 ,
    \data_int_reg[31]_2 ,
    \data_int_reg[31]_3 ,
    \data_int_reg[31]_4 ,
    ctrlOut_valid,
    auto_ready_dut_enb,
    Q,
    cache_valid,
    w_d1,
    \Out_tmp_reg[31] ,
    IPCORE_CLK,
    frameOut,
    ADDRA,
    ADDRD);
  output wr_en;
  output [31:0]D;
  output [31:0]\data_int_reg[31]_0 ;
  output [31:0]\data_int_reg[31]_1 ;
  input \data_int_reg[31]_2 ;
  input \data_int_reg[31]_3 ;
  input \data_int_reg[31]_4 ;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input [31:0]Q;
  input cache_valid;
  input w_d1;
  input [31:0]\Out_tmp_reg[31] ;
  input IPCORE_CLK;
  input [30:0]frameOut;
  input [1:0]ADDRA;
  input [1:0]ADDRD;

  wire [1:0]ADDRA;
  wire [1:0]ADDRD;
  wire [31:0]D;
  wire IPCORE_CLK;
  wire [31:0]\Out_tmp_reg[31] ;
  wire [31:0]Q;
  wire auto_ready_dut_enb;
  wire cache_valid;
  wire ctrlOut_valid;
  wire [31:0]\data_int_reg[31]_0 ;
  wire [31:0]\data_int_reg[31]_1 ;
  wire \data_int_reg[31]_2 ;
  wire \data_int_reg[31]_3 ;
  wire \data_int_reg[31]_4 ;
  wire [30:0]frameOut;
  wire [31:0]p_1_out__2;
  wire w_d1;
  wire wr_en;
  wire [1:0]NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[0]_i_1 
       (.I0(Q[0]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [0]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[10]_i_1 
       (.I0(Q[10]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [10]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[11]_i_1 
       (.I0(Q[11]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [11]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[12]_i_1 
       (.I0(Q[12]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [12]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[13]_i_1 
       (.I0(Q[13]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [13]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[14]_i_1 
       (.I0(Q[14]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [14]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[15]_i_1 
       (.I0(Q[15]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [15]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[16]_i_1__0 
       (.I0(Q[16]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [16]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[17]_i_1__0 
       (.I0(Q[17]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [17]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[18]_i_1__0 
       (.I0(Q[18]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [18]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[19]_i_1__0 
       (.I0(Q[19]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [19]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[1]_i_1 
       (.I0(Q[1]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [1]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[20]_i_1__0 
       (.I0(Q[20]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [20]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[21]_i_1__0 
       (.I0(Q[21]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [21]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[22]_i_1__0 
       (.I0(Q[22]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [22]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[23]_i_1__0 
       (.I0(Q[23]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [23]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[24]_i_1 
       (.I0(Q[24]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [24]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[25]_i_1 
       (.I0(Q[25]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [25]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[26]_i_1 
       (.I0(Q[26]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [26]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[27]_i_1 
       (.I0(Q[27]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [27]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[28]_i_1 
       (.I0(Q[28]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [28]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[29]_i_1 
       (.I0(Q[29]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [29]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[2]_i_1 
       (.I0(Q[2]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [2]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[30]_i_1 
       (.I0(Q[30]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [30]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[31]_i_2 
       (.I0(Q[31]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [31]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[3]_i_1 
       (.I0(Q[3]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [3]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[4]_i_1 
       (.I0(Q[4]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [4]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[5]_i_1 
       (.I0(Q[5]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [5]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[6]_i_1 
       (.I0(Q[6]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [6]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[7]_i_1 
       (.I0(Q[7]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [7]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[8]_i_1 
       (.I0(Q[8]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [8]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_tmp[9]_i_1 
       (.I0(Q[9]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [9]),
        .I3(w_d1),
        .I4(\Out_tmp_reg[31] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[0]_i_1 
       (.I0(\data_int_reg[31]_0 [0]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [0]),
        .O(\data_int_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[10]_i_1 
       (.I0(\data_int_reg[31]_0 [10]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [10]),
        .O(\data_int_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[11]_i_1 
       (.I0(\data_int_reg[31]_0 [11]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [11]),
        .O(\data_int_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[12]_i_1 
       (.I0(\data_int_reg[31]_0 [12]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [12]),
        .O(\data_int_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[13]_i_1 
       (.I0(\data_int_reg[31]_0 [13]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [13]),
        .O(\data_int_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[14]_i_1 
       (.I0(\data_int_reg[31]_0 [14]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [14]),
        .O(\data_int_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[15]_i_1 
       (.I0(\data_int_reg[31]_0 [15]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [15]),
        .O(\data_int_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[16]_i_1__0 
       (.I0(\data_int_reg[31]_0 [16]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [16]),
        .O(\data_int_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[17]_i_1__0 
       (.I0(\data_int_reg[31]_0 [17]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [17]),
        .O(\data_int_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[18]_i_1__0 
       (.I0(\data_int_reg[31]_0 [18]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [18]),
        .O(\data_int_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[19]_i_1__0 
       (.I0(\data_int_reg[31]_0 [19]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [19]),
        .O(\data_int_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[1]_i_1 
       (.I0(\data_int_reg[31]_0 [1]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [1]),
        .O(\data_int_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[20]_i_1__0 
       (.I0(\data_int_reg[31]_0 [20]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [20]),
        .O(\data_int_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[21]_i_1__0 
       (.I0(\data_int_reg[31]_0 [21]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [21]),
        .O(\data_int_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[22]_i_1__0 
       (.I0(\data_int_reg[31]_0 [22]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [22]),
        .O(\data_int_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[23]_i_1__0 
       (.I0(\data_int_reg[31]_0 [23]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [23]),
        .O(\data_int_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[24]_i_1 
       (.I0(\data_int_reg[31]_0 [24]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [24]),
        .O(\data_int_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[25]_i_1 
       (.I0(\data_int_reg[31]_0 [25]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [25]),
        .O(\data_int_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[26]_i_1 
       (.I0(\data_int_reg[31]_0 [26]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [26]),
        .O(\data_int_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[27]_i_1 
       (.I0(\data_int_reg[31]_0 [27]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [27]),
        .O(\data_int_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[28]_i_1 
       (.I0(\data_int_reg[31]_0 [28]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [28]),
        .O(\data_int_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[29]_i_1 
       (.I0(\data_int_reg[31]_0 [29]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [29]),
        .O(\data_int_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[2]_i_1 
       (.I0(\data_int_reg[31]_0 [2]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [2]),
        .O(\data_int_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[30]_i_1 
       (.I0(\data_int_reg[31]_0 [30]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [30]),
        .O(\data_int_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[31]_i_2 
       (.I0(\data_int_reg[31]_0 [31]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [31]),
        .O(\data_int_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[3]_i_1 
       (.I0(\data_int_reg[31]_0 [3]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [3]),
        .O(\data_int_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[4]_i_1 
       (.I0(\data_int_reg[31]_0 [4]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [4]),
        .O(\data_int_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[5]_i_1 
       (.I0(\data_int_reg[31]_0 [5]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [5]),
        .O(\data_int_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[6]_i_1 
       (.I0(\data_int_reg[31]_0 [6]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [6]),
        .O(\data_int_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[7]_i_1 
       (.I0(\data_int_reg[31]_0 [7]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [7]),
        .O(\data_int_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[8]_i_1 
       (.I0(\data_int_reg[31]_0 [8]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [8]),
        .O(\data_int_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[9]_i_1 
       (.I0(\data_int_reg[31]_0 [9]),
        .I1(w_d1),
        .I2(\Out_tmp_reg[31] [9]),
        .O(\data_int_reg[31]_1 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[0]),
        .Q(\data_int_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[10]),
        .Q(\data_int_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[11]),
        .Q(\data_int_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[12] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[12]),
        .Q(\data_int_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[13] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[13]),
        .Q(\data_int_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[14] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[14]),
        .Q(\data_int_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[15]),
        .Q(\data_int_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[16] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[16]),
        .Q(\data_int_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[17] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[17]),
        .Q(\data_int_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[18] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[18]),
        .Q(\data_int_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[19] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[19]),
        .Q(\data_int_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[1]),
        .Q(\data_int_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[20] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[20]),
        .Q(\data_int_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[21] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[21]),
        .Q(\data_int_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[22] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[22]),
        .Q(\data_int_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[23] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[23]),
        .Q(\data_int_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[24] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[24]),
        .Q(\data_int_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[25] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[25]),
        .Q(\data_int_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[26] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[26]),
        .Q(\data_int_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[27] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[27]),
        .Q(\data_int_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[28] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[28]),
        .Q(\data_int_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[29] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[29]),
        .Q(\data_int_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[2]),
        .Q(\data_int_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[30] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[30]),
        .Q(\data_int_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[31] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[31]),
        .Q(\data_int_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[3]),
        .Q(\data_int_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[4]),
        .Q(\data_int_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[5]),
        .Q(\data_int_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[6]),
        .Q(\data_int_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[7]),
        .Q(\data_int_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[8]),
        .Q(\data_int_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__2[9]),
        .Q(\data_int_reg[31]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_0_5
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(frameOut[1:0]),
        .DIB(frameOut[3:2]),
        .DIC(frameOut[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__2[1:0]),
        .DOB(p_1_out__2[3:2]),
        .DOC(p_1_out__2[5:4]),
        .DOD(NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  LUT5 #(
    .INIT(32'hEF000000)) 
    ram_reg_0_3_0_5_i_1
       (.I0(\data_int_reg[31]_2 ),
        .I1(\data_int_reg[31]_3 ),
        .I2(\data_int_reg[31]_4 ),
        .I3(ctrlOut_valid),
        .I4(auto_ready_dut_enb),
        .O(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(frameOut[13:12]),
        .DIB(frameOut[15:14]),
        .DIC(frameOut[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__2[13:12]),
        .DOB(p_1_out__2[15:14]),
        .DOC(p_1_out__2[17:16]),
        .DOD(NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(frameOut[19:18]),
        .DIB(frameOut[21:20]),
        .DIC(frameOut[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__2[19:18]),
        .DOB(p_1_out__2[21:20]),
        .DOC(p_1_out__2[23:22]),
        .DOD(NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(frameOut[25:24]),
        .DIB(frameOut[27:26]),
        .DIC(frameOut[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__2[25:24]),
        .DOB(p_1_out__2[27:26]),
        .DOC(p_1_out__2[29:28]),
        .DOD(NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_30_31
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b1,frameOut[30]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__2[31:30]),
        .DOB(NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_data_OUT_inst/u_Disparity_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(frameOut[7:6]),
        .DIB(frameOut[9:8]),
        .DIC(frameOut[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_1_out__2[7:6]),
        .DOB(p_1_out__2[9:8]),
        .DOC(p_1_out__2[11:10]),
        .DOD(NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit
   (cache_valid_reg,
    w_out,
    cache_data_reg,
    AXI4_Stream_Video_Slave_TVALID,
    data_int_reg_0,
    data_int_reg_1,
    data_int_reg_2,
    cache_valid,
    fifo_rd_ack,
    out_valid_0,
    fifo_valid,
    cache_data_reg_0,
    Out_rsvd_reg,
    stream_in_user_sof,
    w_d1,
    w_d2,
    IPCORE_CLK,
    AXI4_Stream_Video_Slave_TUSER,
    wr_addr,
    rd_addr);
  output cache_valid_reg;
  output w_out;
  output cache_data_reg;
  input AXI4_Stream_Video_Slave_TVALID;
  input data_int_reg_0;
  input data_int_reg_1;
  input data_int_reg_2;
  input cache_valid;
  input fifo_rd_ack;
  input out_valid_0;
  input fifo_valid;
  input cache_data_reg_0;
  input Out_rsvd_reg;
  input stream_in_user_sof;
  input w_d1;
  input w_d2;
  input IPCORE_CLK;
  input AXI4_Stream_Video_Slave_TUSER;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire Out_rsvd_reg;
  wire cache_data_reg;
  wire cache_data_reg_0;
  wire cache_valid;
  wire cache_valid_reg;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire fifo_rd_ack;
  wire fifo_valid;
  wire out_valid_0;
  wire p_1_out__0;
  wire [1:0]rd_addr;
  wire stream_in_user_sof;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire [1:0]wr_addr;
  wire wr_en;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFAACF0000AAC0)) 
    Out_rsvd_i_1__0
       (.I0(cache_data_reg_0),
        .I1(w_out),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(Out_rsvd_reg),
        .I5(stream_in_user_sof),
        .O(cache_data_reg));
  LUT6 #(
    .INIT(64'hBEBBFFFF82880000)) 
    cache_data_i_1__0
       (.I0(w_out),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid_0),
        .I4(fifo_valid),
        .I5(cache_data_reg_0),
        .O(cache_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__0),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_sof_inst/u_Disparity_ip_fifo_sof_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(AXI4_Stream_Video_Slave_TUSER),
        .DPO(p_1_out__0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'hA8AA)) 
    ram_reg_0_3_0_0_i_1__0
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(data_int_reg_0),
        .I2(data_int_reg_1),
        .I3(data_int_reg_2),
        .O(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1__1
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Disparity_ip_SimpleDualPortRAM_singlebit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0
   (cache_valid_reg,
    w_out,
    cache_data_reg,
    AXI4_Stream_Video_Slave_TVALID,
    data_int_reg_0,
    data_int_reg_1,
    data_int_reg_2,
    cache_valid,
    fifo_rd_ack,
    out_valid_0,
    fifo_valid,
    cache_data,
    Out_rsvd_reg,
    stream_in_user_eol,
    w_d1,
    w_d2,
    IPCORE_CLK,
    AXI4_Stream_Video_Slave_TLAST,
    wr_addr,
    rd_addr);
  output cache_valid_reg;
  output w_out;
  output cache_data_reg;
  input AXI4_Stream_Video_Slave_TVALID;
  input data_int_reg_0;
  input data_int_reg_1;
  input data_int_reg_2;
  input cache_valid;
  input fifo_rd_ack;
  input out_valid_0;
  input fifo_valid;
  input cache_data;
  input Out_rsvd_reg;
  input stream_in_user_eol;
  input w_d1;
  input w_d2;
  input IPCORE_CLK;
  input AXI4_Stream_Video_Slave_TLAST;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire Out_rsvd_reg;
  wire cache_data;
  wire cache_data_reg;
  wire cache_valid;
  wire cache_valid_reg;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire fifo_rd_ack;
  wire fifo_valid;
  wire out_valid_0;
  wire p_1_out;
  wire [1:0]rd_addr;
  wire stream_in_user_eol;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire [1:0]wr_addr;
  wire wr_en;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFAACF0000AAC0)) 
    Out_rsvd_i_1
       (.I0(cache_data),
        .I1(w_out),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(Out_rsvd_reg),
        .I5(stream_in_user_eol),
        .O(cache_data_reg));
  LUT6 #(
    .INIT(64'hBEBBFFFF82880000)) 
    cache_data_i_1
       (.I0(w_out),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid_0),
        .I4(fifo_valid),
        .I5(cache_data),
        .O(cache_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_slave_inst/u_Disparity_ip_fifo_eol_inst/u_Disparity_ip_fifo_eol_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(AXI4_Stream_Video_Slave_TLAST),
        .DPO(p_1_out),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  LUT4 #(
    .INIT(16'hA8AA)) 
    ram_reg_0_3_0_0_i_1
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(data_int_reg_0),
        .I2(data_int_reg_1),
        .I3(data_int_reg_2),
        .O(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1__2
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Disparity_ip_SimpleDualPortRAM_singlebit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1
   (wr_en,
    cache_valid_reg,
    w_out,
    cache_data_reg,
    ctrlOut_valid,
    auto_ready_dut_enb,
    data_int_reg_0,
    data_int_reg_1,
    data_int_reg_2,
    cache_valid,
    AXI4_Stream_Video_Master_TREADY,
    out_valid,
    fifo_valid,
    cache_data_reg_0,
    Out_rsvd_reg,
    AXI4_Stream_Video_Master_TUSER,
    w_d1,
    w_d2,
    IPCORE_CLK,
    ctrlOut_vStart,
    wr_addr,
    rd_addr);
  output wr_en;
  output cache_valid_reg;
  output w_out;
  output cache_data_reg;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input data_int_reg_0;
  input data_int_reg_1;
  input data_int_reg_2;
  input cache_valid;
  input AXI4_Stream_Video_Master_TREADY;
  input out_valid;
  input fifo_valid;
  input cache_data_reg_0;
  input Out_rsvd_reg;
  input AXI4_Stream_Video_Master_TUSER;
  input w_d1;
  input w_d2;
  input IPCORE_CLK;
  input ctrlOut_vStart;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire IPCORE_CLK;
  wire Out_rsvd_reg;
  wire auto_ready_dut_enb;
  wire cache_data_reg;
  wire cache_data_reg_0;
  wire cache_valid;
  wire cache_valid_reg;
  wire ctrlOut_vStart;
  wire ctrlOut_valid;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire fifo_valid;
  wire out_valid;
  wire p_1_out__4;
  wire [1:0]rd_addr;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire [1:0]wr_addr;
  wire wr_en;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFAACF0000AAC0)) 
    Out_rsvd_i_1__2
       (.I0(cache_data_reg_0),
        .I1(w_out),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(Out_rsvd_reg),
        .I5(AXI4_Stream_Video_Master_TUSER),
        .O(cache_data_reg));
  LUT6 #(
    .INIT(64'hBEBBFFFF82880000)) 
    cache_data_i_1__2
       (.I0(w_out),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid),
        .I4(fifo_valid),
        .I5(cache_data_reg_0),
        .O(cache_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__4),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_sof_out_inst/u_Disparity_ip_fifo_sof_out_classic_ram_singlebit/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ctrlOut_vStart),
        .DPO(p_1_out__4),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  LUT5 #(
    .INIT(32'h88808888)) 
    ram_reg_0_3_0_0_i_1__1
       (.I0(ctrlOut_valid),
        .I1(auto_ready_dut_enb),
        .I2(data_int_reg_0),
        .I3(data_int_reg_1),
        .I4(data_int_reg_2),
        .O(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1__0
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Disparity_ip_SimpleDualPortRAM_singlebit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2
   (wr_en,
    cache_valid_reg,
    w_out,
    cache_data_reg,
    ctrlOut_valid,
    auto_ready_dut_enb,
    data_int_reg_0,
    data_int_reg_1,
    data_int_reg_2,
    cache_valid,
    AXI4_Stream_Video_Master_TREADY,
    out_valid,
    fifo_valid,
    cache_data_reg_0,
    Out_rsvd_reg,
    AXI4_Stream_Video_Master_TLAST,
    w_d1,
    w_d2,
    IPCORE_CLK,
    ctrlOut_hEnd,
    wr_addr,
    rd_addr);
  output wr_en;
  output cache_valid_reg;
  output w_out;
  output cache_data_reg;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input data_int_reg_0;
  input data_int_reg_1;
  input data_int_reg_2;
  input cache_valid;
  input AXI4_Stream_Video_Master_TREADY;
  input out_valid;
  input fifo_valid;
  input cache_data_reg_0;
  input Out_rsvd_reg;
  input AXI4_Stream_Video_Master_TLAST;
  input w_d1;
  input w_d2;
  input IPCORE_CLK;
  input ctrlOut_hEnd;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire IPCORE_CLK;
  wire Out_rsvd_reg;
  wire auto_ready_dut_enb;
  wire cache_data_reg;
  wire cache_data_reg_0;
  wire cache_valid;
  wire cache_valid_reg;
  wire ctrlOut_hEnd;
  wire ctrlOut_valid;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire fifo_valid;
  wire out_valid;
  wire p_1_out__3;
  wire [1:0]rd_addr;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire [1:0]wr_addr;
  wire wr_en;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFAACF0000AAC0)) 
    Out_rsvd_i_1__1
       (.I0(cache_data_reg_0),
        .I1(w_out),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(Out_rsvd_reg),
        .I5(AXI4_Stream_Video_Master_TLAST),
        .O(cache_data_reg));
  LUT6 #(
    .INIT(64'hBEBBFFFF82880000)) 
    cache_data_i_1__1
       (.I0(w_out),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid),
        .I4(fifo_valid),
        .I5(cache_data_reg_0),
        .O(cache_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(p_1_out__3),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "u_Disparity_ip_axi4_stream_video_master_inst/u_Disparity_ip_fifo_eol_out_inst/u_Disparity_ip_fifo_eol_out_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ctrlOut_hEnd),
        .DPO(p_1_out__3),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(wr_en));
  LUT5 #(
    .INIT(32'h88808888)) 
    ram_reg_0_3_0_0_i_1__2
       (.I0(ctrlOut_valid),
        .I1(auto_ready_dut_enb),
        .I2(data_int_reg_0),
        .I3(data_int_reg_1),
        .I4(data_int_reg_2),
        .O(wr_en));
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in
   (top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    \data_buf_delay_1_reg[23] ,
    stream_in_user_ready,
    top_user_ctrl_valid_1,
    \data_out_tmp_reg[23] ,
    Relational_Operator_relop1,
    E,
    IPCORE_CLK,
    reset,
    stream_in_user_valid,
    cond54,
    p_7_in,
    Q,
    S,
    \hlength_1_reg[7] ,
    \hlength_1_reg[11] ,
    \hlength_1_reg[12] ,
    \numoflines_1_reg[12] ,
    \vlength_1_reg[3] ,
    \vlength_1_reg[7] ,
    \vlength_1_reg[11] ,
    \vlength_1_reg[12] ,
    \line_counter_reg[0] ,
    fifo_rd_ack_reg,
    out_valid,
    fifo_rd_ack,
    stream_in_user_eol,
    stream_in_user_sof,
    \data_reg_reg[23] ,
    D,
    \Delay57_reg_reg[8]_52 );
  output top_user_ctrl_hEnd_1;
  output top_user_ctrl_vStart_1;
  output [7:0]\data_buf_delay_1_reg[23] ;
  output stream_in_user_ready;
  output top_user_ctrl_valid_1;
  output [7:0]\data_out_tmp_reg[23] ;
  output Relational_Operator_relop1;
  input [0:0]E;
  input IPCORE_CLK;
  input reset;
  input stream_in_user_valid;
  input cond54;
  input p_7_in;
  input [12:0]Q;
  input [3:0]S;
  input [3:0]\hlength_1_reg[7] ;
  input [3:0]\hlength_1_reg[11] ;
  input [0:0]\hlength_1_reg[12] ;
  input [12:0]\numoflines_1_reg[12] ;
  input [3:0]\vlength_1_reg[3] ;
  input [3:0]\vlength_1_reg[7] ;
  input [3:0]\vlength_1_reg[11] ;
  input [0:0]\vlength_1_reg[12] ;
  input \line_counter_reg[0] ;
  input fifo_rd_ack_reg;
  input out_valid;
  input fifo_rd_ack;
  input stream_in_user_eol;
  input stream_in_user_sof;
  input [7:0]\data_reg_reg[23] ;
  input [7:0]D;
  input [7:0]\Delay57_reg_reg[8]_52 ;

  wire [7:0]D;
  wire [7:0]\Delay57_reg_reg[8]_52 ;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [12:0]Q;
  wire Relational_Operator_relop1;
  wire [3:0]S;
  wire cond54;
  wire [7:0]\data_buf_delay_1_reg[23] ;
  wire [7:0]\data_out_tmp_reg[23] ;
  wire [7:0]\data_reg_reg[23] ;
  wire fifo_rd_ack;
  wire fifo_rd_ack_reg;
  wire [3:0]\hlength_1_reg[11] ;
  wire [0:0]\hlength_1_reg[12] ;
  wire [3:0]\hlength_1_reg[7] ;
  wire \line_counter_reg[0] ;
  wire [12:0]\numoflines_1_reg[12] ;
  wire out_valid;
  wire p_7_in;
  wire reset;
  wire stream_in_user_eol;
  wire stream_in_user_ready;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire [3:0]\vlength_1_reg[11] ;
  wire [0:0]\vlength_1_reg[12] ;
  wire [3:0]\vlength_1_reg[3] ;
  wire [3:0]\vlength_1_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in_module u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module
       (.D(D),
        .\Delay57_reg_reg[8]_52 (\Delay57_reg_reg[8]_52 ),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(Q),
        .Relational_Operator_relop1(Relational_Operator_relop1),
        .S(S),
        .cond54(cond54),
        .\data_buf_delay_1_reg[23]_0 (\data_buf_delay_1_reg[23] ),
        .\data_out_tmp_reg[23]_0 (\data_out_tmp_reg[23] ),
        .\data_reg_reg[23]_0 (\data_reg_reg[23] ),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_rd_ack_reg(fifo_rd_ack_reg),
        .\hlength_1_reg[11]_0 (\hlength_1_reg[11] ),
        .\hlength_1_reg[12]_0 (\hlength_1_reg[12] ),
        .\hlength_1_reg[7]_0 (\hlength_1_reg[7] ),
        .\line_counter_reg[0]_0 (\line_counter_reg[0] ),
        .\numoflines_1_reg[12]_0 (\numoflines_1_reg[12] ),
        .out_valid(out_valid),
        .p_7_in(p_7_in),
        .reset(reset),
        .stream_in_user_eol(stream_in_user_eol),
        .stream_in_user_ready(stream_in_user_ready),
        .stream_in_user_sof(stream_in_user_sof),
        .stream_in_user_valid(stream_in_user_valid),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .\vlength_1_reg[11]_0 (\vlength_1_reg[11] ),
        .\vlength_1_reg[12]_0 (\vlength_1_reg[12] ),
        .\vlength_1_reg[3]_0 (\vlength_1_reg[3] ),
        .\vlength_1_reg[7]_0 (\vlength_1_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in_module
   (top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    \data_buf_delay_1_reg[23]_0 ,
    stream_in_user_ready,
    top_user_ctrl_valid_1,
    \data_out_tmp_reg[23]_0 ,
    Relational_Operator_relop1,
    E,
    IPCORE_CLK,
    reset,
    stream_in_user_valid,
    cond54,
    p_7_in,
    Q,
    S,
    \hlength_1_reg[7]_0 ,
    \hlength_1_reg[11]_0 ,
    \hlength_1_reg[12]_0 ,
    \numoflines_1_reg[12]_0 ,
    \vlength_1_reg[3]_0 ,
    \vlength_1_reg[7]_0 ,
    \vlength_1_reg[11]_0 ,
    \vlength_1_reg[12]_0 ,
    \line_counter_reg[0]_0 ,
    fifo_rd_ack_reg,
    out_valid,
    fifo_rd_ack,
    stream_in_user_eol,
    stream_in_user_sof,
    \data_reg_reg[23]_0 ,
    D,
    \Delay57_reg_reg[8]_52 );
  output top_user_ctrl_hEnd_1;
  output top_user_ctrl_vStart_1;
  output [7:0]\data_buf_delay_1_reg[23]_0 ;
  output stream_in_user_ready;
  output top_user_ctrl_valid_1;
  output [7:0]\data_out_tmp_reg[23]_0 ;
  output Relational_Operator_relop1;
  input [0:0]E;
  input IPCORE_CLK;
  input reset;
  input stream_in_user_valid;
  input cond54;
  input p_7_in;
  input [12:0]Q;
  input [3:0]S;
  input [3:0]\hlength_1_reg[7]_0 ;
  input [3:0]\hlength_1_reg[11]_0 ;
  input [0:0]\hlength_1_reg[12]_0 ;
  input [12:0]\numoflines_1_reg[12]_0 ;
  input [3:0]\vlength_1_reg[3]_0 ;
  input [3:0]\vlength_1_reg[7]_0 ;
  input [3:0]\vlength_1_reg[11]_0 ;
  input [0:0]\vlength_1_reg[12]_0 ;
  input \line_counter_reg[0]_0 ;
  input fifo_rd_ack_reg;
  input out_valid;
  input fifo_rd_ack;
  input stream_in_user_eol;
  input stream_in_user_sof;
  input [7:0]\data_reg_reg[23]_0 ;
  input [7:0]D;
  input [7:0]\Delay57_reg_reg[8]_52 ;

  wire [7:0]D;
  wire [7:0]\Delay57_reg_reg[8]_52 ;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [12:0]Q;
  wire Relational_Operator_relop1;
  wire [3:0]S;
  wire adapter_in_valid_out;
  wire cond10_carry__0_i_1_n_0;
  wire cond10_carry__0_i_2_n_0;
  wire cond10_carry__0_i_3_n_0;
  wire cond10_carry__0_i_4_n_0;
  wire cond10_carry__0_i_5_n_0;
  wire cond10_carry__0_i_6_n_0;
  wire cond10_carry__0_n_2;
  wire cond10_carry__0_n_3;
  wire cond10_carry_i_1_n_0;
  wire cond10_carry_i_2_n_0;
  wire cond10_carry_i_3_n_0;
  wire cond10_carry_i_4_n_0;
  wire cond10_carry_i_5_n_0;
  wire cond10_carry_i_6_n_0;
  wire cond10_carry_i_7_n_0;
  wire cond10_carry_i_8_n_0;
  wire cond10_carry_n_0;
  wire cond10_carry_n_1;
  wire cond10_carry_n_2;
  wire cond10_carry_n_3;
  wire cond190_carry__0_i_1_n_0;
  wire cond190_carry_i_1_n_0;
  wire cond190_carry_i_2_n_0;
  wire cond190_carry_i_3_n_0;
  wire cond190_carry_i_4_n_0;
  wire cond190_carry_n_0;
  wire cond190_carry_n_1;
  wire cond190_carry_n_2;
  wire cond190_carry_n_3;
  wire \cond190_inferred__0/i__carry_n_0 ;
  wire \cond190_inferred__0/i__carry_n_1 ;
  wire \cond190_inferred__0/i__carry_n_2 ;
  wire \cond190_inferred__0/i__carry_n_3 ;
  wire cond530_carry__0_i_1_n_0;
  wire cond530_carry__0_i_2_n_0;
  wire cond530_carry__0_i_3_n_0;
  wire cond530_carry__0_i_4_n_0;
  wire cond530_carry__0_i_5_n_0;
  wire cond530_carry__0_i_6_n_0;
  wire cond530_carry__0_n_2;
  wire cond530_carry__0_n_3;
  wire cond530_carry_i_1_n_0;
  wire cond530_carry_i_2_n_0;
  wire cond530_carry_i_3_n_0;
  wire cond530_carry_i_4_n_0;
  wire cond530_carry_i_5_n_0;
  wire cond530_carry_i_6_n_0;
  wire cond530_carry_i_7_n_0;
  wire cond530_carry_i_8_n_0;
  wire cond530_carry_n_0;
  wire cond530_carry_n_1;
  wire cond530_carry_n_2;
  wire cond530_carry_n_3;
  wire cond54;
  wire condition00_carry__0_i_1_n_0;
  wire condition00_carry_i_1_n_0;
  wire condition00_carry_i_2_n_0;
  wire condition00_carry_i_3_n_0;
  wire condition00_carry_i_4_n_0;
  wire condition00_carry_n_0;
  wire condition00_carry_n_1;
  wire condition00_carry_n_2;
  wire condition00_carry_n_3;
  wire \condition00_inferred__0/i__carry_n_0 ;
  wire \condition00_inferred__0/i__carry_n_1 ;
  wire \condition00_inferred__0/i__carry_n_2 ;
  wire \condition00_inferred__0/i__carry_n_3 ;
  wire [7:0]\data_buf_delay_1_reg[23]_0 ;
  wire [23:16]data_out_output;
  wire \data_out_tmp[16]_i_2_n_0 ;
  wire \data_out_tmp[16]_i_3_n_0 ;
  wire \data_out_tmp[17]_i_2_n_0 ;
  wire \data_out_tmp[17]_i_3_n_0 ;
  wire \data_out_tmp[18]_i_2_n_0 ;
  wire \data_out_tmp[18]_i_3_n_0 ;
  wire \data_out_tmp[19]_i_2_n_0 ;
  wire \data_out_tmp[19]_i_3_n_0 ;
  wire \data_out_tmp[20]_i_2_n_0 ;
  wire \data_out_tmp[20]_i_3_n_0 ;
  wire \data_out_tmp[21]_i_2_n_0 ;
  wire \data_out_tmp[21]_i_3_n_0 ;
  wire \data_out_tmp[22]_i_2_n_0 ;
  wire \data_out_tmp[22]_i_3_n_0 ;
  wire \data_out_tmp[23]_i_10_n_0 ;
  wire \data_out_tmp[23]_i_12_n_0 ;
  wire \data_out_tmp[23]_i_13_n_0 ;
  wire \data_out_tmp[23]_i_14_n_0 ;
  wire \data_out_tmp[23]_i_15_n_0 ;
  wire \data_out_tmp[23]_i_16_n_0 ;
  wire \data_out_tmp[23]_i_17_n_0 ;
  wire \data_out_tmp[23]_i_18_n_0 ;
  wire \data_out_tmp[23]_i_19_n_0 ;
  wire \data_out_tmp[23]_i_20_n_0 ;
  wire \data_out_tmp[23]_i_21_n_0 ;
  wire \data_out_tmp[23]_i_22_n_0 ;
  wire \data_out_tmp[23]_i_23_n_0 ;
  wire \data_out_tmp[23]_i_24_n_0 ;
  wire \data_out_tmp[23]_i_25_n_0 ;
  wire \data_out_tmp[23]_i_2_n_0 ;
  wire \data_out_tmp[23]_i_3_n_0 ;
  wire \data_out_tmp[23]_i_4_n_0 ;
  wire \data_out_tmp[23]_i_5_n_0 ;
  wire \data_out_tmp[23]_i_6_n_0 ;
  wire \data_out_tmp[23]_i_7_n_0 ;
  wire \data_out_tmp[23]_i_9_n_0 ;
  wire [7:0]\data_out_tmp_reg[23]_0 ;
  wire \data_out_tmp_reg[23]_i_11_n_0 ;
  wire \data_out_tmp_reg[23]_i_11_n_1 ;
  wire \data_out_tmp_reg[23]_i_11_n_2 ;
  wire \data_out_tmp_reg[23]_i_11_n_3 ;
  wire \data_out_tmp_reg[23]_i_8_n_2 ;
  wire \data_out_tmp_reg[23]_i_8_n_3 ;
  wire [23:16]data_reg;
  wire [7:0]\data_reg_reg[23]_0 ;
  wire eol_buf;
  wire equa19_relop1;
  wire equa21_relop1;
  wire equa24_relop1;
  wire equa26_relop1;
  wire equa28_relop1;
  wire equa31_relop1;
  wire equa7_relop1;
  wire equal12_relop1;
  wire equal13_relop1;
  wire equal14_relop1;
  wire equal25_relop1;
  wire fifo_rd_ack;
  wire fifo_rd_ack_i_10_n_0;
  wire fifo_rd_ack_i_11_n_0;
  wire fifo_rd_ack_i_12_n_0;
  wire fifo_rd_ack_i_13_n_0;
  wire fifo_rd_ack_i_14_n_0;
  wire fifo_rd_ack_i_15_n_0;
  wire fifo_rd_ack_i_16_n_0;
  wire fifo_rd_ack_i_17_n_0;
  wire fifo_rd_ack_i_18_n_0;
  wire fifo_rd_ack_i_19_n_0;
  wire fifo_rd_ack_i_20_n_0;
  wire fifo_rd_ack_i_21_n_0;
  wire fifo_rd_ack_i_2_n_0;
  wire fifo_rd_ack_i_3_n_0;
  wire fifo_rd_ack_i_4_n_0;
  wire fifo_rd_ack_i_5_n_0;
  wire fifo_rd_ack_i_8_n_0;
  wire fifo_rd_ack_i_9_n_0;
  wire fifo_rd_ack_reg;
  wire fifo_rd_ack_reg_i_6_n_2;
  wire fifo_rd_ack_reg_i_6_n_3;
  wire fifo_rd_ack_reg_i_7_n_0;
  wire fifo_rd_ack_reg_i_7_n_1;
  wire fifo_rd_ack_reg_i_7_n_2;
  wire fifo_rd_ack_reg_i_7_n_3;
  wire first_pixel_en_delay;
  wire freeze;
  wire freeze_delay;
  wire [12:0]hlength_1;
  wire [3:0]\hlength_1_reg[11]_0 ;
  wire [0:0]\hlength_1_reg[12]_0 ;
  wire [3:0]\hlength_1_reg[7]_0 ;
  wire [12:0]hlength_2;
  wire [12:0]hlength_buf_1;
  wire hlength_buf_1_carry__0_n_0;
  wire hlength_buf_1_carry__0_n_1;
  wire hlength_buf_1_carry__0_n_2;
  wire hlength_buf_1_carry__0_n_3;
  wire hlength_buf_1_carry__1_n_0;
  wire hlength_buf_1_carry__1_n_1;
  wire hlength_buf_1_carry__1_n_2;
  wire hlength_buf_1_carry__1_n_3;
  wire hlength_buf_1_carry_n_0;
  wire hlength_buf_1_carry_n_1;
  wire hlength_buf_1_carry_n_2;
  wire hlength_buf_1_carry_n_3;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire larger1_relop1;
  wire less1_relop1;
  wire less2_relop1;
  wire line_counter;
  wire [12:1]line_counter0;
  wire \line_counter[0]_i_1_n_0 ;
  wire \line_counter[10]_i_1_n_0 ;
  wire \line_counter[11]_i_1_n_0 ;
  wire \line_counter[12]_i_2_n_0 ;
  wire \line_counter[12]_i_4_n_0 ;
  wire \line_counter[12]_i_6_n_0 ;
  wire \line_counter[1]_i_1_n_0 ;
  wire \line_counter[2]_i_1_n_0 ;
  wire \line_counter[3]_i_1_n_0 ;
  wire \line_counter[4]_i_1_n_0 ;
  wire \line_counter[5]_i_1_n_0 ;
  wire \line_counter[6]_i_1_n_0 ;
  wire \line_counter[7]_i_1_n_0 ;
  wire \line_counter[8]_i_1_n_0 ;
  wire \line_counter[9]_i_1_n_0 ;
  wire \line_counter_reg[0]_0 ;
  wire \line_counter_reg[12]_i_5_n_1 ;
  wire \line_counter_reg[12]_i_5_n_2 ;
  wire \line_counter_reg[12]_i_5_n_3 ;
  wire \line_counter_reg[4]_i_2_n_0 ;
  wire \line_counter_reg[4]_i_2_n_1 ;
  wire \line_counter_reg[4]_i_2_n_2 ;
  wire \line_counter_reg[4]_i_2_n_3 ;
  wire \line_counter_reg[8]_i_2_n_0 ;
  wire \line_counter_reg[8]_i_2_n_1 ;
  wire \line_counter_reg[8]_i_2_n_2 ;
  wire \line_counter_reg[8]_i_2_n_3 ;
  wire \line_counter_reg_n_0_[0] ;
  wire \line_counter_reg_n_0_[10] ;
  wire \line_counter_reg_n_0_[11] ;
  wire \line_counter_reg_n_0_[12] ;
  wire \line_counter_reg_n_0_[1] ;
  wire \line_counter_reg_n_0_[2] ;
  wire \line_counter_reg_n_0_[3] ;
  wire \line_counter_reg_n_0_[4] ;
  wire \line_counter_reg_n_0_[5] ;
  wire \line_counter_reg_n_0_[6] ;
  wire \line_counter_reg_n_0_[7] ;
  wire \line_counter_reg_n_0_[8] ;
  wire \line_counter_reg_n_0_[9] ;
  wire [12:0]numoflines_1;
  wire [12:0]\numoflines_1_reg[12]_0 ;
  wire [12:0]numofpixels_1;
  wire out_valid;
  wire [12:0]p_0_in;
  wire p_6_in;
  wire p_7_in;
  wire [12:0]pixel_counter;
  wire [12:1]pixel_counter0;
  wire \pixel_counter[12]_i_10_n_0 ;
  wire \pixel_counter[12]_i_11_n_0 ;
  wire \pixel_counter[12]_i_13_n_0 ;
  wire \pixel_counter[12]_i_14_n_0 ;
  wire \pixel_counter[12]_i_15_n_0 ;
  wire \pixel_counter[12]_i_16_n_0 ;
  wire \pixel_counter[12]_i_17_n_0 ;
  wire \pixel_counter[12]_i_18_n_0 ;
  wire \pixel_counter[12]_i_20_n_0 ;
  wire \pixel_counter[12]_i_21_n_0 ;
  wire \pixel_counter[12]_i_22_n_0 ;
  wire \pixel_counter[12]_i_23_n_0 ;
  wire \pixel_counter[12]_i_24_n_0 ;
  wire \pixel_counter[12]_i_25_n_0 ;
  wire \pixel_counter[12]_i_26_n_0 ;
  wire \pixel_counter[12]_i_27_n_0 ;
  wire \pixel_counter[12]_i_28_n_0 ;
  wire \pixel_counter[12]_i_29_n_0 ;
  wire \pixel_counter[12]_i_30_n_0 ;
  wire \pixel_counter[12]_i_31_n_0 ;
  wire \pixel_counter[12]_i_32_n_0 ;
  wire \pixel_counter[12]_i_33_n_0 ;
  wire \pixel_counter[12]_i_34_n_0 ;
  wire \pixel_counter[12]_i_35_n_0 ;
  wire \pixel_counter[12]_i_36_n_0 ;
  wire \pixel_counter[12]_i_37_n_0 ;
  wire \pixel_counter[12]_i_38_n_0 ;
  wire \pixel_counter[12]_i_39_n_0 ;
  wire \pixel_counter[12]_i_3_n_0 ;
  wire \pixel_counter[12]_i_40_n_0 ;
  wire \pixel_counter[12]_i_41_n_0 ;
  wire \pixel_counter[12]_i_4_n_0 ;
  wire \pixel_counter[12]_i_5_n_0 ;
  wire \pixel_counter[12]_i_7_n_0 ;
  wire pixel_counter_0;
  wire [12:1]pixel_counter_1;
  wire \pixel_counter_reg[12]_i_12_n_0 ;
  wire \pixel_counter_reg[12]_i_12_n_1 ;
  wire \pixel_counter_reg[12]_i_12_n_2 ;
  wire \pixel_counter_reg[12]_i_12_n_3 ;
  wire \pixel_counter_reg[12]_i_19_n_0 ;
  wire \pixel_counter_reg[12]_i_19_n_1 ;
  wire \pixel_counter_reg[12]_i_19_n_2 ;
  wire \pixel_counter_reg[12]_i_19_n_3 ;
  wire \pixel_counter_reg[12]_i_6_n_1 ;
  wire \pixel_counter_reg[12]_i_6_n_2 ;
  wire \pixel_counter_reg[12]_i_6_n_3 ;
  wire \pixel_counter_reg[12]_i_8_n_2 ;
  wire \pixel_counter_reg[12]_i_8_n_3 ;
  wire \pixel_counter_reg[12]_i_9_n_2 ;
  wire \pixel_counter_reg[12]_i_9_n_3 ;
  wire \pixel_counter_reg[4]_i_2_n_0 ;
  wire \pixel_counter_reg[4]_i_2_n_1 ;
  wire \pixel_counter_reg[4]_i_2_n_2 ;
  wire \pixel_counter_reg[4]_i_2_n_3 ;
  wire \pixel_counter_reg[8]_i_2_n_0 ;
  wire \pixel_counter_reg[8]_i_2_n_1 ;
  wire \pixel_counter_reg[8]_i_2_n_2 ;
  wire \pixel_counter_reg[8]_i_2_n_3 ;
  wire ram_reg_0_3_30_31_i_1_n_1;
  wire ram_reg_0_3_30_31_i_1_n_2;
  wire ram_reg_0_3_30_31_i_1_n_3;
  wire ram_reg_0_3_30_31_i_2_n_0;
  wire ram_reg_0_3_30_31_i_3_n_0;
  wire ram_reg_0_3_30_31_i_4_n_0;
  wire ram_reg_0_3_30_31_i_5_n_0;
  wire ram_reg_0_3_30_31_i_6_n_0;
  wire ram_reg_0_3_30_31_i_7_n_0;
  wire ram_reg_0_3_30_31_i_8_n_0;
  wire ram_reg_0_3_30_31_i_9_n_0;
  wire read_out_cond40_carry__0_i_10_n_0;
  wire read_out_cond40_carry__0_i_11_n_0;
  wire read_out_cond40_carry__0_i_1_n_0;
  wire read_out_cond40_carry__0_i_2_n_0;
  wire read_out_cond40_carry__0_i_3_n_0;
  wire read_out_cond40_carry__0_i_4_n_0;
  wire read_out_cond40_carry__0_i_5_n_0;
  wire read_out_cond40_carry__0_i_6_n_0;
  wire read_out_cond40_carry__0_i_7_n_1;
  wire read_out_cond40_carry__0_i_7_n_2;
  wire read_out_cond40_carry__0_i_7_n_3;
  wire read_out_cond40_carry__0_i_8_n_0;
  wire read_out_cond40_carry__0_i_9_n_0;
  wire read_out_cond40_carry__0_n_2;
  wire read_out_cond40_carry__0_n_3;
  wire read_out_cond40_carry_i_10_n_0;
  wire read_out_cond40_carry_i_10_n_1;
  wire read_out_cond40_carry_i_10_n_2;
  wire read_out_cond40_carry_i_10_n_3;
  wire read_out_cond40_carry_i_11_n_0;
  wire read_out_cond40_carry_i_12_n_0;
  wire read_out_cond40_carry_i_13_n_0;
  wire read_out_cond40_carry_i_14_n_0;
  wire read_out_cond40_carry_i_15_n_0;
  wire read_out_cond40_carry_i_16_n_0;
  wire read_out_cond40_carry_i_17_n_0;
  wire read_out_cond40_carry_i_18_n_0;
  wire read_out_cond40_carry_i_1_n_0;
  wire read_out_cond40_carry_i_2_n_0;
  wire read_out_cond40_carry_i_3_n_0;
  wire read_out_cond40_carry_i_4_n_0;
  wire read_out_cond40_carry_i_5_n_0;
  wire read_out_cond40_carry_i_6_n_0;
  wire read_out_cond40_carry_i_7_n_0;
  wire read_out_cond40_carry_i_8_n_0;
  wire read_out_cond40_carry_i_9_n_0;
  wire read_out_cond40_carry_i_9_n_1;
  wire read_out_cond40_carry_i_9_n_2;
  wire read_out_cond40_carry_i_9_n_3;
  wire read_out_cond40_carry_n_0;
  wire read_out_cond40_carry_n_1;
  wire read_out_cond40_carry_n_2;
  wire read_out_cond40_carry_n_3;
  wire read_out_cond60_carry__0_i_10_n_0;
  wire read_out_cond60_carry__0_i_11_n_0;
  wire read_out_cond60_carry__0_i_12_n_0;
  wire read_out_cond60_carry__0_i_13_n_0;
  wire read_out_cond60_carry__0_i_1_n_0;
  wire read_out_cond60_carry__0_i_2_n_0;
  wire read_out_cond60_carry__0_i_3_n_0;
  wire read_out_cond60_carry__0_i_4_n_0;
  wire read_out_cond60_carry__0_i_5_n_0;
  wire read_out_cond60_carry__0_i_6_n_0;
  wire read_out_cond60_carry__0_i_8_n_0;
  wire read_out_cond60_carry__0_i_8_n_1;
  wire read_out_cond60_carry__0_i_8_n_2;
  wire read_out_cond60_carry__0_i_8_n_3;
  wire read_out_cond60_carry__0_i_9_n_0;
  wire read_out_cond60_carry__0_n_2;
  wire read_out_cond60_carry__0_n_3;
  wire read_out_cond60_carry_i_10_n_0;
  wire read_out_cond60_carry_i_10_n_1;
  wire read_out_cond60_carry_i_10_n_2;
  wire read_out_cond60_carry_i_10_n_3;
  wire read_out_cond60_carry_i_11_n_0;
  wire read_out_cond60_carry_i_12_n_0;
  wire read_out_cond60_carry_i_13_n_0;
  wire read_out_cond60_carry_i_14_n_0;
  wire read_out_cond60_carry_i_15_n_0;
  wire read_out_cond60_carry_i_16_n_0;
  wire read_out_cond60_carry_i_17_n_0;
  wire read_out_cond60_carry_i_1_n_0;
  wire read_out_cond60_carry_i_2_n_0;
  wire read_out_cond60_carry_i_3_n_0;
  wire read_out_cond60_carry_i_4_n_0;
  wire read_out_cond60_carry_i_5_n_0;
  wire read_out_cond60_carry_i_6_n_0;
  wire read_out_cond60_carry_i_7_n_0;
  wire read_out_cond60_carry_i_8_n_0;
  wire read_out_cond60_carry_i_9_n_0;
  wire read_out_cond60_carry_i_9_n_1;
  wire read_out_cond60_carry_i_9_n_2;
  wire read_out_cond60_carry_i_9_n_3;
  wire read_out_cond60_carry_n_0;
  wire read_out_cond60_carry_n_1;
  wire read_out_cond60_carry_n_2;
  wire read_out_cond60_carry_n_3;
  wire read_out_cond81_carry__0_i_1_n_0;
  wire read_out_cond81_carry_i_1_n_0;
  wire read_out_cond81_carry_i_2_n_0;
  wire read_out_cond81_carry_i_3_n_0;
  wire read_out_cond81_carry_i_4_n_0;
  wire read_out_cond81_carry_n_0;
  wire read_out_cond81_carry_n_1;
  wire read_out_cond81_carry_n_2;
  wire read_out_cond81_carry_n_3;
  wire reset;
  wire stream_in_user_eol;
  wire stream_in_user_ready;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire valid_i_2_n_0;
  wire valid_output;
  wire valid_reg__0;
  wire vend_reg0_carry__0_i_1_n_0;
  wire vend_reg0_carry_i_1_n_0;
  wire vend_reg0_carry_i_2_n_0;
  wire vend_reg0_carry_i_3_n_0;
  wire vend_reg0_carry_i_4_n_0;
  wire vend_reg0_carry_n_0;
  wire vend_reg0_carry_n_1;
  wire vend_reg0_carry_n_2;
  wire vend_reg0_carry_n_3;
  wire [12:0]vlength_1;
  wire [3:0]\vlength_1_reg[11]_0 ;
  wire [0:0]\vlength_1_reg[12]_0 ;
  wire [3:0]\vlength_1_reg[3]_0 ;
  wire [3:0]\vlength_1_reg[7]_0 ;
  wire [12:0]vlength_buf_1;
  wire vlength_buf_1_carry__0_n_0;
  wire vlength_buf_1_carry__0_n_1;
  wire vlength_buf_1_carry__0_n_2;
  wire vlength_buf_1_carry__0_n_3;
  wire vlength_buf_1_carry__1_n_0;
  wire vlength_buf_1_carry__1_n_1;
  wire vlength_buf_1_carry__1_n_2;
  wire vlength_buf_1_carry__1_n_3;
  wire vlength_buf_1_carry_n_0;
  wire vlength_buf_1_carry_n_1;
  wire vlength_buf_1_carry_n_2;
  wire vlength_buf_1_carry_n_3;
  wire vstart_output;
  wire [3:0]NLW_cond10_carry_O_UNCONNECTED;
  wire [3:3]NLW_cond10_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cond10_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cond190_carry_O_UNCONNECTED;
  wire [3:1]NLW_cond190_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cond190_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_cond190_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_cond190_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cond190_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_cond530_carry_O_UNCONNECTED;
  wire [3:3]NLW_cond530_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cond530_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_condition00_carry_O_UNCONNECTED;
  wire [3:1]NLW_condition00_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_condition00_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_condition00_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_condition00_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_condition00_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_data_out_tmp_reg[23]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_data_out_tmp_reg[23]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_out_tmp_reg[23]_i_8_O_UNCONNECTED ;
  wire [3:3]NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_fifo_rd_ack_reg_i_7_O_UNCONNECTED;
  wire [3:0]NLW_hlength_buf_1_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_hlength_buf_1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_line_counter_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_pixel_counter_reg[12]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_pixel_counter_reg[12]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_pixel_counter_reg[12]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_9_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_3_30_31_i_1_O_UNCONNECTED;
  wire [3:0]NLW_read_out_cond40_carry_O_UNCONNECTED;
  wire [3:3]NLW_read_out_cond40_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_read_out_cond40_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_read_out_cond40_carry__0_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_read_out_cond60_carry_O_UNCONNECTED;
  wire [3:3]NLW_read_out_cond60_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_read_out_cond60_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_read_out_cond60_carry__0_i_7_CO_UNCONNECTED;
  wire [3:1]NLW_read_out_cond60_carry__0_i_7_O_UNCONNECTED;
  wire [3:0]NLW_read_out_cond81_carry_O_UNCONNECTED;
  wire [3:1]NLW_read_out_cond81_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_read_out_cond81_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_vend_reg0_carry_O_UNCONNECTED;
  wire [3:1]NLW_vend_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_vend_reg0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_vlength_buf_1_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_vlength_buf_1_carry__2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290_i_1 
       (.I0(E),
        .I1(adapter_in_valid_out),
        .O(top_user_ctrl_valid_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cond10_carry
       (.CI(1'b0),
        .CO({cond10_carry_n_0,cond10_carry_n_1,cond10_carry_n_2,cond10_carry_n_3}),
        .CYINIT(1'b0),
        .DI({cond10_carry_i_1_n_0,cond10_carry_i_2_n_0,cond10_carry_i_3_n_0,cond10_carry_i_4_n_0}),
        .O(NLW_cond10_carry_O_UNCONNECTED[3:0]),
        .S({cond10_carry_i_5_n_0,cond10_carry_i_6_n_0,cond10_carry_i_7_n_0,cond10_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cond10_carry__0
       (.CI(cond10_carry_n_0),
        .CO({NLW_cond10_carry__0_CO_UNCONNECTED[3],equal12_relop1,cond10_carry__0_n_2,cond10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,cond10_carry__0_i_1_n_0,cond10_carry__0_i_2_n_0,cond10_carry__0_i_3_n_0}),
        .O(NLW_cond10_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cond10_carry__0_i_4_n_0,cond10_carry__0_i_5_n_0,cond10_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cond10_carry__0_i_1
       (.I0(numoflines_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(cond10_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond10_carry__0_i_2
       (.I0(numoflines_1[10]),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(numoflines_1[11]),
        .I3(\line_counter_reg_n_0_[11] ),
        .O(cond10_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    cond10_carry__0_i_3
       (.I0(\line_counter_reg_n_0_[9] ),
        .I1(numoflines_1[9]),
        .I2(numoflines_1[8]),
        .I3(\line_counter_reg_n_0_[8] ),
        .O(cond10_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cond10_carry__0_i_4
       (.I0(\line_counter_reg_n_0_[12] ),
        .I1(numoflines_1[12]),
        .O(cond10_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond10_carry__0_i_5
       (.I0(numoflines_1[10]),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(numoflines_1[11]),
        .I3(\line_counter_reg_n_0_[11] ),
        .O(cond10_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond10_carry__0_i_6
       (.I0(\line_counter_reg_n_0_[8] ),
        .I1(numoflines_1[8]),
        .I2(\line_counter_reg_n_0_[9] ),
        .I3(numoflines_1[9]),
        .O(cond10_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond10_carry_i_1
       (.I0(numoflines_1[6]),
        .I1(\line_counter_reg_n_0_[6] ),
        .I2(numoflines_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(cond10_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond10_carry_i_2
       (.I0(numoflines_1[4]),
        .I1(\line_counter_reg_n_0_[4] ),
        .I2(numoflines_1[5]),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(cond10_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    cond10_carry_i_3
       (.I0(\line_counter_reg_n_0_[3] ),
        .I1(numoflines_1[3]),
        .I2(numoflines_1[2]),
        .I3(\line_counter_reg_n_0_[2] ),
        .O(cond10_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond10_carry_i_4
       (.I0(numoflines_1[0]),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(numoflines_1[1]),
        .I3(\line_counter_reg_n_0_[1] ),
        .O(cond10_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond10_carry_i_5
       (.I0(numoflines_1[6]),
        .I1(\line_counter_reg_n_0_[6] ),
        .I2(numoflines_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(cond10_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond10_carry_i_6
       (.I0(numoflines_1[4]),
        .I1(\line_counter_reg_n_0_[4] ),
        .I2(numoflines_1[5]),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(cond10_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond10_carry_i_7
       (.I0(\line_counter_reg_n_0_[2] ),
        .I1(numoflines_1[2]),
        .I2(\line_counter_reg_n_0_[3] ),
        .I3(numoflines_1[3]),
        .O(cond10_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond10_carry_i_8
       (.I0(numoflines_1[0]),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(numoflines_1[1]),
        .I3(\line_counter_reg_n_0_[1] ),
        .O(cond10_carry_i_8_n_0));
  FDCE cond10_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(cond54),
        .Q(vstart_output));
  CARRY4 cond190_carry
       (.CI(1'b0),
        .CO({cond190_carry_n_0,cond190_carry_n_1,cond190_carry_n_2,cond190_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_cond190_carry_O_UNCONNECTED[3:0]),
        .S({cond190_carry_i_1_n_0,cond190_carry_i_2_n_0,cond190_carry_i_3_n_0,cond190_carry_i_4_n_0}));
  CARRY4 cond190_carry__0
       (.CI(cond190_carry_n_0),
        .CO({NLW_cond190_carry__0_CO_UNCONNECTED[3:1],equal13_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_cond190_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,cond190_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    cond190_carry__0_i_1
       (.I0(numofpixels_1[12]),
        .I1(hlength_1[12]),
        .O(cond190_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cond190_carry_i_1
       (.I0(hlength_1[10]),
        .I1(numofpixels_1[10]),
        .I2(numofpixels_1[11]),
        .I3(hlength_1[11]),
        .I4(numofpixels_1[9]),
        .I5(hlength_1[9]),
        .O(cond190_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cond190_carry_i_2
       (.I0(hlength_1[6]),
        .I1(numofpixels_1[6]),
        .I2(numofpixels_1[8]),
        .I3(hlength_1[8]),
        .I4(numofpixels_1[7]),
        .I5(hlength_1[7]),
        .O(cond190_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cond190_carry_i_3
       (.I0(hlength_1[3]),
        .I1(numofpixels_1[3]),
        .I2(numofpixels_1[5]),
        .I3(hlength_1[5]),
        .I4(numofpixels_1[4]),
        .I5(hlength_1[4]),
        .O(cond190_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cond190_carry_i_4
       (.I0(hlength_1[2]),
        .I1(numofpixels_1[2]),
        .I2(numofpixels_1[1]),
        .I3(hlength_1[1]),
        .I4(numofpixels_1[0]),
        .I5(hlength_1[0]),
        .O(cond190_carry_i_4_n_0));
  CARRY4 \cond190_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\cond190_inferred__0/i__carry_n_0 ,\cond190_inferred__0/i__carry_n_1 ,\cond190_inferred__0/i__carry_n_2 ,\cond190_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cond190_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \cond190_inferred__0/i__carry__0 
       (.CI(\cond190_inferred__0/i__carry_n_0 ),
        .CO({\NLW_cond190_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],equal14_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_cond190_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cond530_carry
       (.CI(1'b0),
        .CO({cond530_carry_n_0,cond530_carry_n_1,cond530_carry_n_2,cond530_carry_n_3}),
        .CYINIT(1'b0),
        .DI({cond530_carry_i_1_n_0,cond530_carry_i_2_n_0,cond530_carry_i_3_n_0,cond530_carry_i_4_n_0}),
        .O(NLW_cond530_carry_O_UNCONNECTED[3:0]),
        .S({cond530_carry_i_5_n_0,cond530_carry_i_6_n_0,cond530_carry_i_7_n_0,cond530_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cond530_carry__0
       (.CI(cond530_carry_n_0),
        .CO({NLW_cond530_carry__0_CO_UNCONNECTED[3],larger1_relop1,cond530_carry__0_n_2,cond530_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,cond530_carry__0_i_1_n_0,cond530_carry__0_i_2_n_0,cond530_carry__0_i_3_n_0}),
        .O(NLW_cond530_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cond530_carry__0_i_4_n_0,cond530_carry__0_i_5_n_0,cond530_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cond530_carry__0_i_1
       (.I0(\line_counter_reg_n_0_[12] ),
        .I1(numoflines_1[12]),
        .O(cond530_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond530_carry__0_i_2
       (.I0(\line_counter_reg_n_0_[10] ),
        .I1(numoflines_1[10]),
        .I2(\line_counter_reg_n_0_[11] ),
        .I3(numoflines_1[11]),
        .O(cond530_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    cond530_carry__0_i_3
       (.I0(numoflines_1[9]),
        .I1(\line_counter_reg_n_0_[9] ),
        .I2(\line_counter_reg_n_0_[8] ),
        .I3(numoflines_1[8]),
        .O(cond530_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    cond530_carry__0_i_4
       (.I0(numoflines_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(cond530_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond530_carry__0_i_5
       (.I0(numoflines_1[10]),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(numoflines_1[11]),
        .I3(\line_counter_reg_n_0_[11] ),
        .O(cond530_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond530_carry__0_i_6
       (.I0(\line_counter_reg_n_0_[8] ),
        .I1(numoflines_1[8]),
        .I2(\line_counter_reg_n_0_[9] ),
        .I3(numoflines_1[9]),
        .O(cond530_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond530_carry_i_1
       (.I0(\line_counter_reg_n_0_[6] ),
        .I1(numoflines_1[6]),
        .I2(\line_counter_reg_n_0_[7] ),
        .I3(numoflines_1[7]),
        .O(cond530_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond530_carry_i_2
       (.I0(\line_counter_reg_n_0_[4] ),
        .I1(numoflines_1[4]),
        .I2(\line_counter_reg_n_0_[5] ),
        .I3(numoflines_1[5]),
        .O(cond530_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    cond530_carry_i_3
       (.I0(numoflines_1[3]),
        .I1(\line_counter_reg_n_0_[3] ),
        .I2(\line_counter_reg_n_0_[2] ),
        .I3(numoflines_1[2]),
        .O(cond530_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    cond530_carry_i_4
       (.I0(\line_counter_reg_n_0_[0] ),
        .I1(numoflines_1[0]),
        .I2(\line_counter_reg_n_0_[1] ),
        .I3(numoflines_1[1]),
        .O(cond530_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond530_carry_i_5
       (.I0(numoflines_1[6]),
        .I1(\line_counter_reg_n_0_[6] ),
        .I2(numoflines_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(cond530_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond530_carry_i_6
       (.I0(numoflines_1[4]),
        .I1(\line_counter_reg_n_0_[4] ),
        .I2(numoflines_1[5]),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(cond530_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond530_carry_i_7
       (.I0(\line_counter_reg_n_0_[2] ),
        .I1(numoflines_1[2]),
        .I2(\line_counter_reg_n_0_[3] ),
        .I3(numoflines_1[3]),
        .O(cond530_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cond530_carry_i_8
       (.I0(numoflines_1[0]),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(numoflines_1[1]),
        .I3(\line_counter_reg_n_0_[1] ),
        .O(cond530_carry_i_8_n_0));
  CARRY4 condition00_carry
       (.CI(1'b0),
        .CO({condition00_carry_n_0,condition00_carry_n_1,condition00_carry_n_2,condition00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_condition00_carry_O_UNCONNECTED[3:0]),
        .S({condition00_carry_i_1_n_0,condition00_carry_i_2_n_0,condition00_carry_i_3_n_0,condition00_carry_i_4_n_0}));
  CARRY4 condition00_carry__0
       (.CI(condition00_carry_n_0),
        .CO({NLW_condition00_carry__0_CO_UNCONNECTED[3:1],equa31_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_condition00_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,condition00_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    condition00_carry__0_i_1
       (.I0(hlength_1[12]),
        .I1(pixel_counter[12]),
        .O(condition00_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    condition00_carry_i_1
       (.I0(pixel_counter[10]),
        .I1(hlength_1[10]),
        .I2(pixel_counter[11]),
        .I3(hlength_1[11]),
        .I4(hlength_1[9]),
        .I5(pixel_counter[9]),
        .O(condition00_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    condition00_carry_i_2
       (.I0(pixel_counter[6]),
        .I1(hlength_1[6]),
        .I2(pixel_counter[7]),
        .I3(hlength_1[7]),
        .I4(hlength_1[8]),
        .I5(pixel_counter[8]),
        .O(condition00_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    condition00_carry_i_3
       (.I0(pixel_counter[4]),
        .I1(hlength_1[4]),
        .I2(pixel_counter[5]),
        .I3(hlength_1[5]),
        .I4(hlength_1[3]),
        .I5(pixel_counter[3]),
        .O(condition00_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    condition00_carry_i_4
       (.I0(pixel_counter[0]),
        .I1(hlength_1[0]),
        .I2(pixel_counter[1]),
        .I3(hlength_1[1]),
        .I4(hlength_1[2]),
        .I5(pixel_counter[2]),
        .O(condition00_carry_i_4_n_0));
  CARRY4 \condition00_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\condition00_inferred__0/i__carry_n_0 ,\condition00_inferred__0/i__carry_n_1 ,\condition00_inferred__0/i__carry_n_2 ,\condition00_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_condition00_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \condition00_inferred__0/i__carry__0 
       (.CI(\condition00_inferred__0/i__carry_n_0 ),
        .CO({\NLW_condition00_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],equa28_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_condition00_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1__0_n_0}));
  FDCE \data_buf_delay_1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(\data_buf_delay_1_reg[23]_0 [0]));
  FDCE \data_buf_delay_1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(\data_buf_delay_1_reg[23]_0 [1]));
  FDCE \data_buf_delay_1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(\data_buf_delay_1_reg[23]_0 [2]));
  FDCE \data_buf_delay_1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(\data_buf_delay_1_reg[23]_0 [3]));
  FDCE \data_buf_delay_1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(\data_buf_delay_1_reg[23]_0 [4]));
  FDCE \data_buf_delay_1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(\data_buf_delay_1_reg[23]_0 [5]));
  FDCE \data_buf_delay_1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(\data_buf_delay_1_reg[23]_0 [6]));
  FDCE \data_buf_delay_1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(\data_buf_delay_1_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[16]_i_1 
       (.I0(\data_out_tmp[16]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[16]_i_3_n_0 ),
        .O(data_out_output[16]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[16]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[16]),
        .O(\data_out_tmp[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[16]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [0]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[17]_i_1 
       (.I0(\data_out_tmp[17]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[17]_i_3_n_0 ),
        .O(data_out_output[17]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[17]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[17]),
        .O(\data_out_tmp[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[17]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [1]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[18]_i_1 
       (.I0(\data_out_tmp[18]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[18]_i_3_n_0 ),
        .O(data_out_output[18]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[18]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[18]),
        .O(\data_out_tmp[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[18]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [2]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[19]_i_1 
       (.I0(\data_out_tmp[19]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[19]_i_3_n_0 ),
        .O(data_out_output[19]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[19]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[19]),
        .O(\data_out_tmp[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[19]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [3]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[20]_i_1 
       (.I0(\data_out_tmp[20]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[20]_i_3_n_0 ),
        .O(data_out_output[20]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[20]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[20]),
        .O(\data_out_tmp[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[20]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [4]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[21]_i_1 
       (.I0(\data_out_tmp[21]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[21]_i_3_n_0 ),
        .O(data_out_output[21]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[21]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[21]),
        .O(\data_out_tmp[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[21]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [5]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[22]_i_1 
       (.I0(\data_out_tmp[22]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[22]_i_3_n_0 ),
        .O(data_out_output[22]));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[22]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[22]),
        .O(\data_out_tmp[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[22]_i_3 
       (.I0(\data_buf_delay_1_reg[23]_0 [6]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \data_out_tmp[23]_i_1 
       (.I0(\data_out_tmp[23]_i_2_n_0 ),
        .I1(\data_out_tmp[23]_i_3_n_0 ),
        .I2(\data_out_tmp[23]_i_4_n_0 ),
        .I3(valid_reg__0),
        .I4(\data_out_tmp[23]_i_5_n_0 ),
        .I5(\data_out_tmp[23]_i_6_n_0 ),
        .O(data_out_output[23]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_tmp[23]_i_10 
       (.I0(\line_counter_reg_n_0_[3] ),
        .I1(\line_counter_reg_n_0_[2] ),
        .I2(\line_counter_reg_n_0_[12] ),
        .I3(\line_counter_reg_n_0_[6] ),
        .O(\data_out_tmp[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_tmp[23]_i_12 
       (.I0(numofpixels_1[12]),
        .I1(pixel_counter[12]),
        .O(\data_out_tmp[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \data_out_tmp[23]_i_13 
       (.I0(pixel_counter[11]),
        .I1(numofpixels_1[11]),
        .I2(numofpixels_1[10]),
        .I3(pixel_counter[10]),
        .O(\data_out_tmp[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \data_out_tmp[23]_i_14 
       (.I0(pixel_counter[9]),
        .I1(numofpixels_1[9]),
        .I2(numofpixels_1[8]),
        .I3(pixel_counter[8]),
        .O(\data_out_tmp[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_out_tmp[23]_i_15 
       (.I0(pixel_counter[12]),
        .I1(numofpixels_1[12]),
        .O(\data_out_tmp[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_tmp[23]_i_16 
       (.I0(numofpixels_1[11]),
        .I1(pixel_counter[11]),
        .I2(numofpixels_1[10]),
        .I3(pixel_counter[10]),
        .O(\data_out_tmp[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_tmp[23]_i_17 
       (.I0(numofpixels_1[9]),
        .I1(pixel_counter[9]),
        .I2(numofpixels_1[8]),
        .I3(pixel_counter[8]),
        .O(\data_out_tmp[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \data_out_tmp[23]_i_18 
       (.I0(pixel_counter[7]),
        .I1(numofpixels_1[7]),
        .I2(numofpixels_1[6]),
        .I3(pixel_counter[6]),
        .O(\data_out_tmp[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \data_out_tmp[23]_i_19 
       (.I0(pixel_counter[5]),
        .I1(numofpixels_1[5]),
        .I2(numofpixels_1[4]),
        .I3(pixel_counter[4]),
        .O(\data_out_tmp[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \data_out_tmp[23]_i_2 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg[0]_0 ),
        .I2(pixel_counter[0]),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_7_n_0 ),
        .I5(data_reg[23]),
        .O(\data_out_tmp[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \data_out_tmp[23]_i_20 
       (.I0(pixel_counter[3]),
        .I1(numofpixels_1[3]),
        .I2(numofpixels_1[2]),
        .I3(pixel_counter[2]),
        .O(\data_out_tmp[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \data_out_tmp[23]_i_21 
       (.I0(pixel_counter[1]),
        .I1(numofpixels_1[1]),
        .I2(numofpixels_1[0]),
        .I3(pixel_counter[0]),
        .O(\data_out_tmp[23]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_tmp[23]_i_22 
       (.I0(numofpixels_1[7]),
        .I1(pixel_counter[7]),
        .I2(numofpixels_1[6]),
        .I3(pixel_counter[6]),
        .O(\data_out_tmp[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_tmp[23]_i_23 
       (.I0(numofpixels_1[5]),
        .I1(pixel_counter[5]),
        .I2(numofpixels_1[4]),
        .I3(pixel_counter[4]),
        .O(\data_out_tmp[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_tmp[23]_i_24 
       (.I0(numofpixels_1[3]),
        .I1(pixel_counter[3]),
        .I2(numofpixels_1[2]),
        .I3(pixel_counter[2]),
        .O(\data_out_tmp[23]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_tmp[23]_i_25 
       (.I0(numofpixels_1[0]),
        .I1(pixel_counter[0]),
        .I2(numofpixels_1[1]),
        .I3(pixel_counter[1]),
        .O(\data_out_tmp[23]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \data_out_tmp[23]_i_3 
       (.I0(equa28_relop1),
        .I1(equa31_relop1),
        .I2(equal13_relop1),
        .I3(equal14_relop1),
        .O(\data_out_tmp[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00D00000)) 
    \data_out_tmp[23]_i_4 
       (.I0(\data_out_tmp[23]_i_7_n_0 ),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(\pixel_counter[12]_i_7_n_0 ),
        .I3(larger1_relop1),
        .I4(equa7_relop1),
        .O(\data_out_tmp[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAABAAABA)) 
    \data_out_tmp[23]_i_5 
       (.I0(vstart_output),
        .I1(\pixel_counter[12]_i_7_n_0 ),
        .I2(pixel_counter[0]),
        .I3(\line_counter_reg[0]_0 ),
        .I4(\line_counter_reg_n_0_[0] ),
        .I5(\data_out_tmp[23]_i_7_n_0 ),
        .O(\data_out_tmp[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \data_out_tmp[23]_i_6 
       (.I0(\data_buf_delay_1_reg[23]_0 [7]),
        .I1(\data_out_tmp[23]_i_7_n_0 ),
        .I2(\line_counter_reg[0]_0 ),
        .I3(pixel_counter[0]),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_7_n_0 ),
        .O(\data_out_tmp[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data_out_tmp[23]_i_7 
       (.I0(\line_counter_reg_n_0_[10] ),
        .I1(\line_counter_reg_n_0_[11] ),
        .I2(\line_counter_reg_n_0_[1] ),
        .I3(\line_counter_reg_n_0_[4] ),
        .I4(\data_out_tmp[23]_i_9_n_0 ),
        .I5(\data_out_tmp[23]_i_10_n_0 ),
        .O(\data_out_tmp[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_tmp[23]_i_9 
       (.I0(\line_counter_reg_n_0_[9] ),
        .I1(\line_counter_reg_n_0_[8] ),
        .I2(\line_counter_reg_n_0_[7] ),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(\data_out_tmp[23]_i_9_n_0 ));
  FDCE \data_out_tmp_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[16]),
        .Q(\data_out_tmp_reg[23]_0 [0]));
  FDCE \data_out_tmp_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[17]),
        .Q(\data_out_tmp_reg[23]_0 [1]));
  FDCE \data_out_tmp_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[18]),
        .Q(\data_out_tmp_reg[23]_0 [2]));
  FDCE \data_out_tmp_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[19]),
        .Q(\data_out_tmp_reg[23]_0 [3]));
  FDCE \data_out_tmp_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[20]),
        .Q(\data_out_tmp_reg[23]_0 [4]));
  FDCE \data_out_tmp_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[21]),
        .Q(\data_out_tmp_reg[23]_0 [5]));
  FDCE \data_out_tmp_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[22]),
        .Q(\data_out_tmp_reg[23]_0 [6]));
  FDCE \data_out_tmp_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(data_out_output[23]),
        .Q(\data_out_tmp_reg[23]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_out_tmp_reg[23]_i_11 
       (.CI(1'b0),
        .CO({\data_out_tmp_reg[23]_i_11_n_0 ,\data_out_tmp_reg[23]_i_11_n_1 ,\data_out_tmp_reg[23]_i_11_n_2 ,\data_out_tmp_reg[23]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({\data_out_tmp[23]_i_18_n_0 ,\data_out_tmp[23]_i_19_n_0 ,\data_out_tmp[23]_i_20_n_0 ,\data_out_tmp[23]_i_21_n_0 }),
        .O(\NLW_data_out_tmp_reg[23]_i_11_O_UNCONNECTED [3:0]),
        .S({\data_out_tmp[23]_i_22_n_0 ,\data_out_tmp[23]_i_23_n_0 ,\data_out_tmp[23]_i_24_n_0 ,\data_out_tmp[23]_i_25_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_out_tmp_reg[23]_i_8 
       (.CI(\data_out_tmp_reg[23]_i_11_n_0 ),
        .CO({\NLW_data_out_tmp_reg[23]_i_8_CO_UNCONNECTED [3],equa7_relop1,\data_out_tmp_reg[23]_i_8_n_2 ,\data_out_tmp_reg[23]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_tmp[23]_i_12_n_0 ,\data_out_tmp[23]_i_13_n_0 ,\data_out_tmp[23]_i_14_n_0 }),
        .O(\NLW_data_out_tmp_reg[23]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\data_out_tmp[23]_i_15_n_0 ,\data_out_tmp[23]_i_16_n_0 ,\data_out_tmp[23]_i_17_n_0 }));
  FDCE \data_reg_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [0]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [1]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [2]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [3]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [4]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [5]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [6]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_reg[23]_0 [7]),
        .Q(data_reg[23]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    fifo_rd_ack_i_1
       (.I0(fifo_rd_ack_reg),
        .I1(fifo_rd_ack_i_2_n_0),
        .I2(fifo_rd_ack_i_3_n_0),
        .I3(fifo_rd_ack_i_4_n_0),
        .I4(freeze),
        .I5(fifo_rd_ack_i_5_n_0),
        .O(stream_in_user_ready));
  LUT4 #(
    .INIT(16'h44D4)) 
    fifo_rd_ack_i_10
       (.I0(pixel_counter[9]),
        .I1(hlength_1[9]),
        .I2(hlength_1[8]),
        .I3(pixel_counter[8]),
        .O(fifo_rd_ack_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_rd_ack_i_11
       (.I0(pixel_counter[12]),
        .I1(hlength_1[12]),
        .O(fifo_rd_ack_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_12
       (.I0(hlength_1[11]),
        .I1(pixel_counter[11]),
        .I2(hlength_1[10]),
        .I3(pixel_counter[10]),
        .O(fifo_rd_ack_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_13
       (.I0(hlength_1[8]),
        .I1(pixel_counter[8]),
        .I2(hlength_1[9]),
        .I3(pixel_counter[9]),
        .O(fifo_rd_ack_i_13_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    fifo_rd_ack_i_14
       (.I0(pixel_counter[7]),
        .I1(hlength_1[7]),
        .I2(hlength_1[6]),
        .I3(pixel_counter[6]),
        .O(fifo_rd_ack_i_14_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    fifo_rd_ack_i_15
       (.I0(pixel_counter[5]),
        .I1(hlength_1[5]),
        .I2(hlength_1[4]),
        .I3(pixel_counter[4]),
        .O(fifo_rd_ack_i_15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    fifo_rd_ack_i_16
       (.I0(pixel_counter[3]),
        .I1(hlength_1[3]),
        .I2(hlength_1[2]),
        .I3(pixel_counter[2]),
        .O(fifo_rd_ack_i_16_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    fifo_rd_ack_i_17
       (.I0(pixel_counter[1]),
        .I1(hlength_1[1]),
        .I2(hlength_1[0]),
        .I3(pixel_counter[0]),
        .O(fifo_rd_ack_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_18
       (.I0(hlength_1[7]),
        .I1(pixel_counter[7]),
        .I2(hlength_1[6]),
        .I3(pixel_counter[6]),
        .O(fifo_rd_ack_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_19
       (.I0(hlength_1[5]),
        .I1(pixel_counter[5]),
        .I2(hlength_1[4]),
        .I3(pixel_counter[4]),
        .O(fifo_rd_ack_i_19_n_0));
  LUT5 #(
    .INIT(32'h88A8A8A8)) 
    fifo_rd_ack_i_2
       (.I0(equa21_relop1),
        .I1(equal12_relop1),
        .I2(equa26_relop1),
        .I3(out_valid),
        .I4(fifo_rd_ack),
        .O(fifo_rd_ack_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_20
       (.I0(hlength_1[2]),
        .I1(pixel_counter[2]),
        .I2(hlength_1[3]),
        .I3(pixel_counter[3]),
        .O(fifo_rd_ack_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_21
       (.I0(hlength_1[1]),
        .I1(pixel_counter[1]),
        .I2(hlength_1[0]),
        .I3(pixel_counter[0]),
        .O(fifo_rd_ack_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    fifo_rd_ack_i_3
       (.I0(\line_counter_reg[0]_0 ),
        .I1(stream_in_user_sof),
        .I2(equa19_relop1),
        .I3(larger1_relop1),
        .I4(equal12_relop1),
        .I5(equa31_relop1),
        .O(fifo_rd_ack_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_rd_ack_i_4
       (.I0(equa28_relop1),
        .I1(equal25_relop1),
        .I2(equa24_relop1),
        .O(fifo_rd_ack_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_rd_ack_i_5
       (.I0(pixel_counter[0]),
        .I1(\pixel_counter[12]_i_7_n_0 ),
        .O(fifo_rd_ack_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_rd_ack_i_8
       (.I0(hlength_1[12]),
        .I1(pixel_counter[12]),
        .O(fifo_rd_ack_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    fifo_rd_ack_i_9
       (.I0(pixel_counter[11]),
        .I1(hlength_1[11]),
        .I2(hlength_1[10]),
        .I3(pixel_counter[10]),
        .O(fifo_rd_ack_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 fifo_rd_ack_reg_i_6
       (.CI(fifo_rd_ack_reg_i_7_n_0),
        .CO({NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED[3],equa24_relop1,fifo_rd_ack_reg_i_6_n_2,fifo_rd_ack_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rd_ack_i_8_n_0,fifo_rd_ack_i_9_n_0,fifo_rd_ack_i_10_n_0}),
        .O(NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rd_ack_i_11_n_0,fifo_rd_ack_i_12_n_0,fifo_rd_ack_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 fifo_rd_ack_reg_i_7
       (.CI(1'b0),
        .CO({fifo_rd_ack_reg_i_7_n_0,fifo_rd_ack_reg_i_7_n_1,fifo_rd_ack_reg_i_7_n_2,fifo_rd_ack_reg_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({fifo_rd_ack_i_14_n_0,fifo_rd_ack_i_15_n_0,fifo_rd_ack_i_16_n_0,fifo_rd_ack_i_17_n_0}),
        .O(NLW_fifo_rd_ack_reg_i_7_O_UNCONNECTED[3:0]),
        .S({fifo_rd_ack_i_18_n_0,fifo_rd_ack_i_19_n_0,fifo_rd_ack_i_20_n_0,fifo_rd_ack_i_21_n_0}));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    first_pixel_en_delay_i_1
       (.I0(equal12_relop1),
        .I1(stream_in_user_eol),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .I4(first_pixel_en_delay),
        .O(p_6_in));
  FDCE first_pixel_en_delay_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(p_6_in),
        .Q(first_pixel_en_delay));
  LUT5 #(
    .INIT(32'h77707070)) 
    freeze_delay_i_1
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(freeze_delay),
        .I3(equal12_relop1),
        .I4(eol_buf),
        .O(freeze));
  FDCE freeze_delay_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(freeze),
        .Q(freeze_delay));
  FDCE hend_output_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(p_7_in),
        .Q(eol_buf));
  FDCE hend_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(eol_buf),
        .Q(top_user_ctrl_hEnd_1));
  FDCE \hlength_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[0]),
        .Q(hlength_1[0]));
  FDCE \hlength_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[10]),
        .Q(hlength_1[10]));
  FDCE \hlength_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[11]),
        .Q(hlength_1[11]));
  FDCE \hlength_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[12]),
        .Q(hlength_1[12]));
  FDCE \hlength_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[1]),
        .Q(hlength_1[1]));
  FDCE \hlength_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[2]),
        .Q(hlength_1[2]));
  FDCE \hlength_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[3]),
        .Q(hlength_1[3]));
  FDCE \hlength_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[4]),
        .Q(hlength_1[4]));
  FDCE \hlength_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[5]),
        .Q(hlength_1[5]));
  FDCE \hlength_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[6]),
        .Q(hlength_1[6]));
  FDCE \hlength_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[7]),
        .Q(hlength_1[7]));
  FDCE \hlength_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[8]),
        .Q(hlength_1[8]));
  FDCE \hlength_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(hlength_buf_1[9]),
        .Q(hlength_1[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry
       (.CI(1'b0),
        .CO({hlength_buf_1_carry_n_0,hlength_buf_1_carry_n_1,hlength_buf_1_carry_n_2,hlength_buf_1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(hlength_buf_1[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry__0
       (.CI(hlength_buf_1_carry_n_0),
        .CO({hlength_buf_1_carry__0_n_0,hlength_buf_1_carry__0_n_1,hlength_buf_1_carry__0_n_2,hlength_buf_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(hlength_buf_1[7:4]),
        .S(\hlength_1_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry__1
       (.CI(hlength_buf_1_carry__0_n_0),
        .CO({hlength_buf_1_carry__1_n_0,hlength_buf_1_carry__1_n_1,hlength_buf_1_carry__1_n_2,hlength_buf_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(hlength_buf_1[11:8]),
        .S(\hlength_1_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry__2
       (.CI(hlength_buf_1_carry__1_n_0),
        .CO(NLW_hlength_buf_1_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_hlength_buf_1_carry__2_O_UNCONNECTED[3:1],hlength_buf_1[12]}),
        .S({1'b0,1'b0,1'b0,\hlength_1_reg[12]_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(numoflines_1[12]),
        .I1(vlength_1[12]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(vlength_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(i__carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(numoflines_1[11]),
        .I1(vlength_1[11]),
        .I2(numoflines_1[9]),
        .I3(vlength_1[9]),
        .I4(numoflines_1[10]),
        .I5(vlength_1[10]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\line_counter_reg_n_0_[11] ),
        .I1(vlength_1[11]),
        .I2(vlength_1[9]),
        .I3(\line_counter_reg_n_0_[9] ),
        .I4(vlength_1[10]),
        .I5(\line_counter_reg_n_0_[10] ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(vlength_1[8]),
        .I1(numoflines_1[8]),
        .I2(numoflines_1[6]),
        .I3(vlength_1[6]),
        .I4(numoflines_1[7]),
        .I5(vlength_1[7]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\line_counter_reg_n_0_[8] ),
        .I1(vlength_1[8]),
        .I2(vlength_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .I4(vlength_1[6]),
        .I5(\line_counter_reg_n_0_[6] ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(numoflines_1[5]),
        .I1(vlength_1[5]),
        .I2(numoflines_1[4]),
        .I3(vlength_1[4]),
        .I4(numoflines_1[3]),
        .I5(vlength_1[3]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\line_counter_reg_n_0_[5] ),
        .I1(vlength_1[5]),
        .I2(vlength_1[3]),
        .I3(\line_counter_reg_n_0_[3] ),
        .I4(vlength_1[4]),
        .I5(\line_counter_reg_n_0_[4] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(numoflines_1[2]),
        .I1(vlength_1[2]),
        .I2(numoflines_1[1]),
        .I3(vlength_1[1]),
        .I4(numoflines_1[0]),
        .I5(vlength_1[0]),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\line_counter_reg_n_0_[2] ),
        .I1(vlength_1[2]),
        .I2(vlength_1[0]),
        .I3(\line_counter_reg_n_0_[0] ),
        .I4(vlength_1[1]),
        .I5(\line_counter_reg_n_0_[1] ),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h444F4F4F44444444)) 
    \line_counter[0]_i_1 
       (.I0(\line_counter_reg[0]_0 ),
        .I1(stream_in_user_sof),
        .I2(\line_counter_reg_n_0_[0] ),
        .I3(equa28_relop1),
        .I4(equa31_relop1),
        .I5(\line_counter[12]_i_4_n_0 ),
        .O(\line_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[10]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[10]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[11]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[11]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA202020AAAAAAAA)) 
    \line_counter[12]_i_1 
       (.I0(E),
        .I1(\line_counter_reg[0]_0 ),
        .I2(stream_in_user_sof),
        .I3(equa28_relop1),
        .I4(equa31_relop1),
        .I5(\pixel_counter[12]_i_4_n_0 ),
        .O(line_counter));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[12]_i_2 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[12]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055557FFF)) 
    \line_counter[12]_i_4 
       (.I0(\line_counter_reg_n_0_[11] ),
        .I1(\line_counter_reg_n_0_[5] ),
        .I2(\line_counter_reg_n_0_[6] ),
        .I3(\line_counter_reg_n_0_[4] ),
        .I4(\line_counter[12]_i_6_n_0 ),
        .I5(\line_counter_reg_n_0_[12] ),
        .O(\line_counter[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \line_counter[12]_i_6 
       (.I0(\line_counter_reg_n_0_[9] ),
        .I1(\line_counter_reg_n_0_[8] ),
        .I2(\line_counter_reg_n_0_[10] ),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(\line_counter[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[1]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[1]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[2]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[2]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[3]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[3]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[4]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[4]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[5]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[5]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[6]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[6]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[7]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[7]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[8]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[8]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808880888088)) 
    \line_counter[9]_i_1 
       (.I0(\line_counter[12]_i_4_n_0 ),
        .I1(line_counter0[9]),
        .I2(\line_counter_reg[0]_0 ),
        .I3(stream_in_user_sof),
        .I4(equa28_relop1),
        .I5(equa31_relop1),
        .O(\line_counter[9]_i_1_n_0 ));
  FDCE \line_counter_reg[0] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[0]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[0] ));
  FDCE \line_counter_reg[10] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[10]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[10] ));
  FDCE \line_counter_reg[11] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[11]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[11] ));
  FDCE \line_counter_reg[12] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[12]_i_2_n_0 ),
        .Q(\line_counter_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \line_counter_reg[12]_i_5 
       (.CI(\line_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_line_counter_reg[12]_i_5_CO_UNCONNECTED [3],\line_counter_reg[12]_i_5_n_1 ,\line_counter_reg[12]_i_5_n_2 ,\line_counter_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(line_counter0[12:9]),
        .S({\line_counter_reg_n_0_[12] ,\line_counter_reg_n_0_[11] ,\line_counter_reg_n_0_[10] ,\line_counter_reg_n_0_[9] }));
  FDCE \line_counter_reg[1] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[1]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[1] ));
  FDCE \line_counter_reg[2] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[2]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[2] ));
  FDCE \line_counter_reg[3] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[3]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[3] ));
  FDCE \line_counter_reg[4] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[4]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \line_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\line_counter_reg[4]_i_2_n_0 ,\line_counter_reg[4]_i_2_n_1 ,\line_counter_reg[4]_i_2_n_2 ,\line_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\line_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(line_counter0[4:1]),
        .S({\line_counter_reg_n_0_[4] ,\line_counter_reg_n_0_[3] ,\line_counter_reg_n_0_[2] ,\line_counter_reg_n_0_[1] }));
  FDCE \line_counter_reg[5] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[5]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[5] ));
  FDCE \line_counter_reg[6] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[6]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[6] ));
  FDCE \line_counter_reg[7] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[7]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[7] ));
  FDCE \line_counter_reg[8] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[8]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \line_counter_reg[8]_i_2 
       (.CI(\line_counter_reg[4]_i_2_n_0 ),
        .CO({\line_counter_reg[8]_i_2_n_0 ,\line_counter_reg[8]_i_2_n_1 ,\line_counter_reg[8]_i_2_n_2 ,\line_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(line_counter0[8:5]),
        .S({\line_counter_reg_n_0_[8] ,\line_counter_reg_n_0_[7] ,\line_counter_reg_n_0_[6] ,\line_counter_reg_n_0_[5] }));
  FDCE \line_counter_reg[9] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset),
        .D(\line_counter[9]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[9] ));
  FDCE \numoflines_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [0]),
        .Q(numoflines_1[0]));
  FDCE \numoflines_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [10]),
        .Q(numoflines_1[10]));
  FDCE \numoflines_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [11]),
        .Q(numoflines_1[11]));
  FDCE \numoflines_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [12]),
        .Q(numoflines_1[12]));
  FDCE \numoflines_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [1]),
        .Q(numoflines_1[1]));
  FDCE \numoflines_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [2]),
        .Q(numoflines_1[2]));
  FDCE \numoflines_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [3]),
        .Q(numoflines_1[3]));
  FDCE \numoflines_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [4]),
        .Q(numoflines_1[4]));
  FDCE \numoflines_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [5]),
        .Q(numoflines_1[5]));
  FDCE \numoflines_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [6]),
        .Q(numoflines_1[6]));
  FDCE \numoflines_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [7]),
        .Q(numoflines_1[7]));
  FDCE \numoflines_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [8]),
        .Q(numoflines_1[8]));
  FDCE \numoflines_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(\numoflines_1_reg[12]_0 [9]),
        .Q(numoflines_1[9]));
  FDCE \numofpixels_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[0]),
        .Q(numofpixels_1[0]));
  FDCE \numofpixels_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[10]),
        .Q(numofpixels_1[10]));
  FDCE \numofpixels_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[11]),
        .Q(numofpixels_1[11]));
  FDCE \numofpixels_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[12]),
        .Q(numofpixels_1[12]));
  FDCE \numofpixels_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[1]),
        .Q(numofpixels_1[1]));
  FDCE \numofpixels_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[2]),
        .Q(numofpixels_1[2]));
  FDCE \numofpixels_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[3]),
        .Q(numofpixels_1[3]));
  FDCE \numofpixels_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[4]),
        .Q(numofpixels_1[4]));
  FDCE \numofpixels_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[5]),
        .Q(numofpixels_1[5]));
  FDCE \numofpixels_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[6]),
        .Q(numofpixels_1[6]));
  FDCE \numofpixels_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[7]),
        .Q(numofpixels_1[7]));
  FDCE \numofpixels_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[8]),
        .Q(numofpixels_1[8]));
  FDCE \numofpixels_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(Q[9]),
        .Q(numofpixels_1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF010500FF)) 
    \pixel_counter[0]_i_1 
       (.I0(pixel_counter[12]),
        .I1(equa31_relop1),
        .I2(pixel_counter[0]),
        .I3(equa28_relop1),
        .I4(\pixel_counter[12]_i_4_n_0 ),
        .I5(cond54),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[10]_i_1 
       (.I0(pixel_counter0[10]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[11]_i_1 
       (.I0(pixel_counter0[11]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \pixel_counter[12]_i_1 
       (.I0(E),
        .I1(\pixel_counter[12]_i_3_n_0 ),
        .I2(\pixel_counter[12]_i_4_n_0 ),
        .I3(\pixel_counter[12]_i_5_n_0 ),
        .O(pixel_counter_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pixel_counter[12]_i_10 
       (.I0(pixel_counter[10]),
        .I1(pixel_counter[12]),
        .I2(pixel_counter[8]),
        .I3(pixel_counter[9]),
        .O(\pixel_counter[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pixel_counter[12]_i_11 
       (.I0(pixel_counter[4]),
        .I1(pixel_counter[7]),
        .I2(pixel_counter[2]),
        .I3(pixel_counter[11]),
        .O(\pixel_counter[12]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pixel_counter[12]_i_13 
       (.I0(hlength_1[12]),
        .I1(pixel_counter[12]),
        .O(\pixel_counter[12]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_14 
       (.I0(pixel_counter[11]),
        .I1(hlength_1[11]),
        .I2(hlength_1[10]),
        .I3(pixel_counter[10]),
        .O(\pixel_counter[12]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_15 
       (.I0(pixel_counter[9]),
        .I1(hlength_1[9]),
        .I2(hlength_1[8]),
        .I3(pixel_counter[8]),
        .O(\pixel_counter[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pixel_counter[12]_i_16 
       (.I0(pixel_counter[12]),
        .I1(hlength_1[12]),
        .O(\pixel_counter[12]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_17 
       (.I0(hlength_1[11]),
        .I1(pixel_counter[11]),
        .I2(hlength_1[10]),
        .I3(pixel_counter[10]),
        .O(\pixel_counter[12]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_18 
       (.I0(hlength_1[8]),
        .I1(pixel_counter[8]),
        .I2(hlength_1[9]),
        .I3(pixel_counter[9]),
        .O(\pixel_counter[12]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[12]_i_2 
       (.I0(pixel_counter0[12]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \pixel_counter[12]_i_20 
       (.I0(numofpixels_1[12]),
        .I1(pixel_counter[12]),
        .O(\pixel_counter[12]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_21 
       (.I0(pixel_counter[11]),
        .I1(numofpixels_1[11]),
        .I2(numofpixels_1[10]),
        .I3(pixel_counter[10]),
        .O(\pixel_counter[12]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_22 
       (.I0(pixel_counter[9]),
        .I1(numofpixels_1[9]),
        .I2(numofpixels_1[8]),
        .I3(pixel_counter[8]),
        .O(\pixel_counter[12]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pixel_counter[12]_i_23 
       (.I0(pixel_counter[12]),
        .I1(numofpixels_1[12]),
        .O(\pixel_counter[12]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_24 
       (.I0(numofpixels_1[11]),
        .I1(pixel_counter[11]),
        .I2(numofpixels_1[10]),
        .I3(pixel_counter[10]),
        .O(\pixel_counter[12]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_25 
       (.I0(numofpixels_1[9]),
        .I1(pixel_counter[9]),
        .I2(numofpixels_1[8]),
        .I3(pixel_counter[8]),
        .O(\pixel_counter[12]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_26 
       (.I0(pixel_counter[7]),
        .I1(hlength_1[7]),
        .I2(hlength_1[6]),
        .I3(pixel_counter[6]),
        .O(\pixel_counter[12]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_27 
       (.I0(pixel_counter[5]),
        .I1(hlength_1[5]),
        .I2(hlength_1[4]),
        .I3(pixel_counter[4]),
        .O(\pixel_counter[12]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_28 
       (.I0(pixel_counter[3]),
        .I1(hlength_1[3]),
        .I2(hlength_1[2]),
        .I3(pixel_counter[2]),
        .O(\pixel_counter[12]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_29 
       (.I0(pixel_counter[1]),
        .I1(hlength_1[1]),
        .I2(hlength_1[0]),
        .I3(pixel_counter[0]),
        .O(\pixel_counter[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF00)) 
    \pixel_counter[12]_i_3 
       (.I0(\line_counter_reg[0]_0 ),
        .I1(pixel_counter[0]),
        .I2(\pixel_counter[12]_i_7_n_0 ),
        .I3(less2_relop1),
        .I4(less1_relop1),
        .I5(larger1_relop1),
        .O(\pixel_counter[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_30 
       (.I0(hlength_1[7]),
        .I1(pixel_counter[7]),
        .I2(hlength_1[6]),
        .I3(pixel_counter[6]),
        .O(\pixel_counter[12]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_31 
       (.I0(hlength_1[5]),
        .I1(pixel_counter[5]),
        .I2(hlength_1[4]),
        .I3(pixel_counter[4]),
        .O(\pixel_counter[12]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_32 
       (.I0(hlength_1[2]),
        .I1(pixel_counter[2]),
        .I2(hlength_1[3]),
        .I3(pixel_counter[3]),
        .O(\pixel_counter[12]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_33 
       (.I0(hlength_1[1]),
        .I1(pixel_counter[1]),
        .I2(hlength_1[0]),
        .I3(pixel_counter[0]),
        .O(\pixel_counter[12]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_34 
       (.I0(pixel_counter[7]),
        .I1(numofpixels_1[7]),
        .I2(numofpixels_1[6]),
        .I3(pixel_counter[6]),
        .O(\pixel_counter[12]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_35 
       (.I0(pixel_counter[5]),
        .I1(numofpixels_1[5]),
        .I2(numofpixels_1[4]),
        .I3(pixel_counter[4]),
        .O(\pixel_counter[12]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_36 
       (.I0(pixel_counter[3]),
        .I1(numofpixels_1[3]),
        .I2(numofpixels_1[2]),
        .I3(pixel_counter[2]),
        .O(\pixel_counter[12]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \pixel_counter[12]_i_37 
       (.I0(pixel_counter[1]),
        .I1(numofpixels_1[1]),
        .I2(numofpixels_1[0]),
        .I3(pixel_counter[0]),
        .O(\pixel_counter[12]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_38 
       (.I0(numofpixels_1[7]),
        .I1(pixel_counter[7]),
        .I2(numofpixels_1[6]),
        .I3(pixel_counter[6]),
        .O(\pixel_counter[12]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_39 
       (.I0(numofpixels_1[5]),
        .I1(pixel_counter[5]),
        .I2(numofpixels_1[4]),
        .I3(pixel_counter[4]),
        .O(\pixel_counter[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h80008FFFFFFFFFFF)) 
    \pixel_counter[12]_i_4 
       (.I0(equal12_relop1),
        .I1(stream_in_user_eol),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .I4(first_pixel_en_delay),
        .I5(equa31_relop1),
        .O(\pixel_counter[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_40 
       (.I0(numofpixels_1[3]),
        .I1(pixel_counter[3]),
        .I2(numofpixels_1[2]),
        .I3(pixel_counter[2]),
        .O(\pixel_counter[12]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_41 
       (.I0(numofpixels_1[0]),
        .I1(pixel_counter[0]),
        .I2(numofpixels_1[1]),
        .I3(pixel_counter[1]),
        .O(\pixel_counter[12]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    \pixel_counter[12]_i_5 
       (.I0(fifo_rd_ack),
        .I1(out_valid),
        .I2(stream_in_user_sof),
        .I3(equa28_relop1),
        .I4(equa31_relop1),
        .O(\pixel_counter[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pixel_counter[12]_i_7 
       (.I0(\pixel_counter[12]_i_10_n_0 ),
        .I1(pixel_counter[1]),
        .I2(pixel_counter[3]),
        .I3(pixel_counter[5]),
        .I4(pixel_counter[6]),
        .I5(\pixel_counter[12]_i_11_n_0 ),
        .O(\pixel_counter[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[1]_i_1 
       (.I0(pixel_counter0[1]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[2]_i_1 
       (.I0(pixel_counter0[2]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[3]_i_1 
       (.I0(pixel_counter0[3]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[4]_i_1 
       (.I0(pixel_counter0[4]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[5]_i_1 
       (.I0(pixel_counter0[5]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[6]_i_1 
       (.I0(pixel_counter0[6]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[7]_i_1 
       (.I0(pixel_counter0[7]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[8]_i_1 
       (.I0(pixel_counter0[8]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \pixel_counter[9]_i_1 
       (.I0(pixel_counter0[9]),
        .I1(\pixel_counter[12]_i_4_n_0 ),
        .I2(\pixel_counter[12]_i_5_n_0 ),
        .I3(pixel_counter[12]),
        .O(p_0_in[9]));
  FDCE \pixel_counter_reg[0] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(pixel_counter[0]));
  FDCE \pixel_counter_reg[10] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[10]),
        .Q(pixel_counter[10]));
  FDCE \pixel_counter_reg[11] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[11]),
        .Q(pixel_counter[11]));
  FDCE \pixel_counter_reg[12] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[12]),
        .Q(pixel_counter[12]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_12 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[12]_i_12_n_0 ,\pixel_counter_reg[12]_i_12_n_1 ,\pixel_counter_reg[12]_i_12_n_2 ,\pixel_counter_reg[12]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\pixel_counter[12]_i_26_n_0 ,\pixel_counter[12]_i_27_n_0 ,\pixel_counter[12]_i_28_n_0 ,\pixel_counter[12]_i_29_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_12_O_UNCONNECTED [3:0]),
        .S({\pixel_counter[12]_i_30_n_0 ,\pixel_counter[12]_i_31_n_0 ,\pixel_counter[12]_i_32_n_0 ,\pixel_counter[12]_i_33_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_19 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[12]_i_19_n_0 ,\pixel_counter_reg[12]_i_19_n_1 ,\pixel_counter_reg[12]_i_19_n_2 ,\pixel_counter_reg[12]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\pixel_counter[12]_i_34_n_0 ,\pixel_counter[12]_i_35_n_0 ,\pixel_counter[12]_i_36_n_0 ,\pixel_counter[12]_i_37_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_19_O_UNCONNECTED [3:0]),
        .S({\pixel_counter[12]_i_38_n_0 ,\pixel_counter[12]_i_39_n_0 ,\pixel_counter[12]_i_40_n_0 ,\pixel_counter[12]_i_41_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pixel_counter_reg[12]_i_6 
       (.CI(\pixel_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_pixel_counter_reg[12]_i_6_CO_UNCONNECTED [3],\pixel_counter_reg[12]_i_6_n_1 ,\pixel_counter_reg[12]_i_6_n_2 ,\pixel_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pixel_counter0[12:9]),
        .S(pixel_counter[12:9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_8 
       (.CI(\pixel_counter_reg[12]_i_12_n_0 ),
        .CO({\NLW_pixel_counter_reg[12]_i_8_CO_UNCONNECTED [3],less2_relop1,\pixel_counter_reg[12]_i_8_n_2 ,\pixel_counter_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pixel_counter[12]_i_13_n_0 ,\pixel_counter[12]_i_14_n_0 ,\pixel_counter[12]_i_15_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\pixel_counter[12]_i_16_n_0 ,\pixel_counter[12]_i_17_n_0 ,\pixel_counter[12]_i_18_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_9 
       (.CI(\pixel_counter_reg[12]_i_19_n_0 ),
        .CO({\NLW_pixel_counter_reg[12]_i_9_CO_UNCONNECTED [3],less1_relop1,\pixel_counter_reg[12]_i_9_n_2 ,\pixel_counter_reg[12]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pixel_counter[12]_i_20_n_0 ,\pixel_counter[12]_i_21_n_0 ,\pixel_counter[12]_i_22_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,\pixel_counter[12]_i_23_n_0 ,\pixel_counter[12]_i_24_n_0 ,\pixel_counter[12]_i_25_n_0 }));
  FDCE \pixel_counter_reg[1] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[1]),
        .Q(pixel_counter[1]));
  FDCE \pixel_counter_reg[2] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(pixel_counter[2]));
  FDCE \pixel_counter_reg[3] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(pixel_counter[3]));
  FDCE \pixel_counter_reg[4] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(pixel_counter[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pixel_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[4]_i_2_n_0 ,\pixel_counter_reg[4]_i_2_n_1 ,\pixel_counter_reg[4]_i_2_n_2 ,\pixel_counter_reg[4]_i_2_n_3 }),
        .CYINIT(pixel_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pixel_counter0[4:1]),
        .S(pixel_counter[4:1]));
  FDCE \pixel_counter_reg[5] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(pixel_counter[5]));
  FDCE \pixel_counter_reg[6] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(pixel_counter[6]));
  FDCE \pixel_counter_reg[7] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(pixel_counter[7]));
  FDCE \pixel_counter_reg[8] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[8]),
        .Q(pixel_counter[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pixel_counter_reg[8]_i_2 
       (.CI(\pixel_counter_reg[4]_i_2_n_0 ),
        .CO({\pixel_counter_reg[8]_i_2_n_0 ,\pixel_counter_reg[8]_i_2_n_1 ,\pixel_counter_reg[8]_i_2_n_2 ,\pixel_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pixel_counter0[8:5]),
        .S(pixel_counter[8:5]));
  FDCE \pixel_counter_reg[9] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter_0),
        .CLR(reset),
        .D(p_0_in[9]),
        .Q(pixel_counter[9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_30_31_i_1
       (.CI(1'b0),
        .CO({Relational_Operator_relop1,ram_reg_0_3_30_31_i_1_n_1,ram_reg_0_3_30_31_i_1_n_2,ram_reg_0_3_30_31_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_30_31_i_2_n_0,ram_reg_0_3_30_31_i_3_n_0,ram_reg_0_3_30_31_i_4_n_0,ram_reg_0_3_30_31_i_5_n_0}),
        .O(NLW_ram_reg_0_3_30_31_i_1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_30_31_i_6_n_0,ram_reg_0_3_30_31_i_7_n_0,ram_reg_0_3_30_31_i_8_n_0,ram_reg_0_3_30_31_i_9_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_30_31_i_2
       (.I0(\data_out_tmp_reg[23]_0 [6]),
        .I1(\Delay57_reg_reg[8]_52 [6]),
        .I2(\Delay57_reg_reg[8]_52 [7]),
        .I3(\data_out_tmp_reg[23]_0 [7]),
        .O(ram_reg_0_3_30_31_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_30_31_i_3
       (.I0(\data_out_tmp_reg[23]_0 [4]),
        .I1(\Delay57_reg_reg[8]_52 [4]),
        .I2(\Delay57_reg_reg[8]_52 [5]),
        .I3(\data_out_tmp_reg[23]_0 [5]),
        .O(ram_reg_0_3_30_31_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_30_31_i_4
       (.I0(\data_out_tmp_reg[23]_0 [2]),
        .I1(\Delay57_reg_reg[8]_52 [2]),
        .I2(\Delay57_reg_reg[8]_52 [3]),
        .I3(\data_out_tmp_reg[23]_0 [3]),
        .O(ram_reg_0_3_30_31_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_30_31_i_5
       (.I0(\data_out_tmp_reg[23]_0 [0]),
        .I1(\Delay57_reg_reg[8]_52 [0]),
        .I2(\Delay57_reg_reg[8]_52 [1]),
        .I3(\data_out_tmp_reg[23]_0 [1]),
        .O(ram_reg_0_3_30_31_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_30_31_i_6
       (.I0(\data_out_tmp_reg[23]_0 [6]),
        .I1(\Delay57_reg_reg[8]_52 [6]),
        .I2(\data_out_tmp_reg[23]_0 [7]),
        .I3(\Delay57_reg_reg[8]_52 [7]),
        .O(ram_reg_0_3_30_31_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_30_31_i_7
       (.I0(\data_out_tmp_reg[23]_0 [4]),
        .I1(\Delay57_reg_reg[8]_52 [4]),
        .I2(\data_out_tmp_reg[23]_0 [5]),
        .I3(\Delay57_reg_reg[8]_52 [5]),
        .O(ram_reg_0_3_30_31_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_30_31_i_8
       (.I0(\data_out_tmp_reg[23]_0 [2]),
        .I1(\Delay57_reg_reg[8]_52 [2]),
        .I2(\data_out_tmp_reg[23]_0 [3]),
        .I3(\Delay57_reg_reg[8]_52 [3]),
        .O(ram_reg_0_3_30_31_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_30_31_i_9
       (.I0(\data_out_tmp_reg[23]_0 [0]),
        .I1(\Delay57_reg_reg[8]_52 [0]),
        .I2(\data_out_tmp_reg[23]_0 [1]),
        .I3(\Delay57_reg_reg[8]_52 [1]),
        .O(ram_reg_0_3_30_31_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 read_out_cond40_carry
       (.CI(1'b0),
        .CO({read_out_cond40_carry_n_0,read_out_cond40_carry_n_1,read_out_cond40_carry_n_2,read_out_cond40_carry_n_3}),
        .CYINIT(1'b0),
        .DI({read_out_cond40_carry_i_1_n_0,read_out_cond40_carry_i_2_n_0,read_out_cond40_carry_i_3_n_0,read_out_cond40_carry_i_4_n_0}),
        .O(NLW_read_out_cond40_carry_O_UNCONNECTED[3:0]),
        .S({read_out_cond40_carry_i_5_n_0,read_out_cond40_carry_i_6_n_0,read_out_cond40_carry_i_7_n_0,read_out_cond40_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 read_out_cond40_carry__0
       (.CI(read_out_cond40_carry_n_0),
        .CO({NLW_read_out_cond40_carry__0_CO_UNCONNECTED[3],equa19_relop1,read_out_cond40_carry__0_n_2,read_out_cond40_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,read_out_cond40_carry__0_i_1_n_0,read_out_cond40_carry__0_i_2_n_0,read_out_cond40_carry__0_i_3_n_0}),
        .O(NLW_read_out_cond40_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,read_out_cond40_carry__0_i_4_n_0,read_out_cond40_carry__0_i_5_n_0,read_out_cond40_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    read_out_cond40_carry__0_i_1
       (.I0(pixel_counter_1[12]),
        .I1(pixel_counter[12]),
        .O(read_out_cond40_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry__0_i_10
       (.I0(numofpixels_1[10]),
        .O(read_out_cond40_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry__0_i_11
       (.I0(numofpixels_1[9]),
        .O(read_out_cond40_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    read_out_cond40_carry__0_i_2
       (.I0(pixel_counter[11]),
        .I1(pixel_counter_1[11]),
        .I2(pixel_counter_1[10]),
        .I3(pixel_counter[10]),
        .O(read_out_cond40_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    read_out_cond40_carry__0_i_3
       (.I0(pixel_counter[9]),
        .I1(pixel_counter_1[9]),
        .I2(pixel_counter_1[8]),
        .I3(pixel_counter[8]),
        .O(read_out_cond40_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    read_out_cond40_carry__0_i_4
       (.I0(pixel_counter[12]),
        .I1(pixel_counter_1[12]),
        .O(read_out_cond40_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond40_carry__0_i_5
       (.I0(pixel_counter_1[11]),
        .I1(pixel_counter[11]),
        .I2(pixel_counter_1[10]),
        .I3(pixel_counter[10]),
        .O(read_out_cond40_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond40_carry__0_i_6
       (.I0(pixel_counter_1[9]),
        .I1(pixel_counter[9]),
        .I2(pixel_counter_1[8]),
        .I3(pixel_counter[8]),
        .O(read_out_cond40_carry__0_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond40_carry__0_i_7
       (.CI(read_out_cond40_carry_i_9_n_0),
        .CO({NLW_read_out_cond40_carry__0_i_7_CO_UNCONNECTED[3],read_out_cond40_carry__0_i_7_n_1,read_out_cond40_carry__0_i_7_n_2,read_out_cond40_carry__0_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,numofpixels_1[11:9]}),
        .O(pixel_counter_1[12:9]),
        .S({read_out_cond40_carry__0_i_8_n_0,read_out_cond40_carry__0_i_9_n_0,read_out_cond40_carry__0_i_10_n_0,read_out_cond40_carry__0_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry__0_i_8
       (.I0(numofpixels_1[12]),
        .O(read_out_cond40_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry__0_i_9
       (.I0(numofpixels_1[11]),
        .O(read_out_cond40_carry__0_i_9_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    read_out_cond40_carry_i_1
       (.I0(pixel_counter[7]),
        .I1(pixel_counter_1[7]),
        .I2(pixel_counter_1[6]),
        .I3(pixel_counter[6]),
        .O(read_out_cond40_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond40_carry_i_10
       (.CI(1'b0),
        .CO({read_out_cond40_carry_i_10_n_0,read_out_cond40_carry_i_10_n_1,read_out_cond40_carry_i_10_n_2,read_out_cond40_carry_i_10_n_3}),
        .CYINIT(numofpixels_1[0]),
        .DI(numofpixels_1[4:1]),
        .O(pixel_counter_1[4:1]),
        .S({read_out_cond40_carry_i_15_n_0,read_out_cond40_carry_i_16_n_0,read_out_cond40_carry_i_17_n_0,read_out_cond40_carry_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_11
       (.I0(numofpixels_1[8]),
        .O(read_out_cond40_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_12
       (.I0(numofpixels_1[7]),
        .O(read_out_cond40_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_13
       (.I0(numofpixels_1[6]),
        .O(read_out_cond40_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_14
       (.I0(numofpixels_1[5]),
        .O(read_out_cond40_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_15
       (.I0(numofpixels_1[4]),
        .O(read_out_cond40_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_16
       (.I0(numofpixels_1[3]),
        .O(read_out_cond40_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_17
       (.I0(numofpixels_1[2]),
        .O(read_out_cond40_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond40_carry_i_18
       (.I0(numofpixels_1[1]),
        .O(read_out_cond40_carry_i_18_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    read_out_cond40_carry_i_2
       (.I0(pixel_counter[5]),
        .I1(pixel_counter_1[5]),
        .I2(pixel_counter_1[4]),
        .I3(pixel_counter[4]),
        .O(read_out_cond40_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    read_out_cond40_carry_i_3
       (.I0(pixel_counter[3]),
        .I1(pixel_counter_1[3]),
        .I2(pixel_counter_1[2]),
        .I3(pixel_counter[2]),
        .O(read_out_cond40_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h444D)) 
    read_out_cond40_carry_i_4
       (.I0(pixel_counter[1]),
        .I1(pixel_counter_1[1]),
        .I2(pixel_counter[0]),
        .I3(numofpixels_1[0]),
        .O(read_out_cond40_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond40_carry_i_5
       (.I0(pixel_counter_1[7]),
        .I1(pixel_counter[7]),
        .I2(pixel_counter_1[6]),
        .I3(pixel_counter[6]),
        .O(read_out_cond40_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond40_carry_i_6
       (.I0(pixel_counter_1[5]),
        .I1(pixel_counter[5]),
        .I2(pixel_counter_1[4]),
        .I3(pixel_counter[4]),
        .O(read_out_cond40_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond40_carry_i_7
       (.I0(pixel_counter_1[3]),
        .I1(pixel_counter[3]),
        .I2(pixel_counter_1[2]),
        .I3(pixel_counter[2]),
        .O(read_out_cond40_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    read_out_cond40_carry_i_8
       (.I0(numofpixels_1[0]),
        .I1(pixel_counter[0]),
        .I2(pixel_counter_1[1]),
        .I3(pixel_counter[1]),
        .O(read_out_cond40_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond40_carry_i_9
       (.CI(read_out_cond40_carry_i_10_n_0),
        .CO({read_out_cond40_carry_i_9_n_0,read_out_cond40_carry_i_9_n_1,read_out_cond40_carry_i_9_n_2,read_out_cond40_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(numofpixels_1[8:5]),
        .O(pixel_counter_1[8:5]),
        .S({read_out_cond40_carry_i_11_n_0,read_out_cond40_carry_i_12_n_0,read_out_cond40_carry_i_13_n_0,read_out_cond40_carry_i_14_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 read_out_cond60_carry
       (.CI(1'b0),
        .CO({read_out_cond60_carry_n_0,read_out_cond60_carry_n_1,read_out_cond60_carry_n_2,read_out_cond60_carry_n_3}),
        .CYINIT(1'b0),
        .DI({read_out_cond60_carry_i_1_n_0,read_out_cond60_carry_i_2_n_0,read_out_cond60_carry_i_3_n_0,read_out_cond60_carry_i_4_n_0}),
        .O(NLW_read_out_cond60_carry_O_UNCONNECTED[3:0]),
        .S({read_out_cond60_carry_i_5_n_0,read_out_cond60_carry_i_6_n_0,read_out_cond60_carry_i_7_n_0,read_out_cond60_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 read_out_cond60_carry__0
       (.CI(read_out_cond60_carry_n_0),
        .CO({NLW_read_out_cond60_carry__0_CO_UNCONNECTED[3],equal25_relop1,read_out_cond60_carry__0_n_2,read_out_cond60_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,read_out_cond60_carry__0_i_1_n_0,read_out_cond60_carry__0_i_2_n_0,read_out_cond60_carry__0_i_3_n_0}),
        .O(NLW_read_out_cond60_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,read_out_cond60_carry__0_i_4_n_0,read_out_cond60_carry__0_i_5_n_0,read_out_cond60_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    read_out_cond60_carry__0_i_1
       (.I0(pixel_counter[12]),
        .I1(hlength_2[12]),
        .O(read_out_cond60_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry__0_i_10
       (.I0(hlength_1[11]),
        .O(read_out_cond60_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry__0_i_11
       (.I0(hlength_1[10]),
        .O(read_out_cond60_carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry__0_i_12
       (.I0(hlength_1[9]),
        .O(read_out_cond60_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry__0_i_13
       (.I0(hlength_1[8]),
        .O(read_out_cond60_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    read_out_cond60_carry__0_i_2
       (.I0(pixel_counter[11]),
        .I1(hlength_2[11]),
        .I2(pixel_counter[10]),
        .I3(hlength_2[10]),
        .O(read_out_cond60_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    read_out_cond60_carry__0_i_3
       (.I0(pixel_counter[9]),
        .I1(hlength_2[9]),
        .I2(pixel_counter[8]),
        .I3(hlength_2[8]),
        .O(read_out_cond60_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    read_out_cond60_carry__0_i_4
       (.I0(hlength_2[12]),
        .I1(pixel_counter[12]),
        .O(read_out_cond60_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond60_carry__0_i_5
       (.I0(hlength_2[11]),
        .I1(pixel_counter[11]),
        .I2(hlength_2[10]),
        .I3(pixel_counter[10]),
        .O(read_out_cond60_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond60_carry__0_i_6
       (.I0(hlength_2[9]),
        .I1(pixel_counter[9]),
        .I2(hlength_2[8]),
        .I3(pixel_counter[8]),
        .O(read_out_cond60_carry__0_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond60_carry__0_i_7
       (.CI(read_out_cond60_carry__0_i_8_n_0),
        .CO(NLW_read_out_cond60_carry__0_i_7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_read_out_cond60_carry__0_i_7_O_UNCONNECTED[3:1],hlength_2[12]}),
        .S({1'b0,1'b0,1'b0,read_out_cond60_carry__0_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond60_carry__0_i_8
       (.CI(read_out_cond60_carry_i_9_n_0),
        .CO({read_out_cond60_carry__0_i_8_n_0,read_out_cond60_carry__0_i_8_n_1,read_out_cond60_carry__0_i_8_n_2,read_out_cond60_carry__0_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(hlength_1[11:8]),
        .O(hlength_2[11:8]),
        .S({read_out_cond60_carry__0_i_10_n_0,read_out_cond60_carry__0_i_11_n_0,read_out_cond60_carry__0_i_12_n_0,read_out_cond60_carry__0_i_13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry__0_i_9
       (.I0(hlength_1[12]),
        .O(read_out_cond60_carry__0_i_9_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    read_out_cond60_carry_i_1
       (.I0(pixel_counter[7]),
        .I1(hlength_2[7]),
        .I2(pixel_counter[6]),
        .I3(hlength_2[6]),
        .O(read_out_cond60_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond60_carry_i_10
       (.CI(1'b0),
        .CO({read_out_cond60_carry_i_10_n_0,read_out_cond60_carry_i_10_n_1,read_out_cond60_carry_i_10_n_2,read_out_cond60_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({hlength_1[3:1],1'b0}),
        .O(hlength_2[3:0]),
        .S({read_out_cond60_carry_i_15_n_0,read_out_cond60_carry_i_16_n_0,read_out_cond60_carry_i_17_n_0,hlength_1[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_11
       (.I0(hlength_1[7]),
        .O(read_out_cond60_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_12
       (.I0(hlength_1[6]),
        .O(read_out_cond60_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_13
       (.I0(hlength_1[5]),
        .O(read_out_cond60_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_14
       (.I0(hlength_1[4]),
        .O(read_out_cond60_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_15
       (.I0(hlength_1[3]),
        .O(read_out_cond60_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_16
       (.I0(hlength_1[2]),
        .O(read_out_cond60_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_out_cond60_carry_i_17
       (.I0(hlength_1[1]),
        .O(read_out_cond60_carry_i_17_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    read_out_cond60_carry_i_2
       (.I0(pixel_counter[5]),
        .I1(hlength_2[5]),
        .I2(pixel_counter[4]),
        .I3(hlength_2[4]),
        .O(read_out_cond60_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    read_out_cond60_carry_i_3
       (.I0(pixel_counter[3]),
        .I1(hlength_2[3]),
        .I2(pixel_counter[2]),
        .I3(hlength_2[2]),
        .O(read_out_cond60_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    read_out_cond60_carry_i_4
       (.I0(pixel_counter[1]),
        .I1(hlength_2[1]),
        .I2(pixel_counter[0]),
        .I3(hlength_2[0]),
        .O(read_out_cond60_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond60_carry_i_5
       (.I0(hlength_2[7]),
        .I1(pixel_counter[7]),
        .I2(hlength_2[6]),
        .I3(pixel_counter[6]),
        .O(read_out_cond60_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond60_carry_i_6
       (.I0(hlength_2[5]),
        .I1(pixel_counter[5]),
        .I2(hlength_2[4]),
        .I3(pixel_counter[4]),
        .O(read_out_cond60_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond60_carry_i_7
       (.I0(hlength_2[3]),
        .I1(pixel_counter[3]),
        .I2(hlength_2[2]),
        .I3(pixel_counter[2]),
        .O(read_out_cond60_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    read_out_cond60_carry_i_8
       (.I0(hlength_2[1]),
        .I1(pixel_counter[1]),
        .I2(hlength_2[0]),
        .I3(pixel_counter[0]),
        .O(read_out_cond60_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 read_out_cond60_carry_i_9
       (.CI(read_out_cond60_carry_i_10_n_0),
        .CO({read_out_cond60_carry_i_9_n_0,read_out_cond60_carry_i_9_n_1,read_out_cond60_carry_i_9_n_2,read_out_cond60_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(hlength_1[7:4]),
        .O(hlength_2[7:4]),
        .S({read_out_cond60_carry_i_11_n_0,read_out_cond60_carry_i_12_n_0,read_out_cond60_carry_i_13_n_0,read_out_cond60_carry_i_14_n_0}));
  CARRY4 read_out_cond81_carry
       (.CI(1'b0),
        .CO({read_out_cond81_carry_n_0,read_out_cond81_carry_n_1,read_out_cond81_carry_n_2,read_out_cond81_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_read_out_cond81_carry_O_UNCONNECTED[3:0]),
        .S({read_out_cond81_carry_i_1_n_0,read_out_cond81_carry_i_2_n_0,read_out_cond81_carry_i_3_n_0,read_out_cond81_carry_i_4_n_0}));
  CARRY4 read_out_cond81_carry__0
       (.CI(read_out_cond81_carry_n_0),
        .CO({NLW_read_out_cond81_carry__0_CO_UNCONNECTED[3:1],equa21_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_read_out_cond81_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,read_out_cond81_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    read_out_cond81_carry__0_i_1
       (.I0(pixel_counter_1[12]),
        .I1(pixel_counter[12]),
        .O(read_out_cond81_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    read_out_cond81_carry_i_1
       (.I0(pixel_counter[10]),
        .I1(pixel_counter_1[10]),
        .I2(pixel_counter[11]),
        .I3(pixel_counter_1[11]),
        .I4(pixel_counter_1[9]),
        .I5(pixel_counter[9]),
        .O(read_out_cond81_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    read_out_cond81_carry_i_2
       (.I0(pixel_counter[6]),
        .I1(pixel_counter_1[6]),
        .I2(pixel_counter[7]),
        .I3(pixel_counter_1[7]),
        .I4(pixel_counter_1[8]),
        .I5(pixel_counter[8]),
        .O(read_out_cond81_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    read_out_cond81_carry_i_3
       (.I0(pixel_counter[4]),
        .I1(pixel_counter_1[4]),
        .I2(pixel_counter[5]),
        .I3(pixel_counter_1[5]),
        .I4(pixel_counter_1[3]),
        .I5(pixel_counter[3]),
        .O(read_out_cond81_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    read_out_cond81_carry_i_4
       (.I0(pixel_counter[1]),
        .I1(pixel_counter_1[1]),
        .I2(pixel_counter[0]),
        .I3(numofpixels_1[0]),
        .I4(pixel_counter_1[2]),
        .I5(pixel_counter[2]),
        .O(read_out_cond81_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE00000)) 
    valid_i_1
       (.I0(equal14_relop1),
        .I1(equal13_relop1),
        .I2(valid_i_2_n_0),
        .I3(\data_out_tmp[23]_i_4_n_0 ),
        .I4(valid_reg__0),
        .I5(\data_out_tmp[23]_i_5_n_0 ),
        .O(valid_output));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_i_2
       (.I0(equa31_relop1),
        .I1(equa28_relop1),
        .O(valid_i_2_n_0));
  FDCE valid_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(valid_output),
        .Q(adapter_in_valid_out));
  FDCE valid_reg_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(stream_in_user_valid),
        .Q(valid_reg__0));
  CARRY4 vend_reg0_carry
       (.CI(1'b0),
        .CO({vend_reg0_carry_n_0,vend_reg0_carry_n_1,vend_reg0_carry_n_2,vend_reg0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vend_reg0_carry_O_UNCONNECTED[3:0]),
        .S({vend_reg0_carry_i_1_n_0,vend_reg0_carry_i_2_n_0,vend_reg0_carry_i_3_n_0,vend_reg0_carry_i_4_n_0}));
  CARRY4 vend_reg0_carry__0
       (.CI(vend_reg0_carry_n_0),
        .CO({NLW_vend_reg0_carry__0_CO_UNCONNECTED[3:1],equa26_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_vend_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,vend_reg0_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    vend_reg0_carry__0_i_1
       (.I0(numoflines_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(vend_reg0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vend_reg0_carry_i_1
       (.I0(\line_counter_reg_n_0_[11] ),
        .I1(numoflines_1[11]),
        .I2(\line_counter_reg_n_0_[10] ),
        .I3(numoflines_1[10]),
        .I4(\line_counter_reg_n_0_[9] ),
        .I5(numoflines_1[9]),
        .O(vend_reg0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vend_reg0_carry_i_2
       (.I0(\line_counter_reg_n_0_[7] ),
        .I1(numoflines_1[7]),
        .I2(\line_counter_reg_n_0_[6] ),
        .I3(numoflines_1[6]),
        .I4(\line_counter_reg_n_0_[8] ),
        .I5(numoflines_1[8]),
        .O(vend_reg0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vend_reg0_carry_i_3
       (.I0(\line_counter_reg_n_0_[5] ),
        .I1(numoflines_1[5]),
        .I2(\line_counter_reg_n_0_[4] ),
        .I3(numoflines_1[4]),
        .I4(\line_counter_reg_n_0_[3] ),
        .I5(numoflines_1[3]),
        .O(vend_reg0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    vend_reg0_carry_i_4
       (.I0(\line_counter_reg_n_0_[1] ),
        .I1(numoflines_1[1]),
        .I2(\line_counter_reg_n_0_[0] ),
        .I3(numoflines_1[0]),
        .I4(\line_counter_reg_n_0_[2] ),
        .I5(numoflines_1[2]),
        .O(vend_reg0_carry_i_4_n_0));
  FDCE \vlength_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[0]),
        .Q(vlength_1[0]));
  FDCE \vlength_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[10]),
        .Q(vlength_1[10]));
  FDCE \vlength_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[11]),
        .Q(vlength_1[11]));
  FDCE \vlength_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[12]),
        .Q(vlength_1[12]));
  FDCE \vlength_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[1]),
        .Q(vlength_1[1]));
  FDCE \vlength_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[2]),
        .Q(vlength_1[2]));
  FDCE \vlength_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[3]),
        .Q(vlength_1[3]));
  FDCE \vlength_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[4]),
        .Q(vlength_1[4]));
  FDCE \vlength_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[5]),
        .Q(vlength_1[5]));
  FDCE \vlength_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[6]),
        .Q(vlength_1[6]));
  FDCE \vlength_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[7]),
        .Q(vlength_1[7]));
  FDCE \vlength_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[8]),
        .Q(vlength_1[8]));
  FDCE \vlength_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vlength_buf_1[9]),
        .Q(vlength_1[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry
       (.CI(1'b0),
        .CO({vlength_buf_1_carry_n_0,vlength_buf_1_carry_n_1,vlength_buf_1_carry_n_2,vlength_buf_1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\numoflines_1_reg[12]_0 [3:0]),
        .O(vlength_buf_1[3:0]),
        .S(\vlength_1_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry__0
       (.CI(vlength_buf_1_carry_n_0),
        .CO({vlength_buf_1_carry__0_n_0,vlength_buf_1_carry__0_n_1,vlength_buf_1_carry__0_n_2,vlength_buf_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\numoflines_1_reg[12]_0 [7:4]),
        .O(vlength_buf_1[7:4]),
        .S(\vlength_1_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry__1
       (.CI(vlength_buf_1_carry__0_n_0),
        .CO({vlength_buf_1_carry__1_n_0,vlength_buf_1_carry__1_n_1,vlength_buf_1_carry__1_n_2,vlength_buf_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\numoflines_1_reg[12]_0 [11:8]),
        .O(vlength_buf_1[11:8]),
        .S(\vlength_1_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry__2
       (.CI(vlength_buf_1_carry__1_n_0),
        .CO(NLW_vlength_buf_1_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_vlength_buf_1_carry__2_O_UNCONNECTED[3:1],vlength_buf_1[12]}),
        .S({1'b0,1'b0,1'b0,\vlength_1_reg[12]_0 }));
  FDCE vstart_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset),
        .D(vstart_output),
        .Q(top_user_ctrl_vStart_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_addr_decoder
   (read_reg_ip_timestamp,
    write_axi_enable,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ,
    Q,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ,
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 ,
    S,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 ,
    AXI4_Lite_ACLK,
    reset,
    data_reg_axi_enable_1_1_reg_0,
    E,
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ,
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 );
  output [0:0]read_reg_ip_timestamp;
  output write_axi_enable;
  output [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ;
  output [12:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ;
  output [12:0]Q;
  output [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ;
  output [12:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ;
  output [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 ;
  output [3:0]S;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 ;
  input AXI4_Lite_ACLK;
  input reset;
  input data_reg_axi_enable_1_1_reg_0;
  input [0:0]E;
  input [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ;
  input [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ;
  input [0:0]\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ;
  input [0:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ;

  wire AXI4_Lite_ACLK;
  wire [0:0]E;
  wire [12:0]Q;
  wire [3:0]S;
  wire [0:0]\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ;
  wire data_reg_axi_enable_1_1_reg_0;
  wire [0:0]read_reg_ip_timestamp;
  wire reset;
  wire write_axi_enable;

  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .Q(Q[0]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .Q(Q[10]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(Q[11]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(Q[12]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(Q[1]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .Q(Q[2]));
  FDPE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .PRE(reset),
        .Q(Q[3]));
  FDPE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .PRE(reset),
        .Q(Q[4]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .Q(Q[5]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(Q[6]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .Q(Q[7]));
  FDPE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .PRE(reset),
        .Q(Q[8]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .Q(Q[9]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [0]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [10]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [11]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [12]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [1]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [2]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [3]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [4]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [5]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [6]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [7]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [8]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [9]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [0]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [10]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [11]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [12]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [1]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [2]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [3]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [4]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [5]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [6]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [7]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [8]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(E),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [9]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [0]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [10]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [11]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [12]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [1]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [2]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [3]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [4]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .PRE(reset),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [5]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [6]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [7]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [8]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [9]));
  FDPE data_reg_axi_enable_1_1_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .D(data_reg_axi_enable_1_1_reg_0),
        .PRE(reset),
        .Q(write_axi_enable));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [7]),
        .I1(Q[7]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [6]),
        .I1(Q[6]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [5]),
        .I1(Q[5]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [4]),
        .I1(Q[4]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [11]),
        .I1(Q[11]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [10]),
        .I1(Q[10]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [9]),
        .I1(Q[9]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [8]),
        .I1(Q[8]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__2_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [12]),
        .I1(Q[12]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 [0]),
        .I1(Q[0]),
        .O(S[0]));
  FDCE \read_reg_ip_timestamp_reg[30] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(read_reg_ip_timestamp));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [7]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [7]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [6]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [6]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [5]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [5]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [4]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [4]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [11]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [11]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [10]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [10]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [9]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [9]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [8]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [8]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__2_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [12]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [12]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [3]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [3]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [2]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [2]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [1]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [1]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 [0]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [0]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_master
   (AXI4_Stream_Video_Master_TVALID,
    AXI4_Stream_Video_Master_TLAST,
    AXI4_Stream_Video_Master_TUSER,
    \fifo_sample_count_reg[2] ,
    AXI4_Stream_Video_Master_TDATA,
    IPCORE_CLK,
    reset,
    AXI4_Stream_Video_Master_TREADY,
    ctrlOut_valid,
    auto_ready_dut_enb,
    frameOut,
    ctrlOut_hEnd,
    ctrlOut_vStart);
  output AXI4_Stream_Video_Master_TVALID;
  output AXI4_Stream_Video_Master_TLAST;
  output AXI4_Stream_Video_Master_TUSER;
  output \fifo_sample_count_reg[2] ;
  output [31:0]AXI4_Stream_Video_Master_TDATA;
  input IPCORE_CLK;
  input reset;
  input AXI4_Stream_Video_Master_TREADY;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input [30:0]frameOut;
  input ctrlOut_hEnd;
  input ctrlOut_vStart;

  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire AXI4_Stream_Video_Master_TVALID;
  wire IPCORE_CLK;
  wire auto_ready_dut_enb;
  wire ctrlOut_hEnd;
  wire ctrlOut_vStart;
  wire ctrlOut_valid;
  wire \fifo_sample_count_reg[2] ;
  wire [30:0]frameOut;
  wire reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data_OUT u_Disparity_ip_fifo_data_OUT_inst
       (.AXI4_Stream_Video_Master_TDATA(AXI4_Stream_Video_Master_TDATA),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .IPCORE_CLK(IPCORE_CLK),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .ctrlOut_valid(ctrlOut_valid),
        .\fifo_sample_count_reg[2]_0 (\fifo_sample_count_reg[2] ),
        .frameOut(frameOut),
        .out_valid_reg_0(AXI4_Stream_Video_Master_TVALID),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol_out u_Disparity_ip_fifo_eol_out_inst
       (.AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .IPCORE_CLK(IPCORE_CLK),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .ctrlOut_hEnd(ctrlOut_hEnd),
        .ctrlOut_valid(ctrlOut_valid),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof_out u_Disparity_ip_fifo_sof_out_inst
       (.AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .IPCORE_CLK(IPCORE_CLK),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .ctrlOut_vStart(ctrlOut_vStart),
        .ctrlOut_valid(ctrlOut_valid),
        .reset(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi4_stream_video_slave
   (auto_ready_dut_enb,
    top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    AXI4_Stream_Video_Slave_TREADY,
    top_user_ctrl_valid_1,
    dut_enable,
    \data_out_tmp_reg[23] ,
    Relational_Operator_relop1,
    IPCORE_CLK,
    reset,
    adapter_in_enable_reg_0,
    Q,
    S,
    \hlength_1_reg[7] ,
    \hlength_1_reg[11] ,
    \hlength_1_reg[12] ,
    \numoflines_1_reg[12] ,
    \vlength_1_reg[3] ,
    \vlength_1_reg[7] ,
    \vlength_1_reg[11] ,
    \vlength_1_reg[12] ,
    AXI4_Stream_Video_Slave_TVALID,
    write_axi_enable,
    AXI4_Stream_Video_Slave_TLAST,
    AXI4_Stream_Video_Slave_TUSER,
    AXI4_Stream_Video_Slave_TDATA,
    \Delay57_reg_reg[8]_52 );
  output auto_ready_dut_enb;
  output top_user_ctrl_hEnd_1;
  output top_user_ctrl_vStart_1;
  output AXI4_Stream_Video_Slave_TREADY;
  output top_user_ctrl_valid_1;
  output dut_enable;
  output [7:0]\data_out_tmp_reg[23] ;
  output Relational_Operator_relop1;
  input IPCORE_CLK;
  input reset;
  input adapter_in_enable_reg_0;
  input [12:0]Q;
  input [3:0]S;
  input [3:0]\hlength_1_reg[7] ;
  input [3:0]\hlength_1_reg[11] ;
  input [0:0]\hlength_1_reg[12] ;
  input [12:0]\numoflines_1_reg[12] ;
  input [3:0]\vlength_1_reg[3] ;
  input [3:0]\vlength_1_reg[7] ;
  input [3:0]\vlength_1_reg[11] ;
  input [0:0]\vlength_1_reg[12] ;
  input AXI4_Stream_Video_Slave_TVALID;
  input write_axi_enable;
  input AXI4_Stream_Video_Slave_TLAST;
  input AXI4_Stream_Video_Slave_TUSER;
  input [11:0]AXI4_Stream_Video_Slave_TDATA;
  input [7:0]\Delay57_reg_reg[8]_52 ;

  wire [11:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire [7:0]\Delay57_reg_reg[8]_52 ;
  wire IPCORE_CLK;
  wire [23:16]Out_tmp;
  wire [12:0]Q;
  wire Relational_Operator_relop1;
  wire [3:0]S;
  wire adapter_in_enable_reg_0;
  wire auto_ready_dut_enb;
  wire [23:16]data_buf;
  wire [23:16]data_buf_delay1;
  wire [7:0]\data_out_tmp_reg[23] ;
  wire dut_enable;
  wire fifo_rd_ack;
  wire [3:0]\hlength_1_reg[11] ;
  wire [0:0]\hlength_1_reg[12] ;
  wire [3:0]\hlength_1_reg[7] ;
  wire [12:0]\numoflines_1_reg[12] ;
  wire out_valid;
  wire reset;
  wire stream_in_user_eol;
  wire stream_in_user_ready;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/cond54 ;
  wire \u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/p_7_in ;
  wire u_Disparity_ip_fifo_data_inst_n_18;
  wire [3:0]\vlength_1_reg[11] ;
  wire [0:0]\vlength_1_reg[12] ;
  wire [3:0]\vlength_1_reg[3] ;
  wire [3:0]\vlength_1_reg[7] ;
  wire write_axi_enable;

  LUT2 #(
    .INIT(4'h8)) 
    \Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_i_1 
       (.I0(auto_ready_dut_enb),
        .I1(write_axi_enable),
        .O(dut_enable));
  FDCE adapter_in_enable_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(adapter_in_enable_reg_0),
        .Q(auto_ready_dut_enb));
  FDCE fifo_rd_ack_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(stream_in_user_ready),
        .Q(fifo_rd_ack));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_adapter_in u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in
       (.D(data_buf),
        .\Delay57_reg_reg[8]_52 (\Delay57_reg_reg[8]_52 ),
        .E(auto_ready_dut_enb),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(Q),
        .Relational_Operator_relop1(Relational_Operator_relop1),
        .S(S),
        .cond54(\u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/cond54 ),
        .\data_buf_delay_1_reg[23] (data_buf_delay1),
        .\data_out_tmp_reg[23] (\data_out_tmp_reg[23] ),
        .\data_reg_reg[23] (Out_tmp),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_rd_ack_reg(adapter_in_enable_reg_0),
        .\hlength_1_reg[11] (\hlength_1_reg[11] ),
        .\hlength_1_reg[12] (\hlength_1_reg[12] ),
        .\hlength_1_reg[7] (\hlength_1_reg[7] ),
        .\line_counter_reg[0] (u_Disparity_ip_fifo_data_inst_n_18),
        .\numoflines_1_reg[12] (\numoflines_1_reg[12] ),
        .out_valid(out_valid),
        .p_7_in(\u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/p_7_in ),
        .reset(reset),
        .stream_in_user_eol(stream_in_user_eol),
        .stream_in_user_ready(stream_in_user_ready),
        .stream_in_user_sof(stream_in_user_sof),
        .stream_in_user_valid(stream_in_user_valid),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .\vlength_1_reg[11] (\vlength_1_reg[11] ),
        .\vlength_1_reg[12] (\vlength_1_reg[12] ),
        .\vlength_1_reg[3] (\vlength_1_reg[3] ),
        .\vlength_1_reg[7] (\vlength_1_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data u_Disparity_ip_fifo_data_inst
       (.AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA),
        .AXI4_Stream_Video_Slave_TREADY(AXI4_Stream_Video_Slave_TREADY),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .D(data_buf),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(Out_tmp),
        .\data_buf_delay_1_reg[23] (data_buf_delay1),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_rd_ack_reg(u_Disparity_ip_fifo_data_inst_n_18),
        .out_valid(out_valid),
        .reset(reset),
        .stream_in_user_valid(stream_in_user_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol u_Disparity_ip_fifo_eol_inst
       (.AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .fifo_rd_ack(fifo_rd_ack),
        .out_valid(out_valid),
        .p_7_in(\u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/p_7_in ),
        .reset(reset),
        .stream_in_user_eol(stream_in_user_eol));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof u_Disparity_ip_fifo_sof_inst
       (.AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .cond54(\u_Disparity_ip_Disparity_ip_axi4_stream_video_slave_Disparity_ip_adapter_in_Disparity_ip_adapter_in_module/cond54 ),
        .fifo_rd_ack(fifo_rd_ack),
        .out_valid(out_valid),
        .reset(reset),
        .stream_in_user_sof(stream_in_user_sof));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite
   (FSM_sequential_axi_lite_rstate_reg,
    write_axi_enable,
    Q,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ,
    AXI4_Lite_ARREADY,
    AXI4_Lite_AWREADY,
    \FSM_onehot_axi_lite_wstate_reg[2] ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ,
    S,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ,
    AXI4_Lite_RDATA,
    reset_in,
    AXI4_Lite_ACLK,
    reset,
    AXI4_Lite_ARVALID,
    AXI4_Lite_ARADDR,
    AXI4_Lite_AWVALID,
    AXI4_Lite_RREADY,
    AXI4_Lite_BREADY,
    AXI4_Lite_WVALID,
    AXI4_Lite_WSTRB,
    AXI4_Lite_AWADDR,
    AXI4_Lite_WDATA,
    AXI4_Lite_ARESETN,
    IPCORE_RESETN);
  output FSM_sequential_axi_lite_rstate_reg;
  output write_axi_enable;
  output [12:0]Q;
  output [12:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ;
  output AXI4_Lite_ARREADY;
  output AXI4_Lite_AWREADY;
  output [1:0]\FSM_onehot_axi_lite_wstate_reg[2] ;
  output [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ;
  output [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ;
  output [3:0]S;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ;
  output [13:0]AXI4_Lite_RDATA;
  output reset_in;
  input AXI4_Lite_ACLK;
  input reset;
  input AXI4_Lite_ARVALID;
  input [13:0]AXI4_Lite_ARADDR;
  input AXI4_Lite_AWVALID;
  input AXI4_Lite_RREADY;
  input AXI4_Lite_BREADY;
  input AXI4_Lite_WVALID;
  input [3:0]AXI4_Lite_WSTRB;
  input [13:0]AXI4_Lite_AWADDR;
  input [12:0]AXI4_Lite_WDATA;
  input AXI4_Lite_ARESETN;
  input IPCORE_RESETN;

  wire AXI4_Lite_ACLK;
  wire [13:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [13:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire [13:0]AXI4_Lite_RDATA;
  wire AXI4_Lite_RREADY;
  wire [12:0]AXI4_Lite_WDATA;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [1:0]\FSM_onehot_axi_lite_wstate_reg[2] ;
  wire FSM_sequential_axi_lite_rstate_reg;
  wire IPCORE_RESETN;
  wire [12:0]Q;
  wire [3:0]S;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ;
  wire [12:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ;
  wire [12:0]hporch;
  wire [30:30]read_reg_ip_timestamp;
  wire reg_enb_axi4_stream_video_slave_hporch_1_1;
  wire reg_enb_axi4_stream_video_slave_image_height_1_1;
  wire reg_enb_axi4_stream_video_slave_image_width_1_1;
  wire reg_enb_axi4_stream_video_slave_vporch_1_1;
  wire reset;
  wire reset_in;
  wire [0:0]top_data_write;
  wire u_Disparity_ip_axi_lite_module_inst_n_10;
  wire u_Disparity_ip_axi_lite_module_inst_n_11;
  wire u_Disparity_ip_axi_lite_module_inst_n_12;
  wire u_Disparity_ip_axi_lite_module_inst_n_13;
  wire u_Disparity_ip_axi_lite_module_inst_n_14;
  wire u_Disparity_ip_axi_lite_module_inst_n_15;
  wire u_Disparity_ip_axi_lite_module_inst_n_16;
  wire u_Disparity_ip_axi_lite_module_inst_n_22;
  wire u_Disparity_ip_axi_lite_module_inst_n_5;
  wire u_Disparity_ip_axi_lite_module_inst_n_6;
  wire u_Disparity_ip_axi_lite_module_inst_n_7;
  wire u_Disparity_ip_axi_lite_module_inst_n_8;
  wire u_Disparity_ip_axi_lite_module_inst_n_9;
  wire [12:0]vporch;
  wire write_axi_enable;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_addr_decoder u_Disparity_ip_addr_decoder_inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .E(reg_enb_axi4_stream_video_slave_image_width_1_1),
        .Q(hporch),
        .S(S),
        .\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 (reg_enb_axi4_stream_video_slave_hporch_1_1),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 (Q),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 (reg_enb_axi4_stream_video_slave_image_height_1_1),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ),
        .\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 (vporch),
        .\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ({u_Disparity_ip_axi_lite_module_inst_n_5,u_Disparity_ip_axi_lite_module_inst_n_6,u_Disparity_ip_axi_lite_module_inst_n_7,u_Disparity_ip_axi_lite_module_inst_n_8,u_Disparity_ip_axi_lite_module_inst_n_9,u_Disparity_ip_axi_lite_module_inst_n_10,u_Disparity_ip_axi_lite_module_inst_n_11,u_Disparity_ip_axi_lite_module_inst_n_12,u_Disparity_ip_axi_lite_module_inst_n_13,u_Disparity_ip_axi_lite_module_inst_n_14,u_Disparity_ip_axi_lite_module_inst_n_15,u_Disparity_ip_axi_lite_module_inst_n_16,top_data_write}),
        .\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 (reg_enb_axi4_stream_video_slave_vporch_1_1),
        .data_reg_axi_enable_1_1_reg_0(u_Disparity_ip_axi_lite_module_inst_n_22),
        .read_reg_ip_timestamp(read_reg_ip_timestamp),
        .reset(reset),
        .write_axi_enable(write_axi_enable));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite_module u_Disparity_ip_axi_lite_module_inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR),
        .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),
        .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),
        .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),
        .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR),
        .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),
        .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),
        .AXI4_Lite_BREADY(AXI4_Lite_BREADY),
        .AXI4_Lite_RDATA(AXI4_Lite_RDATA),
        .\AXI4_Lite_RDATA_tmp_reg[12]_0 (vporch),
        .\AXI4_Lite_RDATA_tmp_reg[12]_1 (Q),
        .\AXI4_Lite_RDATA_tmp_reg[12]_2 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ),
        .AXI4_Lite_RREADY(AXI4_Lite_RREADY),
        .AXI4_Lite_WDATA(AXI4_Lite_WDATA),
        .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),
        .AXI4_Lite_WVALID(AXI4_Lite_WVALID),
        .E(reg_enb_axi4_stream_video_slave_image_width_1_1),
        .\FSM_onehot_axi_lite_wstate_reg[2]_0 (\FSM_onehot_axi_lite_wstate_reg[2] ),
        .FSM_sequential_axi_lite_rstate_reg_0(FSM_sequential_axi_lite_rstate_reg),
        .IPCORE_RESETN(IPCORE_RESETN),
        .Q(hporch),
        .read_reg_ip_timestamp(read_reg_ip_timestamp),
        .reset_in(reset_in),
        .\wdata_reg[0]_0 (u_Disparity_ip_axi_lite_module_inst_n_22),
        .\wdata_reg[12]_0 ({u_Disparity_ip_axi_lite_module_inst_n_5,u_Disparity_ip_axi_lite_module_inst_n_6,u_Disparity_ip_axi_lite_module_inst_n_7,u_Disparity_ip_axi_lite_module_inst_n_8,u_Disparity_ip_axi_lite_module_inst_n_9,u_Disparity_ip_axi_lite_module_inst_n_10,u_Disparity_ip_axi_lite_module_inst_n_11,u_Disparity_ip_axi_lite_module_inst_n_12,u_Disparity_ip_axi_lite_module_inst_n_13,u_Disparity_ip_axi_lite_module_inst_n_14,u_Disparity_ip_axi_lite_module_inst_n_15,u_Disparity_ip_axi_lite_module_inst_n_16,top_data_write}),
        .wr_enb_1_reg_0(reg_enb_axi4_stream_video_slave_image_height_1_1),
        .wr_enb_1_reg_1(reg_enb_axi4_stream_video_slave_vporch_1_1),
        .wr_enb_1_reg_2(reg_enb_axi4_stream_video_slave_hporch_1_1),
        .write_axi_enable(write_axi_enable));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_axi_lite_module
   (FSM_sequential_axi_lite_rstate_reg_0,
    wr_enb_1_reg_0,
    wr_enb_1_reg_1,
    wr_enb_1_reg_2,
    E,
    \wdata_reg[12]_0 ,
    AXI4_Lite_ARREADY,
    AXI4_Lite_AWREADY,
    \FSM_onehot_axi_lite_wstate_reg[2]_0 ,
    \wdata_reg[0]_0 ,
    AXI4_Lite_RDATA,
    reset_in,
    AXI4_Lite_ACLK,
    \AXI4_Lite_RDATA_tmp_reg[12]_0 ,
    Q,
    read_reg_ip_timestamp,
    AXI4_Lite_ARVALID,
    AXI4_Lite_ARADDR,
    \AXI4_Lite_RDATA_tmp_reg[12]_1 ,
    write_axi_enable,
    \AXI4_Lite_RDATA_tmp_reg[12]_2 ,
    AXI4_Lite_AWVALID,
    AXI4_Lite_RREADY,
    AXI4_Lite_BREADY,
    AXI4_Lite_WVALID,
    AXI4_Lite_WSTRB,
    AXI4_Lite_AWADDR,
    AXI4_Lite_WDATA,
    AXI4_Lite_ARESETN,
    IPCORE_RESETN);
  output FSM_sequential_axi_lite_rstate_reg_0;
  output [0:0]wr_enb_1_reg_0;
  output [0:0]wr_enb_1_reg_1;
  output [0:0]wr_enb_1_reg_2;
  output [0:0]E;
  output [12:0]\wdata_reg[12]_0 ;
  output AXI4_Lite_ARREADY;
  output AXI4_Lite_AWREADY;
  output [1:0]\FSM_onehot_axi_lite_wstate_reg[2]_0 ;
  output \wdata_reg[0]_0 ;
  output [13:0]AXI4_Lite_RDATA;
  output reset_in;
  input AXI4_Lite_ACLK;
  input [12:0]\AXI4_Lite_RDATA_tmp_reg[12]_0 ;
  input [12:0]Q;
  input [0:0]read_reg_ip_timestamp;
  input AXI4_Lite_ARVALID;
  input [13:0]AXI4_Lite_ARADDR;
  input [12:0]\AXI4_Lite_RDATA_tmp_reg[12]_1 ;
  input write_axi_enable;
  input [12:0]\AXI4_Lite_RDATA_tmp_reg[12]_2 ;
  input AXI4_Lite_AWVALID;
  input AXI4_Lite_RREADY;
  input AXI4_Lite_BREADY;
  input AXI4_Lite_WVALID;
  input [3:0]AXI4_Lite_WSTRB;
  input [13:0]AXI4_Lite_AWADDR;
  input [12:0]AXI4_Lite_WDATA;
  input AXI4_Lite_ARESETN;
  input IPCORE_RESETN;

  wire AXI4_Lite_ACLK;
  wire [13:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [13:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire [13:0]AXI4_Lite_RDATA;
  wire \AXI4_Lite_RDATA_tmp[0]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[0]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[0]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[0]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[0]_i_6_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[0]_i_7_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[10]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_10_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_11_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_12_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_13_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_8_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[11]_i_9_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[12]_i_8_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[1]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[1]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[1]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[2]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[2]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[2]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[2]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_10_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_6_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_7_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_8_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[30]_i_9_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[3]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[3]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[3]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[4]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[5]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[5]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[5]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[6]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[6]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[6]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[6]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[7]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[7]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[7]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[7]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[8]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_tmp[9]_i_2_n_0 ;
  wire [12:0]\AXI4_Lite_RDATA_tmp_reg[12]_0 ;
  wire [12:0]\AXI4_Lite_RDATA_tmp_reg[12]_1 ;
  wire [12:0]\AXI4_Lite_RDATA_tmp_reg[12]_2 ;
  wire AXI4_Lite_RREADY;
  wire [12:0]AXI4_Lite_WDATA;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_axi_lite_wstate_reg[2]_0 ;
  wire \FSM_onehot_axi_lite_wstate_reg_n_0_[0] ;
  wire FSM_sequential_axi_lite_rstate_reg_0;
  wire IPCORE_RESETN;
  wire [12:0]Q;
  wire aw_transfer;
  wire axi_lite_rstate_next;
  wire [2:0]axi_lite_wstate_next;
  wire [30:0]data_read;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_7_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_8_n_0 ;
  wire \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ;
  wire data_reg_axi_enable_1_1_i_2_n_0;
  wire data_reg_axi_enable_1_1_i_3_n_0;
  wire [0:0]read_reg_ip_timestamp;
  wire reset;
  wire reset_in;
  wire [13:0]sel0;
  wire soft_reset;
  wire soft_reset_i_2_n_0;
  wire soft_reset_i_3_n_0;
  wire soft_reset_i_4_n_0;
  wire strobe_sw;
  wire top_rd_enb;
  wire top_wr_enb;
  wire w_transfer;
  wire w_transfer_and_wstrb;
  wire \wdata_reg[0]_0 ;
  wire [12:0]\wdata_reg[12]_0 ;
  wire [0:0]wr_enb_1_reg_0;
  wire [0:0]wr_enb_1_reg_1;
  wire [0:0]wr_enb_1_reg_2;
  wire write_axi_enable;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h04)) 
    AXI4_Lite_ARREADY_INST_0
       (.I0(FSM_sequential_axi_lite_rstate_reg_0),
        .I1(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I2(AXI4_Lite_AWVALID),
        .O(AXI4_Lite_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    AXI4_Lite_AWREADY_INST_0
       (.I0(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I1(FSM_sequential_axi_lite_rstate_reg_0),
        .O(AXI4_Lite_AWREADY));
  LUT6 #(
    .INIT(64'h00000000BBBBFFFB)) 
    \AXI4_Lite_RDATA_tmp[0]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[0]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[0]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[0]_i_4_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[0]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[0]_i_6_n_0 ),
        .O(data_read[0]));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[0]_i_2 
       (.I0(Q[0]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h040404040404040F)) 
    \AXI4_Lite_RDATA_tmp[0]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp[0]_i_7_n_0 ),
        .I1(write_axi_enable),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I4(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \AXI4_Lite_RDATA_tmp[0]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_2 [0]),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I2(sel0[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000FF0100)) 
    \AXI4_Lite_RDATA_tmp[0]_i_5 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp_reg[12]_1 [0]),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5500000055000300)) 
    \AXI4_Lite_RDATA_tmp[0]_i_6 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_0 [0]),
        .O(\AXI4_Lite_RDATA_tmp[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \AXI4_Lite_RDATA_tmp[0]_i_7 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_7_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_11_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_10_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \AXI4_Lite_RDATA_tmp[10]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[10]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ),
        .I2(Q[10]),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [10]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[10]));
  LUT6 #(
    .INIT(64'h0404040F04040404)) 
    \AXI4_Lite_RDATA_tmp[10]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [10]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_1 [10]),
        .O(\AXI4_Lite_RDATA_tmp[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \AXI4_Lite_RDATA_tmp[10]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(AXI4_Lite_ARADDR[2]),
        .I2(AXI4_Lite_ARVALID),
        .I3(sel0[2]),
        .I4(AXI4_Lite_ARADDR[1]),
        .I5(sel0[1]),
        .O(\AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \AXI4_Lite_RDATA_tmp[11]_i_1 
       (.I0(data_read[30]),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_2_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_4_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[11]_i_5_n_0 ),
        .O(data_read[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_tmp[11]_i_10 
       (.I0(AXI4_Lite_ARADDR[0]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[0]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_tmp[11]_i_11 
       (.I0(AXI4_Lite_ARADDR[3]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[3]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_tmp[11]_i_12 
       (.I0(AXI4_Lite_ARADDR[4]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[4]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \AXI4_Lite_RDATA_tmp[11]_i_13 
       (.I0(sel0[9]),
        .I1(AXI4_Lite_ARADDR[9]),
        .I2(sel0[10]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[10]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5500000055000300)) 
    \AXI4_Lite_RDATA_tmp[11]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_0 [11]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000FF0100)) 
    \AXI4_Lite_RDATA_tmp[11]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp_reg[12]_1 [11]),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000004000F)) 
    \AXI4_Lite_RDATA_tmp[11]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_8_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [11]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[11]_i_5 
       (.I0(Q[11]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFFFEF)) 
    \AXI4_Lite_RDATA_tmp[11]_i_6 
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_7_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_9_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_10_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_11_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_12_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[11]_i_13_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \AXI4_Lite_RDATA_tmp[11]_i_7 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_10_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_9_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[30]_i_5_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_6_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \AXI4_Lite_RDATA_tmp[11]_i_8 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_7_n_0 ),
        .I1(AXI4_Lite_ARADDR[0]),
        .I2(AXI4_Lite_ARVALID),
        .I3(sel0[0]),
        .I4(AXI4_Lite_ARADDR[3]),
        .I5(sel0[3]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_tmp[11]_i_9 
       (.I0(AXI4_Lite_ARADDR[11]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[11]),
        .O(\AXI4_Lite_RDATA_tmp[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFF00)) 
    \AXI4_Lite_RDATA_tmp[12]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[12]_i_3_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[12]_i_4_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [12]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[12]));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[12]_i_2 
       (.I0(Q[12]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \AXI4_Lite_RDATA_tmp[12]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_1 [12]),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I4(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \AXI4_Lite_RDATA_tmp[12]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_2 [12]),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I2(sel0[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \AXI4_Lite_RDATA_tmp[12]_i_5 
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_8_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4540050040400000)) 
    \AXI4_Lite_RDATA_tmp[12]_i_6 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(AXI4_Lite_ARADDR[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(sel0[1]),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(sel0[2]),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_tmp[12]_i_7 
       (.I0(AXI4_Lite_ARADDR[2]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[2]),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \AXI4_Lite_RDATA_tmp[12]_i_8 
       (.I0(sel0[1]),
        .I1(AXI4_Lite_ARADDR[1]),
        .I2(sel0[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .O(\AXI4_Lite_RDATA_tmp[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFF00)) 
    \AXI4_Lite_RDATA_tmp[1]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[1]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[1]_i_3_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[1]_i_4_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[1]));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[1]_i_2 
       (.I0(Q[1]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \AXI4_Lite_RDATA_tmp[1]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_1 [1]),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I4(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \AXI4_Lite_RDATA_tmp[1]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_2 [1]),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I2(sel0[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \AXI4_Lite_RDATA_tmp[2]_i_1 
       (.I0(data_read[30]),
        .I1(\AXI4_Lite_RDATA_tmp[2]_i_2_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[2]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[2]_i_4_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[2]_i_5_n_0 ),
        .O(data_read[2]));
  LUT6 #(
    .INIT(64'h5500000055000300)) 
    \AXI4_Lite_RDATA_tmp[2]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_0 [2]),
        .O(\AXI4_Lite_RDATA_tmp[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000FF0100)) 
    \AXI4_Lite_RDATA_tmp[2]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp_reg[12]_1 [2]),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000004000F)) 
    \AXI4_Lite_RDATA_tmp[2]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_8_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [2]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[2]_i_5 
       (.I0(Q[2]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \AXI4_Lite_RDATA_tmp[30]_i_1 
       (.I0(AXI4_Lite_ARVALID),
        .I1(AXI4_Lite_AWVALID),
        .I2(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I3(FSM_sequential_axi_lite_rstate_reg_0),
        .O(top_rd_enb));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \AXI4_Lite_RDATA_tmp[30]_i_10 
       (.I0(sel0[10]),
        .I1(AXI4_Lite_ARADDR[10]),
        .I2(sel0[11]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[11]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \AXI4_Lite_RDATA_tmp[30]_i_2 
       (.I0(read_reg_ip_timestamp),
        .I1(sel0[2]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[2]),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(data_read[30]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_tmp[30]_i_3 
       (.I0(AXI4_Lite_ARADDR[1]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[1]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \AXI4_Lite_RDATA_tmp[30]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_5_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_6_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[30]_i_7_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_8_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_9_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_10_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \AXI4_Lite_RDATA_tmp[30]_i_5 
       (.I0(sel0[5]),
        .I1(AXI4_Lite_ARADDR[5]),
        .I2(sel0[4]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[4]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \AXI4_Lite_RDATA_tmp[30]_i_6 
       (.I0(AXI4_Lite_ARADDR[6]),
        .I1(AXI4_Lite_ARADDR[7]),
        .I2(AXI4_Lite_ARVALID),
        .I3(sel0[6]),
        .I4(sel0[7]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \AXI4_Lite_RDATA_tmp[30]_i_7 
       (.I0(sel0[9]),
        .I1(AXI4_Lite_ARADDR[9]),
        .I2(sel0[8]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[8]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \AXI4_Lite_RDATA_tmp[30]_i_8 
       (.I0(sel0[3]),
        .I1(AXI4_Lite_ARADDR[3]),
        .I2(sel0[0]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[0]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \AXI4_Lite_RDATA_tmp[30]_i_9 
       (.I0(AXI4_Lite_ARADDR[12]),
        .I1(AXI4_Lite_ARADDR[13]),
        .I2(AXI4_Lite_ARVALID),
        .I3(sel0[12]),
        .I4(sel0[13]),
        .O(\AXI4_Lite_RDATA_tmp[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFF00)) 
    \AXI4_Lite_RDATA_tmp[3]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[3]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[3]_i_3_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[3]_i_4_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [3]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[3]));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[3]_i_2 
       (.I0(Q[3]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \AXI4_Lite_RDATA_tmp[3]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_1 [3]),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I4(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \AXI4_Lite_RDATA_tmp[3]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_2 [3]),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I2(sel0[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \AXI4_Lite_RDATA_tmp[4]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[4]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [4]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[4]));
  LUT6 #(
    .INIT(64'h0404040F04040404)) 
    \AXI4_Lite_RDATA_tmp[4]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [4]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_1 [4]),
        .O(\AXI4_Lite_RDATA_tmp[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFF00)) 
    \AXI4_Lite_RDATA_tmp[5]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[5]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[5]_i_3_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[5]_i_4_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [5]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[5]));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[5]_i_2 
       (.I0(Q[5]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \AXI4_Lite_RDATA_tmp[5]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_1 [5]),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I4(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0002220200000000)) 
    \AXI4_Lite_RDATA_tmp[5]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp_reg[12]_2 [5]),
        .I1(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I2(sel0[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \AXI4_Lite_RDATA_tmp[6]_i_1 
       (.I0(data_read[30]),
        .I1(\AXI4_Lite_RDATA_tmp[6]_i_2_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[6]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[6]_i_4_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[6]_i_5_n_0 ),
        .O(data_read[6]));
  LUT6 #(
    .INIT(64'h5500000055000300)) 
    \AXI4_Lite_RDATA_tmp[6]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_0 [6]),
        .O(\AXI4_Lite_RDATA_tmp[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000FF0100)) 
    \AXI4_Lite_RDATA_tmp[6]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp_reg[12]_1 [6]),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000004000F)) 
    \AXI4_Lite_RDATA_tmp[6]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_8_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [6]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[6]_i_5 
       (.I0(Q[6]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \AXI4_Lite_RDATA_tmp[7]_i_1 
       (.I0(data_read[30]),
        .I1(\AXI4_Lite_RDATA_tmp[7]_i_2_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[7]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[7]_i_4_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[7]_i_5_n_0 ),
        .O(data_read[7]));
  LUT6 #(
    .INIT(64'h5500000055000300)) 
    \AXI4_Lite_RDATA_tmp[7]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_0 [7]),
        .O(\AXI4_Lite_RDATA_tmp[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000FF0100)) 
    \AXI4_Lite_RDATA_tmp[7]_i_3 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I2(\AXI4_Lite_RDATA_tmp_reg[12]_1 [7]),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000004000F)) 
    \AXI4_Lite_RDATA_tmp[7]_i_4 
       (.I0(\AXI4_Lite_RDATA_tmp[11]_i_8_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [7]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \AXI4_Lite_RDATA_tmp[7]_i_5 
       (.I0(Q[7]),
        .I1(sel0[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\AXI4_Lite_RDATA_tmp[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \AXI4_Lite_RDATA_tmp[8]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[8]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ),
        .I2(Q[8]),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [8]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[8]));
  LUT6 #(
    .INIT(64'h0404040F04040404)) 
    \AXI4_Lite_RDATA_tmp[8]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [8]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_1 [8]),
        .O(\AXI4_Lite_RDATA_tmp[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \AXI4_Lite_RDATA_tmp[9]_i_1 
       (.I0(\AXI4_Lite_RDATA_tmp[9]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ),
        .I2(Q[9]),
        .I3(\AXI4_Lite_RDATA_tmp_reg[12]_0 [9]),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[12]_i_6_n_0 ),
        .O(data_read[9]));
  LUT6 #(
    .INIT(64'h0404040F04040404)) 
    \AXI4_Lite_RDATA_tmp[9]_i_2 
       (.I0(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .I1(\AXI4_Lite_RDATA_tmp_reg[12]_2 [9]),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .I3(\AXI4_Lite_RDATA_tmp[11]_i_6_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[11]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp_reg[12]_1 [9]),
        .O(\AXI4_Lite_RDATA_tmp[9]_i_2_n_0 ));
  FDCE \AXI4_Lite_RDATA_tmp_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[0]),
        .Q(AXI4_Lite_RDATA[0]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[10]),
        .Q(AXI4_Lite_RDATA[10]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[11]),
        .Q(AXI4_Lite_RDATA[11]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[12]),
        .Q(AXI4_Lite_RDATA[12]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[1]),
        .Q(AXI4_Lite_RDATA[1]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[2]),
        .Q(AXI4_Lite_RDATA[2]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[30] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[30]),
        .Q(AXI4_Lite_RDATA[13]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[3]),
        .Q(AXI4_Lite_RDATA[3]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[4]),
        .Q(AXI4_Lite_RDATA[4]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[5]),
        .Q(AXI4_Lite_RDATA[5]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[6]),
        .Q(AXI4_Lite_RDATA[6]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[7]),
        .Q(AXI4_Lite_RDATA[7]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[8]),
        .Q(AXI4_Lite_RDATA[8]));
  FDCE \AXI4_Lite_RDATA_tmp_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[9]),
        .Q(AXI4_Lite_RDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \FSM_onehot_axi_lite_wstate[0]_i_1 
       (.I0(AXI4_Lite_AWVALID),
        .I1(FSM_sequential_axi_lite_rstate_reg_0),
        .I2(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I3(\FSM_onehot_axi_lite_wstate_reg[2]_0 [1]),
        .I4(AXI4_Lite_BREADY),
        .O(axi_lite_wstate_next[0]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_axi_lite_wstate[1]_i_1 
       (.I0(AXI4_Lite_AWVALID),
        .I1(FSM_sequential_axi_lite_rstate_reg_0),
        .I2(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I3(AXI4_Lite_WVALID),
        .I4(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .O(axi_lite_wstate_next[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_axi_lite_wstate[1]_i_2 
       (.I0(AXI4_Lite_ARESETN),
        .O(reset));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_axi_lite_wstate[2]_i_1 
       (.I0(AXI4_Lite_WVALID),
        .I1(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .I2(AXI4_Lite_BREADY),
        .I3(\FSM_onehot_axi_lite_wstate_reg[2]_0 [1]),
        .O(axi_lite_wstate_next[2]));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_axi_lite_wstate_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .D(axi_lite_wstate_next[0]),
        .PRE(reset),
        .Q(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_lite_wstate_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(axi_lite_wstate_next[1]),
        .Q(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_lite_wstate_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(axi_lite_wstate_next[2]),
        .Q(\FSM_onehot_axi_lite_wstate_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00FF2020)) 
    FSM_sequential_axi_lite_rstate_i_1
       (.I0(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I1(AXI4_Lite_AWVALID),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_RREADY),
        .I4(FSM_sequential_axi_lite_rstate_reg_0),
        .O(axi_lite_rstate_next));
  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1" *) 
  FDCE FSM_sequential_axi_lite_rstate_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(axi_lite_rstate_next),
        .Q(FSM_sequential_axi_lite_rstate_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_1 
       (.I0(top_wr_enb),
        .I1(\AXI4_Lite_RDATA_tmp[10]_i_3_n_0 ),
        .O(wr_enb_1_reg_2));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_1 
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ),
        .I2(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ),
        .I3(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I4(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I5(top_wr_enb),
        .O(wr_enb_1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2 
       (.I0(sel0[2]),
        .I1(AXI4_Lite_ARADDR[2]),
        .I2(sel0[1]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[1]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3 
       (.I0(AXI4_Lite_ARADDR[0]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[0]),
        .I3(AXI4_Lite_ARADDR[11]),
        .I4(sel0[11]),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_7_n_0 ),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4 
       (.I0(AXI4_Lite_ARADDR[10]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[10]),
        .I3(AXI4_Lite_ARADDR[9]),
        .I4(sel0[9]),
        .I5(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_8_n_0 ),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5 
       (.I0(sel0[13]),
        .I1(sel0[12]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[13]),
        .I4(AXI4_Lite_ARADDR[12]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_10_n_0 ),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFE0E)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[7]),
        .I4(AXI4_Lite_ARADDR[6]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_5_n_0 ),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_7 
       (.I0(sel0[5]),
        .I1(AXI4_Lite_ARADDR[5]),
        .I2(sel0[8]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[8]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_8 
       (.I0(sel0[3]),
        .I1(AXI4_Lite_ARADDR[3]),
        .I2(sel0[4]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[4]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_1 
       (.I0(top_wr_enb),
        .I1(\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2 
       (.I0(AXI4_Lite_ARADDR[1]),
        .I1(AXI4_Lite_ARVALID),
        .I2(sel0[1]),
        .I3(AXI4_Lite_ARADDR[2]),
        .I4(sel0[2]),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_4_n_0 ),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_1 
       (.I0(top_wr_enb),
        .I1(\AXI4_Lite_RDATA_tmp[12]_i_5_n_0 ),
        .O(wr_enb_1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    data_reg_axi_enable_1_1_i_1
       (.I0(\wdata_reg[12]_0 [0]),
        .I1(top_wr_enb),
        .I2(data_reg_axi_enable_1_1_i_2_n_0),
        .I3(write_axi_enable),
        .O(\wdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    data_reg_axi_enable_1_1_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_6_n_0 ),
        .I1(\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_5_n_0 ),
        .I2(data_reg_axi_enable_1_1_i_3_n_0),
        .I3(\AXI4_Lite_RDATA_tmp[30]_i_3_n_0 ),
        .I4(\AXI4_Lite_RDATA_tmp[12]_i_7_n_0 ),
        .I5(\AXI4_Lite_RDATA_tmp[30]_i_7_n_0 ),
        .O(data_reg_axi_enable_1_1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    data_reg_axi_enable_1_1_i_3
       (.I0(sel0[3]),
        .I1(AXI4_Lite_ARADDR[3]),
        .I2(sel0[0]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[0]),
        .O(data_reg_axi_enable_1_1_i_3_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    reset_pipe_i_1
       (.I0(AXI4_Lite_ARESETN),
        .I1(soft_reset),
        .I2(IPCORE_RESETN),
        .O(reset_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    soft_reset_i_1
       (.I0(soft_reset_i_2_n_0),
        .I1(sel0[8]),
        .I2(\wdata_reg[12]_0 [0]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(soft_reset_i_3_n_0),
        .O(strobe_sw));
  LUT4 #(
    .INIT(16'hFFFE)) 
    soft_reset_i_2
       (.I0(sel0[13]),
        .I1(sel0[12]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .O(soft_reset_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    soft_reset_i_3
       (.I0(sel0[3]),
        .I1(top_wr_enb),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(soft_reset_i_4_n_0),
        .O(soft_reset_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    soft_reset_i_4
       (.I0(sel0[5]),
        .I1(sel0[9]),
        .I2(sel0[11]),
        .I3(sel0[10]),
        .O(soft_reset_i_4_n_0));
  FDCE soft_reset_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(strobe_sw),
        .Q(soft_reset));
  LUT3 #(
    .INIT(8'h20)) 
    \waddr[15]_i_1 
       (.I0(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I1(FSM_sequential_axi_lite_rstate_reg_0),
        .I2(AXI4_Lite_AWVALID),
        .O(aw_transfer));
  FDCE \waddr_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[8]),
        .Q(sel0[8]));
  FDCE \waddr_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[9]),
        .Q(sel0[9]));
  FDCE \waddr_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[10]),
        .Q(sel0[10]));
  FDCE \waddr_reg[13] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[11]),
        .Q(sel0[11]));
  FDCE \waddr_reg[14] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[12]),
        .Q(sel0[12]));
  FDCE \waddr_reg[15] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[13]),
        .Q(sel0[13]));
  FDCE \waddr_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[0]),
        .Q(sel0[0]));
  FDCE \waddr_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[1]),
        .Q(sel0[1]));
  FDCE \waddr_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[2]),
        .Q(sel0[2]));
  FDCE \waddr_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[3]),
        .Q(sel0[3]));
  FDCE \waddr_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[4]),
        .Q(sel0[4]));
  FDCE \waddr_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[5]),
        .Q(sel0[5]));
  FDCE \waddr_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[6]),
        .Q(sel0[6]));
  FDCE \waddr_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[7]),
        .Q(sel0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \wdata[12]_i_1 
       (.I0(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .I1(AXI4_Lite_WVALID),
        .O(w_transfer));
  FDCE \wdata_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[0]),
        .Q(\wdata_reg[12]_0 [0]));
  FDCE \wdata_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[10]),
        .Q(\wdata_reg[12]_0 [10]));
  FDCE \wdata_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[11]),
        .Q(\wdata_reg[12]_0 [11]));
  FDCE \wdata_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[12]),
        .Q(\wdata_reg[12]_0 [12]));
  FDCE \wdata_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[1]),
        .Q(\wdata_reg[12]_0 [1]));
  FDCE \wdata_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[2]),
        .Q(\wdata_reg[12]_0 [2]));
  FDCE \wdata_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[3]),
        .Q(\wdata_reg[12]_0 [3]));
  FDCE \wdata_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[4]),
        .Q(\wdata_reg[12]_0 [4]));
  FDCE \wdata_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[5]),
        .Q(\wdata_reg[12]_0 [5]));
  FDCE \wdata_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[6]),
        .Q(\wdata_reg[12]_0 [6]));
  FDCE \wdata_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[7]),
        .Q(\wdata_reg[12]_0 [7]));
  FDCE \wdata_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[8]),
        .Q(\wdata_reg[12]_0 [8]));
  FDCE \wdata_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[9]),
        .Q(\wdata_reg[12]_0 [9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    wr_enb_1_i_1
       (.I0(AXI4_Lite_WVALID),
        .I1(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .I2(AXI4_Lite_WSTRB[1]),
        .I3(AXI4_Lite_WSTRB[2]),
        .I4(AXI4_Lite_WSTRB[3]),
        .I5(AXI4_Lite_WSTRB[0]),
        .O(w_transfer_and_wstrb));
  FDCE wr_enb_1_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_transfer_and_wstrb),
        .Q(top_wr_enb));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_dut
   (\Delay57_reg_reg[8]_52 ,
    ctrlOut_hEnd,
    ctrlOut_vStart,
    ctrlOut_valid,
    frameOut,
    dut_enable,
    IPCORE_CLK,
    reset,
    \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ,
    top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    top_user_ctrl_valid_1);
  output [7:0]\Delay57_reg_reg[8]_52 ;
  output ctrlOut_hEnd;
  output ctrlOut_vStart;
  output ctrlOut_valid;
  output [29:0]frameOut;
  input dut_enable;
  input IPCORE_CLK;
  input reset;
  input [7:0]\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ;
  input top_user_ctrl_hEnd_1;
  input top_user_ctrl_vStart_1;
  input top_user_ctrl_valid_1;

  wire [7:0]\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ;
  wire [7:0]\Delay57_reg_reg[8]_52 ;
  wire IPCORE_CLK;
  wire ctrlOut_hEnd;
  wire ctrlOut_vStart;
  wire ctrlOut_valid;
  wire dut_enable;
  wire [29:0]frameOut;
  wire reset;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_DisparityCT u_Disparity_ip_src_DisparityCT
       (.\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c (\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ),
        .\Delay57_reg_reg[8]_52 (\Delay57_reg_reg[8]_52 ),
        .IPCORE_CLK(IPCORE_CLK),
        .ctrlOut_hEnd(ctrlOut_hEnd),
        .ctrlOut_vStart(ctrlOut_vStart),
        .ctrlOut_valid(ctrlOut_valid),
        .dut_enable(dut_enable),
        .frameOut(frameOut),
        .reset(reset),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data
   (out_valid,
    D,
    Q,
    stream_in_user_valid,
    fifo_rd_ack_reg,
    AXI4_Stream_Video_Slave_TREADY,
    IPCORE_CLK,
    reset,
    \data_buf_delay_1_reg[23] ,
    fifo_rd_ack,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TDATA);
  output out_valid;
  output [7:0]D;
  output [7:0]Q;
  output stream_in_user_valid;
  output fifo_rd_ack_reg;
  output AXI4_Stream_Video_Slave_TREADY;
  input IPCORE_CLK;
  input reset;
  input [7:0]\data_buf_delay_1_reg[23] ;
  input fifo_rd_ack;
  input AXI4_Stream_Video_Slave_TVALID;
  input [11:0]AXI4_Stream_Video_Slave_TDATA;

  wire [11:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire [7:0]D;
  wire IPCORE_CLK;
  wire [7:0]Q;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire \cache_data_reg_n_0_[16] ;
  wire \cache_data_reg_n_0_[17] ;
  wire \cache_data_reg_n_0_[18] ;
  wire \cache_data_reg_n_0_[19] ;
  wire \cache_data_reg_n_0_[20] ;
  wire \cache_data_reg_n_0_[21] ;
  wire \cache_data_reg_n_0_[22] ;
  wire \cache_data_reg_n_0_[23] ;
  wire cache_valid;
  wire cache_wr_en;
  wire [7:0]\data_buf_delay_1_reg[23] ;
  wire [23:16]data_int;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire fifo_rd_ack;
  wire fifo_rd_ack_reg;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__1_n_0;
  wire out_valid;
  wire out_wr_en;
  wire reset;
  wire stream_in_user_valid;
  wire u_Disparity_ip_fifo_data_classic_ram_n_0;
  wire u_Disparity_ip_fifo_data_classic_ram_n_1;
  wire u_Disparity_ip_fifo_data_classic_ram_n_2;
  wire u_Disparity_ip_fifo_data_classic_ram_n_3;
  wire u_Disparity_ip_fifo_data_classic_ram_n_4;
  wire u_Disparity_ip_fifo_data_classic_ram_n_5;
  wire u_Disparity_ip_fifo_data_classic_ram_n_6;
  wire u_Disparity_ip_fifo_data_classic_ram_n_7;
  wire w_d1;
  wire [23:16]w_d2;
  wire w_mux1;
  wire [23:16]w_out;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    AXI4_Stream_Video_Slave_TREADY_INST_0
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .O(AXI4_Stream_Video_Slave_TREADY));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \Out_tmp[23]_i_1 
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(out_wr_en));
  FDCE \Out_tmp_reg[16] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_7),
        .Q(Q[0]));
  FDCE \Out_tmp_reg[17] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_6),
        .Q(Q[1]));
  FDCE \Out_tmp_reg[18] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_5),
        .Q(Q[2]));
  FDCE \Out_tmp_reg[19] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_4),
        .Q(Q[3]));
  FDCE \Out_tmp_reg[20] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_3),
        .Q(Q[4]));
  FDCE \Out_tmp_reg[21] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_2),
        .Q(Q[5]));
  FDCE \Out_tmp_reg[22] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_1),
        .Q(Q[6]));
  FDCE \Out_tmp_reg[23] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_classic_ram_n_0),
        .Q(Q[7]));
  LUT4 #(
    .INIT(16'h9A00)) 
    \cache_data[23]_i_1 
       (.I0(cache_valid),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(fifo_valid),
        .O(cache_wr_en));
  FDCE \cache_data_reg[16] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[16]),
        .Q(\cache_data_reg_n_0_[16] ));
  FDCE \cache_data_reg[17] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[17]),
        .Q(\cache_data_reg_n_0_[17] ));
  FDCE \cache_data_reg[18] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[18]),
        .Q(\cache_data_reg_n_0_[18] ));
  FDCE \cache_data_reg[19] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[19]),
        .Q(\cache_data_reg_n_0_[19] ));
  FDCE \cache_data_reg[20] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[20]),
        .Q(\cache_data_reg_n_0_[20] ));
  FDCE \cache_data_reg[21] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[21]),
        .Q(\cache_data_reg_n_0_[21] ));
  FDCE \cache_data_reg[22] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[22]),
        .Q(\cache_data_reg_n_0_[22] ));
  FDCE \cache_data_reg[23] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(w_out[23]),
        .Q(\cache_data_reg_n_0_[23] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    cache_valid_i_1__1
       (.I0(cache_valid),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next),
        .Q(cache_valid));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[16]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [0]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[17]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [1]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[18]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [2]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[19]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [3]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[20]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [4]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[21]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [5]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[22]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [6]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \data_buf_delay_1[23]_i_1 
       (.I0(\data_buf_delay_1_reg[23] [7]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h555DAAA2)) 
    \fifo_back_indx[0]_i_1 
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h777777F788888808)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_mux1),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hA6A55A5A)) 
    \fifo_sample_count[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h9E9CC6C6)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hBD40FD02)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF40007FFF7FFF)) 
    fifo_valid_i_1__1
       (.I0(fifo_rd_ack),
        .I1(out_valid),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(fifo_valid_i_2__1_n_0),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    fifo_valid_i_2__1
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .O(fifo_valid_i_2__1_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \line_counter[12]_i_3 
       (.I0(fifo_rd_ack),
        .I1(out_valid),
        .O(fifo_rd_ack_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    out_valid_i_1__1
       (.I0(fifo_rd_ack),
        .I1(out_valid),
        .I2(fifo_valid),
        .I3(cache_valid),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_2),
        .Q(out_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic u_Disparity_ip_fifo_data_classic_ram
       (.ADDRA({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .D({u_Disparity_ip_fifo_data_classic_ram_n_0,u_Disparity_ip_fifo_data_classic_ram_n_1,u_Disparity_ip_fifo_data_classic_ram_n_2,u_Disparity_ip_fifo_data_classic_ram_n_3,u_Disparity_ip_fifo_data_classic_ram_n_4,u_Disparity_ip_fifo_data_classic_ram_n_5,u_Disparity_ip_fifo_data_classic_ram_n_6,u_Disparity_ip_fifo_data_classic_ram_n_7}),
        .IPCORE_CLK(IPCORE_CLK),
        .\Out_tmp_reg[23] (w_d2),
        .Q({\cache_data_reg_n_0_[23] ,\cache_data_reg_n_0_[22] ,\cache_data_reg_n_0_[21] ,\cache_data_reg_n_0_[20] ,\cache_data_reg_n_0_[19] ,\cache_data_reg_n_0_[18] ,\cache_data_reg_n_0_[17] ,\cache_data_reg_n_0_[16] }),
        .cache_valid(cache_valid),
        .\data_int_reg[17]_0 (\fifo_sample_count_reg_n_0_[2] ),
        .\data_int_reg[17]_1 (\fifo_sample_count_reg_n_0_[0] ),
        .\data_int_reg[17]_2 (\fifo_sample_count_reg_n_0_[1] ),
        .\data_int_reg[23]_0 (data_int),
        .\data_int_reg[23]_1 (w_out),
        .w_d1(w_d1),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_reg_i_1
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .O(stream_in_user_valid));
  LUT6 #(
    .INIT(64'h00FEFEFEFEFEFEFE)) 
    w_d1_i_1__1
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(cache_valid),
        .I4(fifo_valid),
        .I5(out_valid),
        .O(w_mux1));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_mux1),
        .Q(w_d1));
  FDCE \w_d2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[16]),
        .Q(w_d2[16]));
  FDCE \w_d2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[17]),
        .Q(w_d2[17]));
  FDCE \w_d2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[18]),
        .Q(w_d2[18]));
  FDCE \w_d2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[19]),
        .Q(w_d2[19]));
  FDCE \w_d2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[20]),
        .Q(w_d2[20]));
  FDCE \w_d2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[21]),
        .Q(w_d2[21]));
  FDCE \w_d2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[22]),
        .Q(w_d2[22]));
  FDCE \w_d2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(data_int[23]),
        .Q(w_d2[23]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_data_OUT
   (out_valid_reg_0,
    \fifo_sample_count_reg[2]_0 ,
    AXI4_Stream_Video_Master_TDATA,
    IPCORE_CLK,
    reset,
    AXI4_Stream_Video_Master_TREADY,
    ctrlOut_valid,
    auto_ready_dut_enb,
    frameOut);
  output out_valid_reg_0;
  output \fifo_sample_count_reg[2]_0 ;
  output [31:0]AXI4_Stream_Video_Master_TDATA;
  input IPCORE_CLK;
  input reset;
  input AXI4_Stream_Video_Master_TREADY;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input [30:0]frameOut;

  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TREADY;
  wire IPCORE_CLK;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire auto_ready_dut_enb;
  wire \cache_data_reg_n_0_[0] ;
  wire \cache_data_reg_n_0_[10] ;
  wire \cache_data_reg_n_0_[11] ;
  wire \cache_data_reg_n_0_[12] ;
  wire \cache_data_reg_n_0_[13] ;
  wire \cache_data_reg_n_0_[14] ;
  wire \cache_data_reg_n_0_[15] ;
  wire \cache_data_reg_n_0_[16] ;
  wire \cache_data_reg_n_0_[17] ;
  wire \cache_data_reg_n_0_[18] ;
  wire \cache_data_reg_n_0_[19] ;
  wire \cache_data_reg_n_0_[1] ;
  wire \cache_data_reg_n_0_[20] ;
  wire \cache_data_reg_n_0_[21] ;
  wire \cache_data_reg_n_0_[22] ;
  wire \cache_data_reg_n_0_[23] ;
  wire \cache_data_reg_n_0_[24] ;
  wire \cache_data_reg_n_0_[25] ;
  wire \cache_data_reg_n_0_[26] ;
  wire \cache_data_reg_n_0_[27] ;
  wire \cache_data_reg_n_0_[28] ;
  wire \cache_data_reg_n_0_[29] ;
  wire \cache_data_reg_n_0_[2] ;
  wire \cache_data_reg_n_0_[30] ;
  wire \cache_data_reg_n_0_[31] ;
  wire \cache_data_reg_n_0_[3] ;
  wire \cache_data_reg_n_0_[4] ;
  wire \cache_data_reg_n_0_[5] ;
  wire \cache_data_reg_n_0_[6] ;
  wire \cache_data_reg_n_0_[7] ;
  wire \cache_data_reg_n_0_[8] ;
  wire \cache_data_reg_n_0_[9] ;
  wire cache_valid;
  wire cache_wr_en;
  wire ctrlOut_valid;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg[2]_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__2_n_0;
  wire [30:0]frameOut;
  wire out_valid_reg_0;
  wire out_wr_en;
  wire reset;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_1;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_10;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_11;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_12;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_13;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_14;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_15;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_16;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_17;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_18;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_19;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_2;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_20;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_21;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_22;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_23;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_24;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_25;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_26;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_27;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_28;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_29;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_3;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_30;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_31;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_32;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_33;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_34;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_35;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_36;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_37;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_38;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_39;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_4;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_40;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_41;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_42;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_43;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_44;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_45;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_46;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_47;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_48;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_49;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_5;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_50;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_51;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_52;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_53;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_54;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_55;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_56;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_57;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_58;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_59;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_6;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_60;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_61;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_62;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_63;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_64;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_65;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_66;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_67;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_68;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_69;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_7;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_70;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_71;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_72;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_73;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_74;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_75;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_76;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_77;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_78;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_79;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_8;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_80;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_81;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_82;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_83;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_84;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_85;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_86;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_87;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_88;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_89;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_9;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_90;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_91;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_92;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_93;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_94;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_95;
  wire u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_96;
  wire w_d1;
  wire \w_d2_reg_n_0_[0] ;
  wire \w_d2_reg_n_0_[10] ;
  wire \w_d2_reg_n_0_[11] ;
  wire \w_d2_reg_n_0_[12] ;
  wire \w_d2_reg_n_0_[13] ;
  wire \w_d2_reg_n_0_[14] ;
  wire \w_d2_reg_n_0_[15] ;
  wire \w_d2_reg_n_0_[16] ;
  wire \w_d2_reg_n_0_[17] ;
  wire \w_d2_reg_n_0_[18] ;
  wire \w_d2_reg_n_0_[19] ;
  wire \w_d2_reg_n_0_[1] ;
  wire \w_d2_reg_n_0_[20] ;
  wire \w_d2_reg_n_0_[21] ;
  wire \w_d2_reg_n_0_[22] ;
  wire \w_d2_reg_n_0_[23] ;
  wire \w_d2_reg_n_0_[24] ;
  wire \w_d2_reg_n_0_[25] ;
  wire \w_d2_reg_n_0_[26] ;
  wire \w_d2_reg_n_0_[27] ;
  wire \w_d2_reg_n_0_[28] ;
  wire \w_d2_reg_n_0_[29] ;
  wire \w_d2_reg_n_0_[2] ;
  wire \w_d2_reg_n_0_[30] ;
  wire \w_d2_reg_n_0_[31] ;
  wire \w_d2_reg_n_0_[3] ;
  wire \w_d2_reg_n_0_[4] ;
  wire \w_d2_reg_n_0_[5] ;
  wire \w_d2_reg_n_0_[6] ;
  wire \w_d2_reg_n_0_[7] ;
  wire \w_d2_reg_n_0_[8] ;
  wire \w_d2_reg_n_0_[9] ;
  wire w_mux1;
  wire wr_en;

  LUT4 #(
    .INIT(16'hE0EE)) 
    \Out_tmp[31]_i_1 
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid_reg_0),
        .O(out_wr_en));
  FDCE \Out_tmp_reg[0] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_32),
        .Q(AXI4_Stream_Video_Master_TDATA[0]));
  FDCE \Out_tmp_reg[10] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_22),
        .Q(AXI4_Stream_Video_Master_TDATA[10]));
  FDCE \Out_tmp_reg[11] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_21),
        .Q(AXI4_Stream_Video_Master_TDATA[11]));
  FDCE \Out_tmp_reg[12] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_20),
        .Q(AXI4_Stream_Video_Master_TDATA[12]));
  FDCE \Out_tmp_reg[13] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_19),
        .Q(AXI4_Stream_Video_Master_TDATA[13]));
  FDCE \Out_tmp_reg[14] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_18),
        .Q(AXI4_Stream_Video_Master_TDATA[14]));
  FDCE \Out_tmp_reg[15] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_17),
        .Q(AXI4_Stream_Video_Master_TDATA[15]));
  FDCE \Out_tmp_reg[16] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_16),
        .Q(AXI4_Stream_Video_Master_TDATA[16]));
  FDCE \Out_tmp_reg[17] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_15),
        .Q(AXI4_Stream_Video_Master_TDATA[17]));
  FDCE \Out_tmp_reg[18] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_14),
        .Q(AXI4_Stream_Video_Master_TDATA[18]));
  FDCE \Out_tmp_reg[19] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_13),
        .Q(AXI4_Stream_Video_Master_TDATA[19]));
  FDCE \Out_tmp_reg[1] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_31),
        .Q(AXI4_Stream_Video_Master_TDATA[1]));
  FDCE \Out_tmp_reg[20] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_12),
        .Q(AXI4_Stream_Video_Master_TDATA[20]));
  FDCE \Out_tmp_reg[21] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_11),
        .Q(AXI4_Stream_Video_Master_TDATA[21]));
  FDCE \Out_tmp_reg[22] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_10),
        .Q(AXI4_Stream_Video_Master_TDATA[22]));
  FDCE \Out_tmp_reg[23] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_9),
        .Q(AXI4_Stream_Video_Master_TDATA[23]));
  FDCE \Out_tmp_reg[24] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_8),
        .Q(AXI4_Stream_Video_Master_TDATA[24]));
  FDCE \Out_tmp_reg[25] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_7),
        .Q(AXI4_Stream_Video_Master_TDATA[25]));
  FDCE \Out_tmp_reg[26] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_6),
        .Q(AXI4_Stream_Video_Master_TDATA[26]));
  FDCE \Out_tmp_reg[27] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_5),
        .Q(AXI4_Stream_Video_Master_TDATA[27]));
  FDCE \Out_tmp_reg[28] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_4),
        .Q(AXI4_Stream_Video_Master_TDATA[28]));
  FDCE \Out_tmp_reg[29] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_3),
        .Q(AXI4_Stream_Video_Master_TDATA[29]));
  FDCE \Out_tmp_reg[2] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_30),
        .Q(AXI4_Stream_Video_Master_TDATA[2]));
  FDCE \Out_tmp_reg[30] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_2),
        .Q(AXI4_Stream_Video_Master_TDATA[30]));
  FDCE \Out_tmp_reg[31] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_1),
        .Q(AXI4_Stream_Video_Master_TDATA[31]));
  FDCE \Out_tmp_reg[3] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_29),
        .Q(AXI4_Stream_Video_Master_TDATA[3]));
  FDCE \Out_tmp_reg[4] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_28),
        .Q(AXI4_Stream_Video_Master_TDATA[4]));
  FDCE \Out_tmp_reg[5] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_27),
        .Q(AXI4_Stream_Video_Master_TDATA[5]));
  FDCE \Out_tmp_reg[6] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_26),
        .Q(AXI4_Stream_Video_Master_TDATA[6]));
  FDCE \Out_tmp_reg[7] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_25),
        .Q(AXI4_Stream_Video_Master_TDATA[7]));
  FDCE \Out_tmp_reg[8] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_24),
        .Q(AXI4_Stream_Video_Master_TDATA[8]));
  FDCE \Out_tmp_reg[9] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_23),
        .Q(AXI4_Stream_Video_Master_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h15)) 
    adapter_in_enable_i_1
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .O(\fifo_sample_count_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9A00)) 
    \cache_data[31]_i_1 
       (.I0(cache_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(out_valid_reg_0),
        .I3(fifo_valid),
        .O(cache_wr_en));
  FDCE \cache_data_reg[0] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_96),
        .Q(\cache_data_reg_n_0_[0] ));
  FDCE \cache_data_reg[10] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_86),
        .Q(\cache_data_reg_n_0_[10] ));
  FDCE \cache_data_reg[11] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_85),
        .Q(\cache_data_reg_n_0_[11] ));
  FDCE \cache_data_reg[12] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_84),
        .Q(\cache_data_reg_n_0_[12] ));
  FDCE \cache_data_reg[13] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_83),
        .Q(\cache_data_reg_n_0_[13] ));
  FDCE \cache_data_reg[14] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_82),
        .Q(\cache_data_reg_n_0_[14] ));
  FDCE \cache_data_reg[15] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_81),
        .Q(\cache_data_reg_n_0_[15] ));
  FDCE \cache_data_reg[16] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_80),
        .Q(\cache_data_reg_n_0_[16] ));
  FDCE \cache_data_reg[17] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_79),
        .Q(\cache_data_reg_n_0_[17] ));
  FDCE \cache_data_reg[18] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_78),
        .Q(\cache_data_reg_n_0_[18] ));
  FDCE \cache_data_reg[19] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_77),
        .Q(\cache_data_reg_n_0_[19] ));
  FDCE \cache_data_reg[1] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_95),
        .Q(\cache_data_reg_n_0_[1] ));
  FDCE \cache_data_reg[20] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_76),
        .Q(\cache_data_reg_n_0_[20] ));
  FDCE \cache_data_reg[21] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_75),
        .Q(\cache_data_reg_n_0_[21] ));
  FDCE \cache_data_reg[22] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_74),
        .Q(\cache_data_reg_n_0_[22] ));
  FDCE \cache_data_reg[23] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_73),
        .Q(\cache_data_reg_n_0_[23] ));
  FDCE \cache_data_reg[24] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_72),
        .Q(\cache_data_reg_n_0_[24] ));
  FDCE \cache_data_reg[25] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_71),
        .Q(\cache_data_reg_n_0_[25] ));
  FDCE \cache_data_reg[26] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_70),
        .Q(\cache_data_reg_n_0_[26] ));
  FDCE \cache_data_reg[27] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_69),
        .Q(\cache_data_reg_n_0_[27] ));
  FDCE \cache_data_reg[28] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_68),
        .Q(\cache_data_reg_n_0_[28] ));
  FDCE \cache_data_reg[29] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_67),
        .Q(\cache_data_reg_n_0_[29] ));
  FDCE \cache_data_reg[2] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_94),
        .Q(\cache_data_reg_n_0_[2] ));
  FDCE \cache_data_reg[30] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_66),
        .Q(\cache_data_reg_n_0_[30] ));
  FDCE \cache_data_reg[31] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_65),
        .Q(\cache_data_reg_n_0_[31] ));
  FDCE \cache_data_reg[3] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_93),
        .Q(\cache_data_reg_n_0_[3] ));
  FDCE \cache_data_reg[4] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_92),
        .Q(\cache_data_reg_n_0_[4] ));
  FDCE \cache_data_reg[5] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_91),
        .Q(\cache_data_reg_n_0_[5] ));
  FDCE \cache_data_reg[6] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_90),
        .Q(\cache_data_reg_n_0_[6] ));
  FDCE \cache_data_reg[7] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_89),
        .Q(\cache_data_reg_n_0_[7] ));
  FDCE \cache_data_reg[8] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_88),
        .Q(\cache_data_reg_n_0_[8] ));
  FDCE \cache_data_reg[9] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_87),
        .Q(\cache_data_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    cache_valid_i_1__2
       (.I0(cache_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(out_valid_reg_0),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next),
        .Q(cache_valid));
  LUT6 #(
    .INIT(64'h10FFFFFFEF000000)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(ctrlOut_valid),
        .I4(auto_ready_dut_enb),
        .I5(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(wr_en),
        .I2(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_mux1),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h95956A6A9595AA6A)) 
    \fifo_sample_count[0]_i_1 
       (.I0(w_mux1),
        .I1(auto_ready_dut_enb),
        .I2(ctrlOut_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[1] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFD5D54040AA2A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_mux1),
        .I1(auto_ready_dut_enb),
        .I2(ctrlOut_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[1] ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40FF00FF00552A)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_mux1),
        .I1(auto_ready_dut_enb),
        .I2(ctrlOut_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[1] ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__2
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(out_valid_reg_0),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(fifo_valid_i_2__2_n_0),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__2
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2__2_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    out_valid_i_1__2
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(out_valid_reg_0),
        .I2(fifo_valid),
        .I3(cache_valid),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_2),
        .Q(out_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_generic_3 u_Disparity_ip_fifo_data_OUT_classic_ram_generic
       (.ADDRA({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .ADDRD({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }),
        .D({u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_1,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_2,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_3,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_4,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_5,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_6,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_7,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_8,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_9,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_10,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_11,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_12,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_13,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_14,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_15,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_16,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_17,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_18,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_19,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_20,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_21,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_22,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_23,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_24,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_25,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_26,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_27,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_28,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_29,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_30,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_31,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_32}),
        .IPCORE_CLK(IPCORE_CLK),
        .\Out_tmp_reg[31] ({\w_d2_reg_n_0_[31] ,\w_d2_reg_n_0_[30] ,\w_d2_reg_n_0_[29] ,\w_d2_reg_n_0_[28] ,\w_d2_reg_n_0_[27] ,\w_d2_reg_n_0_[26] ,\w_d2_reg_n_0_[25] ,\w_d2_reg_n_0_[24] ,\w_d2_reg_n_0_[23] ,\w_d2_reg_n_0_[22] ,\w_d2_reg_n_0_[21] ,\w_d2_reg_n_0_[20] ,\w_d2_reg_n_0_[19] ,\w_d2_reg_n_0_[18] ,\w_d2_reg_n_0_[17] ,\w_d2_reg_n_0_[16] ,\w_d2_reg_n_0_[15] ,\w_d2_reg_n_0_[14] ,\w_d2_reg_n_0_[13] ,\w_d2_reg_n_0_[12] ,\w_d2_reg_n_0_[11] ,\w_d2_reg_n_0_[10] ,\w_d2_reg_n_0_[9] ,\w_d2_reg_n_0_[8] ,\w_d2_reg_n_0_[7] ,\w_d2_reg_n_0_[6] ,\w_d2_reg_n_0_[5] ,\w_d2_reg_n_0_[4] ,\w_d2_reg_n_0_[3] ,\w_d2_reg_n_0_[2] ,\w_d2_reg_n_0_[1] ,\w_d2_reg_n_0_[0] }),
        .Q({\cache_data_reg_n_0_[31] ,\cache_data_reg_n_0_[30] ,\cache_data_reg_n_0_[29] ,\cache_data_reg_n_0_[28] ,\cache_data_reg_n_0_[27] ,\cache_data_reg_n_0_[26] ,\cache_data_reg_n_0_[25] ,\cache_data_reg_n_0_[24] ,\cache_data_reg_n_0_[23] ,\cache_data_reg_n_0_[22] ,\cache_data_reg_n_0_[21] ,\cache_data_reg_n_0_[20] ,\cache_data_reg_n_0_[19] ,\cache_data_reg_n_0_[18] ,\cache_data_reg_n_0_[17] ,\cache_data_reg_n_0_[16] ,\cache_data_reg_n_0_[15] ,\cache_data_reg_n_0_[14] ,\cache_data_reg_n_0_[13] ,\cache_data_reg_n_0_[12] ,\cache_data_reg_n_0_[11] ,\cache_data_reg_n_0_[10] ,\cache_data_reg_n_0_[9] ,\cache_data_reg_n_0_[8] ,\cache_data_reg_n_0_[7] ,\cache_data_reg_n_0_[6] ,\cache_data_reg_n_0_[5] ,\cache_data_reg_n_0_[4] ,\cache_data_reg_n_0_[3] ,\cache_data_reg_n_0_[2] ,\cache_data_reg_n_0_[1] ,\cache_data_reg_n_0_[0] }),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .cache_valid(cache_valid),
        .ctrlOut_valid(ctrlOut_valid),
        .\data_int_reg[31]_0 ({u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_33,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_34,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_35,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_36,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_37,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_38,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_39,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_40,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_41,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_42,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_43,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_44,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_45,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_46,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_47,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_48,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_49,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_50,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_51,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_52,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_53,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_54,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_55,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_56,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_57,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_58,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_59,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_60,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_61,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_62,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_63,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_64}),
        .\data_int_reg[31]_1 ({u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_65,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_66,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_67,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_68,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_69,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_70,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_71,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_72,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_73,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_74,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_75,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_76,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_77,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_78,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_79,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_80,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_81,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_82,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_83,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_84,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_85,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_86,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_87,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_88,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_89,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_90,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_91,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_92,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_93,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_94,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_95,u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_96}),
        .\data_int_reg[31]_2 (\fifo_sample_count_reg_n_0_[1] ),
        .\data_int_reg[31]_3 (\fifo_sample_count_reg_n_0_[0] ),
        .\data_int_reg[31]_4 (\fifo_sample_count_reg_n_0_[2] ),
        .frameOut(frameOut),
        .w_d1(w_d1),
        .wr_en(wr_en));
  LUT6 #(
    .INIT(64'h00FEFEFEFEFEFEFE)) 
    w_d1_i_1__2
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(cache_valid),
        .I4(fifo_valid),
        .I5(out_valid_reg_0),
        .O(w_mux1));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_mux1),
        .Q(w_d1));
  FDCE \w_d2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_64),
        .Q(\w_d2_reg_n_0_[0] ));
  FDCE \w_d2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_54),
        .Q(\w_d2_reg_n_0_[10] ));
  FDCE \w_d2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_53),
        .Q(\w_d2_reg_n_0_[11] ));
  FDCE \w_d2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_52),
        .Q(\w_d2_reg_n_0_[12] ));
  FDCE \w_d2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_51),
        .Q(\w_d2_reg_n_0_[13] ));
  FDCE \w_d2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_50),
        .Q(\w_d2_reg_n_0_[14] ));
  FDCE \w_d2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_49),
        .Q(\w_d2_reg_n_0_[15] ));
  FDCE \w_d2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_48),
        .Q(\w_d2_reg_n_0_[16] ));
  FDCE \w_d2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_47),
        .Q(\w_d2_reg_n_0_[17] ));
  FDCE \w_d2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_46),
        .Q(\w_d2_reg_n_0_[18] ));
  FDCE \w_d2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_45),
        .Q(\w_d2_reg_n_0_[19] ));
  FDCE \w_d2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_63),
        .Q(\w_d2_reg_n_0_[1] ));
  FDCE \w_d2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_44),
        .Q(\w_d2_reg_n_0_[20] ));
  FDCE \w_d2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_43),
        .Q(\w_d2_reg_n_0_[21] ));
  FDCE \w_d2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_42),
        .Q(\w_d2_reg_n_0_[22] ));
  FDCE \w_d2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_41),
        .Q(\w_d2_reg_n_0_[23] ));
  FDCE \w_d2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_40),
        .Q(\w_d2_reg_n_0_[24] ));
  FDCE \w_d2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_39),
        .Q(\w_d2_reg_n_0_[25] ));
  FDCE \w_d2_reg[26] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_38),
        .Q(\w_d2_reg_n_0_[26] ));
  FDCE \w_d2_reg[27] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_37),
        .Q(\w_d2_reg_n_0_[27] ));
  FDCE \w_d2_reg[28] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_36),
        .Q(\w_d2_reg_n_0_[28] ));
  FDCE \w_d2_reg[29] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_35),
        .Q(\w_d2_reg_n_0_[29] ));
  FDCE \w_d2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_62),
        .Q(\w_d2_reg_n_0_[2] ));
  FDCE \w_d2_reg[30] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_34),
        .Q(\w_d2_reg_n_0_[30] ));
  FDCE \w_d2_reg[31] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_33),
        .Q(\w_d2_reg_n_0_[31] ));
  FDCE \w_d2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_61),
        .Q(\w_d2_reg_n_0_[3] ));
  FDCE \w_d2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_60),
        .Q(\w_d2_reg_n_0_[4] ));
  FDCE \w_d2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_59),
        .Q(\w_d2_reg_n_0_[5] ));
  FDCE \w_d2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_58),
        .Q(\w_d2_reg_n_0_[6] ));
  FDCE \w_d2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_57),
        .Q(\w_d2_reg_n_0_[7] ));
  FDCE \w_d2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_56),
        .Q(\w_d2_reg_n_0_[8] ));
  FDCE \w_d2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_data_OUT_classic_ram_generic_n_55),
        .Q(\w_d2_reg_n_0_[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol
   (stream_in_user_eol,
    p_7_in,
    IPCORE_CLK,
    reset,
    fifo_rd_ack,
    AXI4_Stream_Video_Slave_TVALID,
    out_valid,
    AXI4_Stream_Video_Slave_TLAST);
  output stream_in_user_eol;
  output p_7_in;
  input IPCORE_CLK;
  input reset;
  input fifo_rd_ack;
  input AXI4_Stream_Video_Slave_TVALID;
  input out_valid;
  input AXI4_Stream_Video_Slave_TLAST;

  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire Out_rsvd_i_2_n_0;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire cache_data;
  wire cache_valid;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire fifo_rd_ack;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2_n_0;
  wire out_valid;
  wire out_valid_0;
  wire p_7_in;
  wire [1:0]rd_addr;
  wire reset;
  wire stream_in_user_eol;
  wire u_Disparity_ip_fifo_eol_classic_ram_n_0;
  wire u_Disparity_ip_fifo_eol_classic_ram_n_2;
  wire w_d1;
  wire w_d2;
  wire w_mux1;
  wire w_out;
  wire [1:0]wr_addr;

  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Out_rsvd_i_2
       (.I0(out_valid_0),
        .I1(fifo_rd_ack),
        .O(Out_rsvd_i_2_n_0));
  FDCE Out_rsvd_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_eol_classic_ram_n_2),
        .Q(stream_in_user_eol));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_eol_classic_ram_n_0),
        .Q(cache_data));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    cache_valid_i_1
       (.I0(cache_valid),
        .I1(fifo_rd_ack),
        .I2(out_valid_0),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next),
        .Q(cache_valid));
  LUT5 #(
    .INIT(32'h5755A8AA)) 
    \fifo_back_indx[0]_i_1 
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(wr_addr[0]),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[1]_i_1 
       (.I0(wr_addr[0]),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(wr_addr[1]),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(wr_addr[0]));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(wr_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_mux1),
        .I1(rd_addr[0]),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(rd_addr[0]),
        .I1(w_mux1),
        .I2(rd_addr[1]),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(rd_addr[0]));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(rd_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAA5955AA)) 
    \fifo_sample_count[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hA5F8F05A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h9CC4CCC6)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF40007FFF7FFF)) 
    fifo_valid_i_1
       (.I0(fifo_rd_ack),
        .I1(out_valid_0),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(fifo_valid_i_2_n_0),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    fifo_valid_i_2
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .O(fifo_valid_i_2_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h80)) 
    hend_output_i_1
       (.I0(stream_in_user_eol),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    out_valid_i_1
       (.I0(fifo_rd_ack),
        .I1(out_valid_0),
        .I2(fifo_valid),
        .I3(cache_valid),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_2),
        .Q(out_valid_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_0 u_Disparity_ip_fifo_eol_classic_ram
       (.AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .Out_rsvd_reg(Out_rsvd_i_2_n_0),
        .cache_data(cache_data),
        .cache_data_reg(u_Disparity_ip_fifo_eol_classic_ram_n_2),
        .cache_valid(cache_valid),
        .cache_valid_reg(u_Disparity_ip_fifo_eol_classic_ram_n_0),
        .data_int_reg_0(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_1(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[2] ),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_valid(fifo_valid),
        .out_valid_0(out_valid_0),
        .rd_addr(rd_addr),
        .stream_in_user_eol(stream_in_user_eol),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .wr_addr(wr_addr));
  LUT6 #(
    .INIT(64'h00FEFEFEFEFEFEFE)) 
    w_d1_i_1
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(cache_valid),
        .I4(fifo_valid),
        .I5(out_valid_0),
        .O(w_mux1));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_mux1),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_out),
        .Q(w_d2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_eol_out
   (AXI4_Stream_Video_Master_TLAST,
    IPCORE_CLK,
    reset,
    ctrlOut_valid,
    auto_ready_dut_enb,
    AXI4_Stream_Video_Master_TREADY,
    ctrlOut_hEnd);
  output AXI4_Stream_Video_Master_TLAST;
  input IPCORE_CLK;
  input reset;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input AXI4_Stream_Video_Master_TREADY;
  input ctrlOut_hEnd;

  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire IPCORE_CLK;
  wire Out_rsvd_i_2__1_n_0;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire auto_ready_dut_enb;
  wire cache_data_reg_n_0;
  wire cache_valid;
  wire ctrlOut_hEnd;
  wire ctrlOut_valid;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__3_n_0;
  wire out_valid;
  wire reset;
  wire u_Disparity_ip_fifo_eol_out_classic_ram_n_1;
  wire u_Disparity_ip_fifo_eol_out_classic_ram_n_3;
  wire w_d1;
  wire w_d2;
  wire w_mux1;
  wire w_out;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    Out_rsvd_i_2__1
       (.I0(out_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .O(Out_rsvd_i_2__1_n_0));
  FDCE Out_rsvd_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_eol_out_classic_ram_n_3),
        .Q(AXI4_Stream_Video_Master_TLAST));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_eol_out_classic_ram_n_1),
        .Q(cache_data_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    cache_valid_i_1__3
       (.I0(cache_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(out_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next),
        .Q(cache_valid));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[0]_i_1 
       (.I0(ctrlOut_valid),
        .I1(auto_ready_dut_enb),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(wr_en),
        .I2(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_mux1),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hAA5955AA55AA55AA)) 
    \fifo_sample_count[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(auto_ready_dut_enb),
        .I5(ctrlOut_valid),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5F8F05AF05AF05A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(auto_ready_dut_enb),
        .I5(ctrlOut_valid),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9CC4CCC6CCC6CCC6)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(auto_ready_dut_enb),
        .I5(ctrlOut_valid),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF40007FFF7FFF)) 
    fifo_valid_i_1__3
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(out_valid),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(fifo_valid_i_2__3_n_0),
        .O(Q_next_1));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_valid_i_2__3
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .O(fifo_valid_i_2__3_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    out_valid_i_1__3
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(out_valid),
        .I2(fifo_valid),
        .I3(cache_valid),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_2),
        .Q(out_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_2 u_Disparity_ip_fifo_eol_out_classic_ram
       (.AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .IPCORE_CLK(IPCORE_CLK),
        .Out_rsvd_reg(Out_rsvd_i_2__1_n_0),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .cache_data_reg(u_Disparity_ip_fifo_eol_out_classic_ram_n_3),
        .cache_data_reg_0(cache_data_reg_n_0),
        .cache_valid(cache_valid),
        .cache_valid_reg(u_Disparity_ip_fifo_eol_out_classic_ram_n_1),
        .ctrlOut_hEnd(ctrlOut_hEnd),
        .ctrlOut_valid(ctrlOut_valid),
        .data_int_reg_0(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_1(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[2] ),
        .fifo_valid(fifo_valid),
        .out_valid(out_valid),
        .rd_addr({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }),
        .wr_en(wr_en));
  LUT6 #(
    .INIT(64'h00FEFEFEFEFEFEFE)) 
    w_d1_i_1__3
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(cache_valid),
        .I4(fifo_valid),
        .I5(out_valid),
        .O(w_mux1));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_mux1),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_out),
        .Q(w_d2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof
   (stream_in_user_sof,
    cond54,
    IPCORE_CLK,
    reset,
    fifo_rd_ack,
    AXI4_Stream_Video_Slave_TVALID,
    out_valid,
    AXI4_Stream_Video_Slave_TUSER);
  output stream_in_user_sof;
  output cond54;
  input IPCORE_CLK;
  input reset;
  input fifo_rd_ack;
  input AXI4_Stream_Video_Slave_TVALID;
  input out_valid;
  input AXI4_Stream_Video_Slave_TUSER;

  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire Out_rsvd_i_2__0_n_0;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire cache_data_reg_n_0;
  wire cache_valid;
  wire cond54;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire fifo_rd_ack;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__0_n_0;
  wire out_valid;
  wire out_valid_0;
  wire reset;
  wire stream_in_user_sof;
  wire u_Disparity_ip_fifo_sof_classic_ram_n_0;
  wire u_Disparity_ip_fifo_sof_classic_ram_n_2;
  wire w_d1;
  wire w_d2;
  wire w_mux1;
  wire w_out;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Out_rsvd_i_2__0
       (.I0(out_valid_0),
        .I1(fifo_rd_ack),
        .O(Out_rsvd_i_2__0_n_0));
  FDCE Out_rsvd_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_sof_classic_ram_n_2),
        .Q(stream_in_user_sof));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_sof_classic_ram_n_0),
        .Q(cache_data_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    cache_valid_i_1__0
       (.I0(cache_valid),
        .I1(fifo_rd_ack),
        .I2(out_valid_0),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next),
        .Q(cache_valid));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    cond10_i_1
       (.I0(stream_in_user_sof),
        .I1(out_valid),
        .I2(fifo_rd_ack),
        .O(cond54));
  LUT5 #(
    .INIT(32'h5755A8AA)) 
    \fifo_back_indx[0]_i_1 
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_mux1),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAA5955AA)) 
    \fifo_sample_count[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hA5F8F05A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h9CC4CCC6)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(AXI4_Stream_Video_Slave_TVALID),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__0
       (.I0(fifo_rd_ack),
        .I1(out_valid_0),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(fifo_valid_i_2__0_n_0),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__0
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .O(fifo_valid_i_2__0_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    out_valid_i_1__0
       (.I0(fifo_rd_ack),
        .I1(out_valid_0),
        .I2(fifo_valid),
        .I3(cache_valid),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_2),
        .Q(out_valid_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit u_Disparity_ip_fifo_sof_classic_ram
       (.AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .Out_rsvd_reg(Out_rsvd_i_2__0_n_0),
        .cache_data_reg(u_Disparity_ip_fifo_sof_classic_ram_n_2),
        .cache_data_reg_0(cache_data_reg_n_0),
        .cache_valid(cache_valid),
        .cache_valid_reg(u_Disparity_ip_fifo_sof_classic_ram_n_0),
        .data_int_reg_0(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_1(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[2] ),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_valid(fifo_valid),
        .out_valid_0(out_valid_0),
        .rd_addr({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .stream_in_user_sof(stream_in_user_sof),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }));
  LUT6 #(
    .INIT(64'h00FEFEFEFEFEFEFE)) 
    w_d1_i_1__0
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(cache_valid),
        .I4(fifo_valid),
        .I5(out_valid_0),
        .O(w_mux1));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_mux1),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_out),
        .Q(w_d2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_fifo_sof_out
   (AXI4_Stream_Video_Master_TUSER,
    IPCORE_CLK,
    reset,
    ctrlOut_valid,
    auto_ready_dut_enb,
    AXI4_Stream_Video_Master_TREADY,
    ctrlOut_vStart);
  output AXI4_Stream_Video_Master_TUSER;
  input IPCORE_CLK;
  input reset;
  input ctrlOut_valid;
  input auto_ready_dut_enb;
  input AXI4_Stream_Video_Master_TREADY;
  input ctrlOut_vStart;

  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire IPCORE_CLK;
  wire Out_rsvd_i_2__2_n_0;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire auto_ready_dut_enb;
  wire cache_data_reg_n_0;
  wire cache_valid;
  wire ctrlOut_vStart;
  wire ctrlOut_valid;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__4_n_0;
  wire out_valid;
  wire reset;
  wire u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_1;
  wire u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_3;
  wire w_d1;
  wire w_d2;
  wire w_mux1;
  wire w_out;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    Out_rsvd_i_2__2
       (.I0(out_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .O(Out_rsvd_i_2__2_n_0));
  FDCE Out_rsvd_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_3),
        .Q(AXI4_Stream_Video_Master_TUSER));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_1),
        .Q(cache_data_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBA20)) 
    cache_valid_i_1__4
       (.I0(cache_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(out_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next),
        .Q(cache_valid));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[0]_i_1 
       (.I0(ctrlOut_valid),
        .I1(auto_ready_dut_enb),
        .I2(\fifo_sample_count_reg_n_0_[0] ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(wr_en),
        .I2(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_mux1),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hAA5955AA55AA55AA)) 
    \fifo_sample_count[0]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(auto_ready_dut_enb),
        .I5(ctrlOut_valid),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5F8F05AF05AF05A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(auto_ready_dut_enb),
        .I5(ctrlOut_valid),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9CC4CCC6CCC6CCC6)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_mux1),
        .I1(\fifo_sample_count_reg_n_0_[2] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(auto_ready_dut_enb),
        .I5(ctrlOut_valid),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__4
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(out_valid),
        .I2(fifo_valid),
        .I3(cache_valid),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(fifo_valid_i_2__4_n_0),
        .O(Q_next_1));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__4
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .O(fifo_valid_i_2__4_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    out_valid_i_1__4
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(out_valid),
        .I2(fifo_valid),
        .I3(cache_valid),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(Q_next_2),
        .Q(out_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_SimpleDualPortRAM_singlebit_1 u_Disparity_ip_fifo_sof_out_classic_ram_singlebit
       (.AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .IPCORE_CLK(IPCORE_CLK),
        .Out_rsvd_reg(Out_rsvd_i_2__2_n_0),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .cache_data_reg(u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_3),
        .cache_data_reg_0(cache_data_reg_n_0),
        .cache_valid(cache_valid),
        .cache_valid_reg(u_Disparity_ip_fifo_sof_out_classic_ram_singlebit_n_1),
        .ctrlOut_vStart(ctrlOut_vStart),
        .ctrlOut_valid(ctrlOut_valid),
        .data_int_reg_0(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_1(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[2] ),
        .fifo_valid(fifo_valid),
        .out_valid(out_valid),
        .rd_addr({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }),
        .wr_en(wr_en));
  LUT6 #(
    .INIT(64'h00FEFEFEFEFEFEFE)) 
    w_d1_i_1__4
       (.I0(\fifo_sample_count_reg_n_0_[0] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .I3(cache_valid),
        .I4(fifo_valid),
        .I5(out_valid),
        .O(w_mux1));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_mux1),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_out),
        .Q(w_d2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_reset_sync
   (reset,
    IPCORE_CLK,
    reset_in);
  output reset;
  input IPCORE_CLK;
  input reset_in;

  wire IPCORE_CLK;
  wire reset;
  wire reset_in;
  wire reset_pipe;

  FDPE reset_out_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(reset_pipe),
        .PRE(reset_in),
        .Q(reset));
  FDPE reset_pipe_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_in),
        .Q(reset_pipe));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_CensusTransform
   (\Delay57_reg_reg[8]_52 ,
    ctrlOut_hEnd,
    ctrlOut_vStart,
    ctrlOut_valid,
    frameOut,
    dut_enable,
    IPCORE_CLK,
    reset,
    \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 ,
    top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    top_user_ctrl_valid_1);
  output [7:0]\Delay57_reg_reg[8]_52 ;
  output ctrlOut_hEnd;
  output ctrlOut_vStart;
  output ctrlOut_valid;
  output [29:0]frameOut;
  input dut_enable;
  input IPCORE_CLK;
  input reset;
  input [7:0]\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 ;
  input top_user_ctrl_hEnd_1;
  input top_user_ctrl_vStart_1;
  input top_user_ctrl_valid_1;

  wire \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay10_reg_reg[8]_0 ;
  wire Delay10_reg_reg_gate__0_n_0;
  wire Delay10_reg_reg_gate__1_n_0;
  wire Delay10_reg_reg_gate__2_n_0;
  wire Delay10_reg_reg_gate__3_n_0;
  wire Delay10_reg_reg_gate__4_n_0;
  wire Delay10_reg_reg_gate__5_n_0;
  wire Delay10_reg_reg_gate__6_n_0;
  wire Delay10_reg_reg_gate_n_0;
  wire \Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay11_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay11_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ;
  wire [7:0]\Delay11_reg_reg[631]_53 ;
  wire \Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0;
  wire Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1;
  wire Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1;
  wire Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1;
  wire Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0;
  wire Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1;
  wire Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1;
  wire Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1;
  wire Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1;
  wire Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0;
  wire Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1;
  wire Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1;
  wire Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1;
  wire Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0;
  wire Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1;
  wire Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1;
  wire Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1;
  wire Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c_n_0;
  wire Delay11_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1888_c_n_0;
  wire Delay11_reg_reg_c_628_gate_n_0;
  wire Delay11_reg_reg_c_629_n_0;
  wire Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1;
  wire Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1;
  wire Delay11_reg_reg_gate__0_n_0;
  wire Delay11_reg_reg_gate__1_n_0;
  wire Delay11_reg_reg_gate__2_n_0;
  wire Delay11_reg_reg_gate__3_n_0;
  wire Delay11_reg_reg_gate__4_n_0;
  wire Delay11_reg_reg_gate__5_n_0;
  wire Delay11_reg_reg_gate__6_n_0;
  wire Delay11_reg_reg_gate_n_0;
  wire \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay12_reg_reg[8]_1 ;
  wire Delay12_reg_reg_gate__0_n_0;
  wire Delay12_reg_reg_gate__1_n_0;
  wire Delay12_reg_reg_gate__2_n_0;
  wire Delay12_reg_reg_gate__3_n_0;
  wire Delay12_reg_reg_gate__4_n_0;
  wire Delay12_reg_reg_gate__5_n_0;
  wire Delay12_reg_reg_gate__6_n_0;
  wire Delay12_reg_reg_gate_n_0;
  wire \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay13_reg_reg[8]_2 ;
  wire Delay13_reg_reg_gate__0_n_0;
  wire Delay13_reg_reg_gate__1_n_0;
  wire Delay13_reg_reg_gate__2_n_0;
  wire Delay13_reg_reg_gate__3_n_0;
  wire Delay13_reg_reg_gate__4_n_0;
  wire Delay13_reg_reg_gate__5_n_0;
  wire Delay13_reg_reg_gate__6_n_0;
  wire Delay13_reg_reg_gate_n_0;
  wire \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay14_reg_reg[8]_3 ;
  wire Delay14_reg_reg_gate__0_n_0;
  wire Delay14_reg_reg_gate__1_n_0;
  wire Delay14_reg_reg_gate__2_n_0;
  wire Delay14_reg_reg_gate__3_n_0;
  wire Delay14_reg_reg_gate__4_n_0;
  wire Delay14_reg_reg_gate__5_n_0;
  wire Delay14_reg_reg_gate__6_n_0;
  wire Delay14_reg_reg_gate_n_0;
  wire \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay15_reg_reg[8]_4 ;
  wire Delay15_reg_reg_gate__0_n_0;
  wire Delay15_reg_reg_gate__1_n_0;
  wire Delay15_reg_reg_gate__2_n_0;
  wire Delay15_reg_reg_gate__3_n_0;
  wire Delay15_reg_reg_gate__4_n_0;
  wire Delay15_reg_reg_gate__5_n_0;
  wire Delay15_reg_reg_gate__6_n_0;
  wire Delay15_reg_reg_gate_n_0;
  wire \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay16_reg_reg[8]_5 ;
  wire Delay16_reg_reg_gate__0_n_0;
  wire Delay16_reg_reg_gate__1_n_0;
  wire Delay16_reg_reg_gate__2_n_0;
  wire Delay16_reg_reg_gate__3_n_0;
  wire Delay16_reg_reg_gate__4_n_0;
  wire Delay16_reg_reg_gate__5_n_0;
  wire Delay16_reg_reg_gate__6_n_0;
  wire Delay16_reg_reg_gate_n_0;
  wire \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay17_reg_reg[8]_6 ;
  wire Delay17_reg_reg_gate__0_n_0;
  wire Delay17_reg_reg_gate__1_n_0;
  wire Delay17_reg_reg_gate__2_n_0;
  wire Delay17_reg_reg_gate__3_n_0;
  wire Delay17_reg_reg_gate__4_n_0;
  wire Delay17_reg_reg_gate__5_n_0;
  wire Delay17_reg_reg_gate__6_n_0;
  wire Delay17_reg_reg_gate_n_0;
  wire \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay18_reg_reg[8]_7 ;
  wire Delay18_reg_reg_gate__0_n_0;
  wire Delay18_reg_reg_gate__1_n_0;
  wire Delay18_reg_reg_gate__2_n_0;
  wire Delay18_reg_reg_gate__3_n_0;
  wire Delay18_reg_reg_gate__4_n_0;
  wire Delay18_reg_reg_gate__5_n_0;
  wire Delay18_reg_reg_gate__6_n_0;
  wire Delay18_reg_reg_gate_n_0;
  wire \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay19_reg_reg[8]_8 ;
  wire Delay19_reg_reg_gate__0_n_0;
  wire Delay19_reg_reg_gate__1_n_0;
  wire Delay19_reg_reg_gate__2_n_0;
  wire Delay19_reg_reg_gate__3_n_0;
  wire Delay19_reg_reg_gate__4_n_0;
  wire Delay19_reg_reg_gate__5_n_0;
  wire Delay19_reg_reg_gate__6_n_0;
  wire Delay19_reg_reg_gate_n_0;
  wire \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 ;
  wire \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay1_reg_reg[8]_38 ;
  wire Delay1_reg_reg_gate__0_n_0;
  wire Delay1_reg_reg_gate__1_n_0;
  wire Delay1_reg_reg_gate__2_n_0;
  wire Delay1_reg_reg_gate__3_n_0;
  wire Delay1_reg_reg_gate__4_n_0;
  wire Delay1_reg_reg_gate__5_n_0;
  wire Delay1_reg_reg_gate__6_n_0;
  wire Delay1_reg_reg_gate_n_0;
  wire \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay20_reg_reg[8]_16 ;
  wire Delay20_reg_reg_gate__0_n_0;
  wire Delay20_reg_reg_gate__1_n_0;
  wire Delay20_reg_reg_gate__2_n_0;
  wire Delay20_reg_reg_gate__3_n_0;
  wire Delay20_reg_reg_gate__4_n_0;
  wire Delay20_reg_reg_gate__5_n_0;
  wire Delay20_reg_reg_gate__6_n_0;
  wire Delay20_reg_reg_gate_n_0;
  wire \Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay21_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay21_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ;
  wire [7:0]\Delay21_reg_reg[631]_55 ;
  wire \Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire Delay21_reg_reg_gate__0_n_0;
  wire Delay21_reg_reg_gate__1_n_0;
  wire Delay21_reg_reg_gate__2_n_0;
  wire Delay21_reg_reg_gate__3_n_0;
  wire Delay21_reg_reg_gate__4_n_0;
  wire Delay21_reg_reg_gate__5_n_0;
  wire Delay21_reg_reg_gate__6_n_0;
  wire Delay21_reg_reg_gate_n_0;
  wire \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay22_reg_reg[8]_17 ;
  wire Delay22_reg_reg_gate__0_n_0;
  wire Delay22_reg_reg_gate__1_n_0;
  wire Delay22_reg_reg_gate__2_n_0;
  wire Delay22_reg_reg_gate__3_n_0;
  wire Delay22_reg_reg_gate__4_n_0;
  wire Delay22_reg_reg_gate__5_n_0;
  wire Delay22_reg_reg_gate__6_n_0;
  wire Delay22_reg_reg_gate_n_0;
  wire \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay23_reg_reg[8]_18 ;
  wire Delay23_reg_reg_gate__0_n_0;
  wire Delay23_reg_reg_gate__1_n_0;
  wire Delay23_reg_reg_gate__2_n_0;
  wire Delay23_reg_reg_gate__3_n_0;
  wire Delay23_reg_reg_gate__4_n_0;
  wire Delay23_reg_reg_gate__5_n_0;
  wire Delay23_reg_reg_gate__6_n_0;
  wire Delay23_reg_reg_gate_n_0;
  wire \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire [7:0]\Delay25_reg_reg[8]_19 ;
  wire Delay25_reg_reg_gate__0_n_0;
  wire Delay25_reg_reg_gate__1_n_0;
  wire Delay25_reg_reg_gate__2_n_0;
  wire Delay25_reg_reg_gate__3_n_0;
  wire Delay25_reg_reg_gate__4_n_0;
  wire Delay25_reg_reg_gate__5_n_0;
  wire Delay25_reg_reg_gate__6_n_0;
  wire Delay25_reg_reg_gate_n_0;
  wire \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay26_reg_reg[8]_20 ;
  wire Delay26_reg_reg_gate__0_n_0;
  wire Delay26_reg_reg_gate__1_n_0;
  wire Delay26_reg_reg_gate__2_n_0;
  wire Delay26_reg_reg_gate__3_n_0;
  wire Delay26_reg_reg_gate__4_n_0;
  wire Delay26_reg_reg_gate__5_n_0;
  wire Delay26_reg_reg_gate__6_n_0;
  wire Delay26_reg_reg_gate_n_0;
  wire \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay27_reg_reg[8]_21 ;
  wire Delay27_reg_reg_gate__0_n_0;
  wire Delay27_reg_reg_gate__1_n_0;
  wire Delay27_reg_reg_gate__2_n_0;
  wire Delay27_reg_reg_gate__3_n_0;
  wire Delay27_reg_reg_gate__4_n_0;
  wire Delay27_reg_reg_gate__5_n_0;
  wire Delay27_reg_reg_gate__6_n_0;
  wire Delay27_reg_reg_gate_n_0;
  wire \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay28_reg_reg[8]_22 ;
  wire Delay28_reg_reg_gate__0_n_0;
  wire Delay28_reg_reg_gate__1_n_0;
  wire Delay28_reg_reg_gate__2_n_0;
  wire Delay28_reg_reg_gate__3_n_0;
  wire Delay28_reg_reg_gate__4_n_0;
  wire Delay28_reg_reg_gate__5_n_0;
  wire Delay28_reg_reg_gate__6_n_0;
  wire Delay28_reg_reg_gate_n_0;
  wire \Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay29_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay29_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ;
  wire [7:0]\Delay29_reg_reg[631]_54 ;
  wire \Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire Delay29_reg_reg_gate__0_n_0;
  wire Delay29_reg_reg_gate__1_n_0;
  wire Delay29_reg_reg_gate__2_n_0;
  wire Delay29_reg_reg_gate__3_n_0;
  wire Delay29_reg_reg_gate__4_n_0;
  wire Delay29_reg_reg_gate__5_n_0;
  wire Delay29_reg_reg_gate__6_n_0;
  wire Delay29_reg_reg_gate_n_0;
  wire \Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258_n_0 ;
  wire \Delay2_reg_reg[630][0]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][1]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][2]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][3]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][4]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][5]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][6]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[630][7]_Delay2_reg_reg_c_1259_n_0 ;
  wire \Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0;
  wire Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1;
  wire Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1;
  wire Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1;
  wire Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0;
  wire Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1;
  wire Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1;
  wire Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1;
  wire Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c_n_0;
  wire Delay2_reg_reg_c_1254_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1884_c_n_0;
  wire Delay2_reg_reg_c_1254_gate_n_0;
  wire Delay2_reg_reg_c_1255_n_0;
  wire Delay2_reg_reg_c_1257_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0;
  wire Delay2_reg_reg_c_1258_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0;
  wire Delay2_reg_reg_c_1258_gate_n_0;
  wire Delay2_reg_reg_c_1259_n_0;
  wire Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1;
  wire Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1;
  wire Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1;
  wire Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0;
  wire Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1;
  wire Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1;
  wire Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1;
  wire Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0;
  wire Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1;
  wire Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1;
  wire Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1;
  wire Delay2_reg_reg_gate__0_n_0;
  wire Delay2_reg_reg_gate__1_n_0;
  wire Delay2_reg_reg_gate__2_n_0;
  wire Delay2_reg_reg_gate__3_n_0;
  wire Delay2_reg_reg_gate__4_n_0;
  wire Delay2_reg_reg_gate__5_n_0;
  wire Delay2_reg_reg_gate__6_n_0;
  wire Delay2_reg_reg_gate_n_0;
  wire \Delay2_reg_reg_n_0_[631][0] ;
  wire \Delay2_reg_reg_n_0_[631][1] ;
  wire \Delay2_reg_reg_n_0_[631][2] ;
  wire \Delay2_reg_reg_n_0_[631][3] ;
  wire \Delay2_reg_reg_n_0_[631][4] ;
  wire \Delay2_reg_reg_n_0_[631][5] ;
  wire \Delay2_reg_reg_n_0_[631][6] ;
  wire \Delay2_reg_reg_n_0_[631][7] ;
  wire \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay30_reg_reg[8]_9 ;
  wire Delay30_reg_reg_gate__0_n_0;
  wire Delay30_reg_reg_gate__1_n_0;
  wire Delay30_reg_reg_gate__2_n_0;
  wire Delay30_reg_reg_gate__3_n_0;
  wire Delay30_reg_reg_gate__4_n_0;
  wire Delay30_reg_reg_gate__5_n_0;
  wire Delay30_reg_reg_gate__6_n_0;
  wire Delay30_reg_reg_gate_n_0;
  wire \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay31_reg_reg[8]_10 ;
  wire Delay31_reg_reg_gate__0_n_0;
  wire Delay31_reg_reg_gate__1_n_0;
  wire Delay31_reg_reg_gate__2_n_0;
  wire Delay31_reg_reg_gate__3_n_0;
  wire Delay31_reg_reg_gate__4_n_0;
  wire Delay31_reg_reg_gate__5_n_0;
  wire Delay31_reg_reg_gate__6_n_0;
  wire Delay31_reg_reg_gate_n_0;
  wire \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay32_reg_reg[8]_11 ;
  wire Delay32_reg_reg_gate__0_n_0;
  wire Delay32_reg_reg_gate__1_n_0;
  wire Delay32_reg_reg_gate__2_n_0;
  wire Delay32_reg_reg_gate__3_n_0;
  wire Delay32_reg_reg_gate__4_n_0;
  wire Delay32_reg_reg_gate__5_n_0;
  wire Delay32_reg_reg_gate__6_n_0;
  wire Delay32_reg_reg_gate_n_0;
  wire \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay33_reg_reg[8]_12 ;
  wire Delay33_reg_reg_gate__0_n_0;
  wire Delay33_reg_reg_gate__1_n_0;
  wire Delay33_reg_reg_gate__2_n_0;
  wire Delay33_reg_reg_gate__3_n_0;
  wire Delay33_reg_reg_gate__4_n_0;
  wire Delay33_reg_reg_gate__5_n_0;
  wire Delay33_reg_reg_gate__6_n_0;
  wire Delay33_reg_reg_gate_n_0;
  wire \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay34_reg_reg[8]_13 ;
  wire Delay34_reg_reg_gate__0_n_0;
  wire Delay34_reg_reg_gate__1_n_0;
  wire Delay34_reg_reg_gate__2_n_0;
  wire Delay34_reg_reg_gate__3_n_0;
  wire Delay34_reg_reg_gate__4_n_0;
  wire Delay34_reg_reg_gate__5_n_0;
  wire Delay34_reg_reg_gate__6_n_0;
  wire Delay34_reg_reg_gate_n_0;
  wire \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay35_reg_reg[8]_14 ;
  wire Delay35_reg_reg_gate__0_n_0;
  wire Delay35_reg_reg_gate__1_n_0;
  wire Delay35_reg_reg_gate__2_n_0;
  wire Delay35_reg_reg_gate__3_n_0;
  wire Delay35_reg_reg_gate__4_n_0;
  wire Delay35_reg_reg_gate__5_n_0;
  wire Delay35_reg_reg_gate__6_n_0;
  wire Delay35_reg_reg_gate_n_0;
  wire \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay36_reg_reg[8]_15 ;
  wire Delay36_reg_reg_gate__0_n_0;
  wire Delay36_reg_reg_gate__1_n_0;
  wire Delay36_reg_reg_gate__2_n_0;
  wire Delay36_reg_reg_gate__3_n_0;
  wire Delay36_reg_reg_gate__4_n_0;
  wire Delay36_reg_reg_gate__5_n_0;
  wire Delay36_reg_reg_gate__6_n_0;
  wire Delay36_reg_reg_gate_n_0;
  wire \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay37_reg_reg[8]_23 ;
  wire Delay37_reg_reg_gate__0_n_0;
  wire Delay37_reg_reg_gate__1_n_0;
  wire Delay37_reg_reg_gate__2_n_0;
  wire Delay37_reg_reg_gate__3_n_0;
  wire Delay37_reg_reg_gate__4_n_0;
  wire Delay37_reg_reg_gate__5_n_0;
  wire Delay37_reg_reg_gate__6_n_0;
  wire Delay37_reg_reg_gate_n_0;
  wire \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay38_reg_reg[8]_30 ;
  wire Delay38_reg_reg_gate__0_n_0;
  wire Delay38_reg_reg_gate__1_n_0;
  wire Delay38_reg_reg_gate__2_n_0;
  wire Delay38_reg_reg_gate__3_n_0;
  wire Delay38_reg_reg_gate__4_n_0;
  wire Delay38_reg_reg_gate__5_n_0;
  wire Delay38_reg_reg_gate__6_n_0;
  wire Delay38_reg_reg_gate_n_0;
  wire \Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756_n_0 ;
  wire \Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788_n_1 ;
  wire \Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820_n_1 ;
  wire \Delay39_reg_reg[1][0]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][1]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][2]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][3]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][4]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][5]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][6]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[1][7]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ;
  wire \Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852_n_1 ;
  wire \Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884_n_0 ;
  wire \Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916_n_1 ;
  wire \Delay39_reg_reg[2][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[2][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ;
  wire \Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948_n_1 ;
  wire \Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980_n_1 ;
  wire \Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660_n_1 ;
  wire \Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012_n_0 ;
  wire \Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044_n_1 ;
  wire \Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076_n_1 ;
  wire \Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108_n_1 ;
  wire \Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140_n_0 ;
  wire \Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172_n_1 ;
  wire \Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204_n_1 ;
  wire \Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236_n_1 ;
  wire \Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254_n_0 ;
  wire \Delay39_reg_reg[630][0]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][1]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][2]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][3]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][4]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][5]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][6]_Delay2_reg_reg_c_1255_n_0 ;
  wire \Delay39_reg_reg[630][7]_Delay2_reg_reg_c_1255_n_0 ;
  wire [7:0]\Delay39_reg_reg[631]_57 ;
  wire \Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692_n_1 ;
  wire \Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire \Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724_n_1 ;
  wire Delay39_reg_reg_gate__0_n_0;
  wire Delay39_reg_reg_gate__10_n_0;
  wire Delay39_reg_reg_gate__11_n_0;
  wire Delay39_reg_reg_gate__12_n_0;
  wire Delay39_reg_reg_gate__13_n_0;
  wire Delay39_reg_reg_gate__14_n_0;
  wire Delay39_reg_reg_gate__1_n_0;
  wire Delay39_reg_reg_gate__2_n_0;
  wire Delay39_reg_reg_gate__3_n_0;
  wire Delay39_reg_reg_gate__4_n_0;
  wire Delay39_reg_reg_gate__5_n_0;
  wire Delay39_reg_reg_gate__6_n_0;
  wire Delay39_reg_reg_gate__7_n_0;
  wire Delay39_reg_reg_gate__8_n_0;
  wire Delay39_reg_reg_gate__9_n_0;
  wire Delay39_reg_reg_gate_n_0;
  wire \Delay39_reg_reg_n_0_[3][0] ;
  wire \Delay39_reg_reg_n_0_[3][1] ;
  wire \Delay39_reg_reg_n_0_[3][2] ;
  wire \Delay39_reg_reg_n_0_[3][3] ;
  wire \Delay39_reg_reg_n_0_[3][4] ;
  wire \Delay39_reg_reg_n_0_[3][5] ;
  wire \Delay39_reg_reg_n_0_[3][6] ;
  wire \Delay39_reg_reg_n_0_[3][7] ;
  wire \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay3_reg_reg[8]_39 ;
  wire Delay3_reg_reg_gate__0_n_0;
  wire Delay3_reg_reg_gate__1_n_0;
  wire Delay3_reg_reg_gate__2_n_0;
  wire Delay3_reg_reg_gate__3_n_0;
  wire Delay3_reg_reg_gate__4_n_0;
  wire Delay3_reg_reg_gate__5_n_0;
  wire Delay3_reg_reg_gate__6_n_0;
  wire Delay3_reg_reg_gate_n_0;
  wire \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay40_reg_reg[8]_31 ;
  wire Delay40_reg_reg_gate__0_n_0;
  wire Delay40_reg_reg_gate__1_n_0;
  wire Delay40_reg_reg_gate__2_n_0;
  wire Delay40_reg_reg_gate__3_n_0;
  wire Delay40_reg_reg_gate__4_n_0;
  wire Delay40_reg_reg_gate__5_n_0;
  wire Delay40_reg_reg_gate__6_n_0;
  wire Delay40_reg_reg_gate_n_0;
  wire \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay41_reg_reg[8]_32 ;
  wire Delay41_reg_reg_gate__0_n_0;
  wire Delay41_reg_reg_gate__1_n_0;
  wire Delay41_reg_reg_gate__2_n_0;
  wire Delay41_reg_reg_gate__3_n_0;
  wire Delay41_reg_reg_gate__4_n_0;
  wire Delay41_reg_reg_gate__5_n_0;
  wire Delay41_reg_reg_gate__6_n_0;
  wire Delay41_reg_reg_gate_n_0;
  wire \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay42_reg_reg[8]_33 ;
  wire Delay42_reg_reg_gate__0_n_0;
  wire Delay42_reg_reg_gate__1_n_0;
  wire Delay42_reg_reg_gate__2_n_0;
  wire Delay42_reg_reg_gate__3_n_0;
  wire Delay42_reg_reg_gate__4_n_0;
  wire Delay42_reg_reg_gate__5_n_0;
  wire Delay42_reg_reg_gate__6_n_0;
  wire Delay42_reg_reg_gate_n_0;
  wire \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay43_reg_reg[8]_34 ;
  wire Delay43_reg_reg_gate__0_n_0;
  wire Delay43_reg_reg_gate__1_n_0;
  wire Delay43_reg_reg_gate__2_n_0;
  wire Delay43_reg_reg_gate__3_n_0;
  wire Delay43_reg_reg_gate__4_n_0;
  wire Delay43_reg_reg_gate__5_n_0;
  wire Delay43_reg_reg_gate__6_n_0;
  wire Delay43_reg_reg_gate_n_0;
  wire \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay44_reg_reg[8]_35 ;
  wire Delay44_reg_reg_gate__0_n_0;
  wire Delay44_reg_reg_gate__1_n_0;
  wire Delay44_reg_reg_gate__2_n_0;
  wire Delay44_reg_reg_gate__3_n_0;
  wire Delay44_reg_reg_gate__4_n_0;
  wire Delay44_reg_reg_gate__5_n_0;
  wire Delay44_reg_reg_gate__6_n_0;
  wire Delay44_reg_reg_gate_n_0;
  wire \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay45_reg_reg[8]_36 ;
  wire Delay45_reg_reg_gate__0_n_0;
  wire Delay45_reg_reg_gate__1_n_0;
  wire Delay45_reg_reg_gate__2_n_0;
  wire Delay45_reg_reg_gate__3_n_0;
  wire Delay45_reg_reg_gate__4_n_0;
  wire Delay45_reg_reg_gate__5_n_0;
  wire Delay45_reg_reg_gate__6_n_0;
  wire Delay45_reg_reg_gate_n_0;
  wire \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay46_reg_reg[8]_37 ;
  wire Delay46_reg_reg_gate__0_n_0;
  wire Delay46_reg_reg_gate__1_n_0;
  wire Delay46_reg_reg_gate__2_n_0;
  wire Delay46_reg_reg_gate__3_n_0;
  wire Delay46_reg_reg_gate__4_n_0;
  wire Delay46_reg_reg_gate__5_n_0;
  wire Delay46_reg_reg_gate__6_n_0;
  wire Delay46_reg_reg_gate_n_0;
  wire \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay47_reg_reg[8]_46 ;
  wire Delay47_reg_reg_gate__0_n_0;
  wire Delay47_reg_reg_gate__1_n_0;
  wire Delay47_reg_reg_gate__2_n_0;
  wire Delay47_reg_reg_gate__3_n_0;
  wire Delay47_reg_reg_gate__4_n_0;
  wire Delay47_reg_reg_gate__5_n_0;
  wire Delay47_reg_reg_gate__6_n_0;
  wire Delay47_reg_reg_gate_n_0;
  wire \Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ;
  wire \Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ;
  wire \Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ;
  wire \Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ;
  wire \Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ;
  wire \Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ;
  wire \Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ;
  wire \Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ;
  wire \Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ;
  wire \Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ;
  wire \Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ;
  wire \Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ;
  wire \Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ;
  wire \Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ;
  wire \Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ;
  wire \Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ;
  wire \Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ;
  wire \Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ;
  wire \Delay48_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ;
  wire \Delay48_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ;
  wire [7:0]\Delay48_reg_reg[631]_56 ;
  wire \Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ;
  wire \Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire \Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ;
  wire Delay48_reg_reg_gate__0_n_0;
  wire Delay48_reg_reg_gate__1_n_0;
  wire Delay48_reg_reg_gate__2_n_0;
  wire Delay48_reg_reg_gate__3_n_0;
  wire Delay48_reg_reg_gate__4_n_0;
  wire Delay48_reg_reg_gate__5_n_0;
  wire Delay48_reg_reg_gate__6_n_0;
  wire Delay48_reg_reg_gate_n_0;
  wire \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay4_reg_reg[8]_40 ;
  wire Delay4_reg_reg_gate__0_n_0;
  wire Delay4_reg_reg_gate__1_n_0;
  wire Delay4_reg_reg_gate__2_n_0;
  wire Delay4_reg_reg_gate__3_n_0;
  wire Delay4_reg_reg_gate__4_n_0;
  wire Delay4_reg_reg_gate__5_n_0;
  wire Delay4_reg_reg_gate__6_n_0;
  wire Delay4_reg_reg_gate_n_0;
  wire \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay50_reg_reg[8]_24 ;
  wire Delay50_reg_reg_gate__0_n_0;
  wire Delay50_reg_reg_gate__1_n_0;
  wire Delay50_reg_reg_gate__2_n_0;
  wire Delay50_reg_reg_gate__3_n_0;
  wire Delay50_reg_reg_gate__4_n_0;
  wire Delay50_reg_reg_gate__5_n_0;
  wire Delay50_reg_reg_gate__6_n_0;
  wire Delay50_reg_reg_gate_n_0;
  wire \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay51_reg_reg[8]_47 ;
  wire Delay51_reg_reg_gate__0_n_0;
  wire Delay51_reg_reg_gate__1_n_0;
  wire Delay51_reg_reg_gate__2_n_0;
  wire Delay51_reg_reg_gate__3_n_0;
  wire Delay51_reg_reg_gate__4_n_0;
  wire Delay51_reg_reg_gate__5_n_0;
  wire Delay51_reg_reg_gate__6_n_0;
  wire Delay51_reg_reg_gate_n_0;
  wire \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay52_reg_reg[8]_48 ;
  wire Delay52_reg_reg_gate__0_n_0;
  wire Delay52_reg_reg_gate__1_n_0;
  wire Delay52_reg_reg_gate__2_n_0;
  wire Delay52_reg_reg_gate__3_n_0;
  wire Delay52_reg_reg_gate__4_n_0;
  wire Delay52_reg_reg_gate__5_n_0;
  wire Delay52_reg_reg_gate__6_n_0;
  wire Delay52_reg_reg_gate_n_0;
  wire \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay53_reg_reg[8]_49 ;
  wire Delay53_reg_reg_gate__0_n_0;
  wire Delay53_reg_reg_gate__1_n_0;
  wire Delay53_reg_reg_gate__2_n_0;
  wire Delay53_reg_reg_gate__3_n_0;
  wire Delay53_reg_reg_gate__4_n_0;
  wire Delay53_reg_reg_gate__5_n_0;
  wire Delay53_reg_reg_gate__6_n_0;
  wire Delay53_reg_reg_gate_n_0;
  wire \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay54_reg_reg[8]_50 ;
  wire Delay54_reg_reg_gate__0_n_0;
  wire Delay54_reg_reg_gate__1_n_0;
  wire Delay54_reg_reg_gate__2_n_0;
  wire Delay54_reg_reg_gate__3_n_0;
  wire Delay54_reg_reg_gate__4_n_0;
  wire Delay54_reg_reg_gate__5_n_0;
  wire Delay54_reg_reg_gate__6_n_0;
  wire Delay54_reg_reg_gate_n_0;
  wire \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay55_reg_reg[8]_51 ;
  wire Delay55_reg_reg_gate__0_n_0;
  wire Delay55_reg_reg_gate__1_n_0;
  wire Delay55_reg_reg_gate__2_n_0;
  wire Delay55_reg_reg_gate__3_n_0;
  wire Delay55_reg_reg_gate__4_n_0;
  wire Delay55_reg_reg_gate__5_n_0;
  wire Delay55_reg_reg_gate__6_n_0;
  wire Delay55_reg_reg_gate_n_0;
  wire \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire Delay56_reg_reg_gate__0_n_0;
  wire Delay56_reg_reg_gate__1_n_0;
  wire Delay56_reg_reg_gate__2_n_0;
  wire Delay56_reg_reg_gate__3_n_0;
  wire Delay56_reg_reg_gate__4_n_0;
  wire Delay56_reg_reg_gate__5_n_0;
  wire Delay56_reg_reg_gate__6_n_0;
  wire Delay56_reg_reg_gate_n_0;
  wire \Delay56_reg_reg_n_0_[8][0] ;
  wire \Delay56_reg_reg_n_0_[8][1] ;
  wire \Delay56_reg_reg_n_0_[8][2] ;
  wire \Delay56_reg_reg_n_0_[8][3] ;
  wire \Delay56_reg_reg_n_0_[8][4] ;
  wire \Delay56_reg_reg_n_0_[8][5] ;
  wire \Delay56_reg_reg_n_0_[8][6] ;
  wire \Delay56_reg_reg_n_0_[8][7] ;
  wire \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay57_reg_reg[8]_52 ;
  wire Delay57_reg_reg_gate__0_n_0;
  wire Delay57_reg_reg_gate__1_n_0;
  wire Delay57_reg_reg_gate__2_n_0;
  wire Delay57_reg_reg_gate__3_n_0;
  wire Delay57_reg_reg_gate__4_n_0;
  wire Delay57_reg_reg_gate__5_n_0;
  wire Delay57_reg_reg_gate__6_n_0;
  wire Delay57_reg_reg_gate_n_0;
  wire \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay58_reg_reg[8]_25 ;
  wire Delay58_reg_reg_gate__0_n_0;
  wire Delay58_reg_reg_gate__1_n_0;
  wire Delay58_reg_reg_gate__2_n_0;
  wire Delay58_reg_reg_gate__3_n_0;
  wire Delay58_reg_reg_gate__4_n_0;
  wire Delay58_reg_reg_gate__5_n_0;
  wire Delay58_reg_reg_gate__6_n_0;
  wire Delay58_reg_reg_gate_n_0;
  wire \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay59_reg_reg[8]_26 ;
  wire Delay59_reg_reg_gate__0_n_0;
  wire Delay59_reg_reg_gate__1_n_0;
  wire Delay59_reg_reg_gate__2_n_0;
  wire Delay59_reg_reg_gate__3_n_0;
  wire Delay59_reg_reg_gate__4_n_0;
  wire Delay59_reg_reg_gate__5_n_0;
  wire Delay59_reg_reg_gate__6_n_0;
  wire Delay59_reg_reg_gate_n_0;
  wire \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay5_reg_reg[8]_41 ;
  wire Delay5_reg_reg_gate__0_n_0;
  wire Delay5_reg_reg_gate__1_n_0;
  wire Delay5_reg_reg_gate__2_n_0;
  wire Delay5_reg_reg_gate__3_n_0;
  wire Delay5_reg_reg_gate__4_n_0;
  wire Delay5_reg_reg_gate__5_n_0;
  wire Delay5_reg_reg_gate__6_n_0;
  wire Delay5_reg_reg_gate_n_0;
  wire \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay60_reg_reg[8]_27 ;
  wire Delay60_reg_reg_gate__0_n_0;
  wire Delay60_reg_reg_gate__1_n_0;
  wire Delay60_reg_reg_gate__2_n_0;
  wire Delay60_reg_reg_gate__3_n_0;
  wire Delay60_reg_reg_gate__4_n_0;
  wire Delay60_reg_reg_gate__5_n_0;
  wire Delay60_reg_reg_gate__6_n_0;
  wire Delay60_reg_reg_gate_n_0;
  wire \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay61_reg_reg[8]_28 ;
  wire Delay61_reg_reg_gate__0_n_0;
  wire Delay61_reg_reg_gate__1_n_0;
  wire Delay61_reg_reg_gate__2_n_0;
  wire Delay61_reg_reg_gate__3_n_0;
  wire Delay61_reg_reg_gate__4_n_0;
  wire Delay61_reg_reg_gate__5_n_0;
  wire Delay61_reg_reg_gate__6_n_0;
  wire Delay61_reg_reg_gate_n_0;
  wire \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ;
  wire \Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire \Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ;
  wire [7:0]\Delay63_reg_reg[8]_29 ;
  wire Delay63_reg_reg_gate__0_n_0;
  wire Delay63_reg_reg_gate__1_n_0;
  wire Delay63_reg_reg_gate__2_n_0;
  wire Delay63_reg_reg_gate__3_n_0;
  wire Delay63_reg_reg_gate__4_n_0;
  wire Delay63_reg_reg_gate__5_n_0;
  wire Delay63_reg_reg_gate__6_n_0;
  wire Delay63_reg_reg_gate_n_0;
  wire \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay6_reg_reg[8]_42 ;
  wire Delay6_reg_reg_gate__0_n_0;
  wire Delay6_reg_reg_gate__1_n_0;
  wire Delay6_reg_reg_gate__2_n_0;
  wire Delay6_reg_reg_gate__3_n_0;
  wire Delay6_reg_reg_gate__4_n_0;
  wire Delay6_reg_reg_gate__5_n_0;
  wire Delay6_reg_reg_gate__6_n_0;
  wire Delay6_reg_reg_gate_n_0;
  wire \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay7_reg_reg[8]_43 ;
  wire Delay7_reg_reg_gate__0_n_0;
  wire Delay7_reg_reg_gate__1_n_0;
  wire Delay7_reg_reg_gate__2_n_0;
  wire Delay7_reg_reg_gate__3_n_0;
  wire Delay7_reg_reg_gate__4_n_0;
  wire Delay7_reg_reg_gate__5_n_0;
  wire Delay7_reg_reg_gate__6_n_0;
  wire Delay7_reg_reg_gate_n_0;
  wire \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay8_reg_reg[8]_44 ;
  wire Delay8_reg_reg_gate__0_n_0;
  wire Delay8_reg_reg_gate__1_n_0;
  wire Delay8_reg_reg_gate__2_n_0;
  wire Delay8_reg_reg_gate__3_n_0;
  wire Delay8_reg_reg_gate__4_n_0;
  wire Delay8_reg_reg_gate__5_n_0;
  wire Delay8_reg_reg_gate__6_n_0;
  wire Delay8_reg_reg_gate_n_0;
  wire \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ;
  wire \Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire \Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ;
  wire [7:0]\Delay9_reg_reg[8]_45 ;
  wire Delay9_reg_reg_gate__0_n_0;
  wire Delay9_reg_reg_gate__1_n_0;
  wire Delay9_reg_reg_gate__2_n_0;
  wire Delay9_reg_reg_gate__3_n_0;
  wire Delay9_reg_reg_gate__4_n_0;
  wire Delay9_reg_reg_gate__5_n_0;
  wire Delay9_reg_reg_gate__6_n_0;
  wire Delay9_reg_reg_gate_n_0;
  wire IPCORE_CLK;
  wire \alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ;
  wire \alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ;
  wire \alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ;
  wire \alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ;
  wire \alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ;
  wire \alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ;
  wire \alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ;
  wire \alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ;
  wire \alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ;
  wire \alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ;
  wire \alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ;
  wire \alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ;
  wire \alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ;
  wire \alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ;
  wire \alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ;
  wire \alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ;
  wire \alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ;
  wire \alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ;
  wire \alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ;
  wire \alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ;
  wire \alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ;
  wire \alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ;
  wire \alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ;
  wire \alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ;
  wire \alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ;
  wire \alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ;
  wire \alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ;
  wire \alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ;
  wire \alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ;
  wire \alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ;
  wire \alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ;
  wire \alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ;
  wire \alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ;
  wire \alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ;
  wire \alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ;
  wire \alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ;
  wire \alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ;
  wire \alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ;
  wire \alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ;
  wire \alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ;
  wire \alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ;
  wire \alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ;
  wire \alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ;
  wire \alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ;
  wire \alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ;
  wire \alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ;
  wire \alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ;
  wire \alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ;
  wire \alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ;
  wire \alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ;
  wire \alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ;
  wire \alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ;
  wire \alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ;
  wire \alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ;
  wire \alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ;
  wire \alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ;
  wire \alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ;
  wire \alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ;
  wire \alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ;
  wire \alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ;
  wire \alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ;
  wire \alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ;
  wire \alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ;
  wire \alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ;
  wire \alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ;
  wire \alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ;
  wire \alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ;
  wire \alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ;
  wire \alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ;
  wire \alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ;
  wire \alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ;
  wire \alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ;
  wire \alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ;
  wire \alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ;
  wire \alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ;
  wire \alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ;
  wire \alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ;
  wire \alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ;
  wire \alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ;
  wire \alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ;
  wire \alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ;
  wire \alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ;
  wire \alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ;
  wire \alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ;
  wire \alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ;
  wire \alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ;
  wire \alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ;
  wire \alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ;
  wire \alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ;
  wire \alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ;
  wire \alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ;
  wire \alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ;
  wire \alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ;
  wire \alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ;
  wire \alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ;
  wire \alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ;
  wire \alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ;
  wire \alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ;
  wire \alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ;
  wire \alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ;
  wire \alpha_reg_1_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ;
  wire \alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ;
  wire \alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ;
  wire \alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ;
  wire \alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ;
  wire \alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ;
  wire \alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ;
  wire \alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ;
  wire \alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ;
  wire \alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ;
  wire \alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ;
  wire \alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ;
  wire \alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ;
  wire \alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ;
  wire \alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ;
  wire \alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ;
  wire \alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ;
  wire \alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ;
  wire \alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ;
  wire \alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ;
  wire \alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ;
  wire \alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ;
  wire alpha_reg_1_reg_c_1260_c_n_0;
  wire alpha_reg_1_reg_c_1261_c_n_0;
  wire alpha_reg_1_reg_c_1262_c_n_0;
  wire alpha_reg_1_reg_c_1263_c_n_0;
  wire alpha_reg_1_reg_c_1264_c_n_0;
  wire alpha_reg_1_reg_c_1265_c_n_0;
  wire alpha_reg_1_reg_c_1266_c_n_0;
  wire alpha_reg_1_reg_c_1266_c_rep__0_n_0;
  wire alpha_reg_1_reg_c_1266_c_rep__1_n_0;
  wire alpha_reg_1_reg_c_1266_c_rep_n_0;
  wire alpha_reg_1_reg_c_1267_c_n_0;
  wire alpha_reg_1_reg_c_1268_c_n_0;
  wire alpha_reg_1_reg_c_1269_c_n_0;
  wire alpha_reg_1_reg_c_1270_c_n_0;
  wire alpha_reg_1_reg_c_1271_c_n_0;
  wire alpha_reg_1_reg_c_1272_c_n_0;
  wire alpha_reg_1_reg_c_1273_c_n_0;
  wire alpha_reg_1_reg_c_1274_c_n_0;
  wire alpha_reg_1_reg_c_1275_c_n_0;
  wire alpha_reg_1_reg_c_1276_c_n_0;
  wire alpha_reg_1_reg_c_1277_c_n_0;
  wire alpha_reg_1_reg_c_1278_c_n_0;
  wire alpha_reg_1_reg_c_1279_c_n_0;
  wire alpha_reg_1_reg_c_1280_c_n_0;
  wire alpha_reg_1_reg_c_1281_c_n_0;
  wire alpha_reg_1_reg_c_1282_c_n_0;
  wire alpha_reg_1_reg_c_1283_c_n_0;
  wire alpha_reg_1_reg_c_1284_c_n_0;
  wire alpha_reg_1_reg_c_1285_c_n_0;
  wire alpha_reg_1_reg_c_1286_c_n_0;
  wire alpha_reg_1_reg_c_1287_c_n_0;
  wire alpha_reg_1_reg_c_1288_c_n_0;
  wire alpha_reg_1_reg_c_1289_c_n_0;
  wire alpha_reg_1_reg_c_1290_c_n_0;
  wire alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1;
  wire alpha_reg_1_reg_c_1291_c_n_0;
  wire alpha_reg_1_reg_c_1292_c_n_0;
  wire alpha_reg_1_reg_c_1293_c_n_0;
  wire alpha_reg_1_reg_c_1294_c_n_0;
  wire alpha_reg_1_reg_c_1295_c_n_0;
  wire alpha_reg_1_reg_c_1296_c_n_0;
  wire alpha_reg_1_reg_c_1297_c_n_0;
  wire alpha_reg_1_reg_c_1298_c_n_0;
  wire alpha_reg_1_reg_c_1299_c_n_0;
  wire alpha_reg_1_reg_c_1300_c_n_0;
  wire alpha_reg_1_reg_c_1301_c_n_0;
  wire alpha_reg_1_reg_c_1302_c_n_0;
  wire alpha_reg_1_reg_c_1303_c_n_0;
  wire alpha_reg_1_reg_c_1304_c_n_0;
  wire alpha_reg_1_reg_c_1305_c_n_0;
  wire alpha_reg_1_reg_c_1306_c_n_0;
  wire alpha_reg_1_reg_c_1307_c_n_0;
  wire alpha_reg_1_reg_c_1308_c_n_0;
  wire alpha_reg_1_reg_c_1309_c_n_0;
  wire alpha_reg_1_reg_c_1310_c_n_0;
  wire alpha_reg_1_reg_c_1311_c_n_0;
  wire alpha_reg_1_reg_c_1312_c_n_0;
  wire alpha_reg_1_reg_c_1313_c_n_0;
  wire alpha_reg_1_reg_c_1314_c_n_0;
  wire alpha_reg_1_reg_c_1315_c_n_0;
  wire alpha_reg_1_reg_c_1316_c_n_0;
  wire alpha_reg_1_reg_c_1317_c_n_0;
  wire alpha_reg_1_reg_c_1318_c_n_0;
  wire alpha_reg_1_reg_c_1319_c_n_0;
  wire alpha_reg_1_reg_c_1320_c_n_0;
  wire alpha_reg_1_reg_c_1321_c_n_0;
  wire alpha_reg_1_reg_c_1322_c_n_0;
  wire alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1;
  wire alpha_reg_1_reg_c_1323_c_n_0;
  wire alpha_reg_1_reg_c_1324_c_n_0;
  wire alpha_reg_1_reg_c_1325_c_n_0;
  wire alpha_reg_1_reg_c_1326_c_n_0;
  wire alpha_reg_1_reg_c_1327_c_n_0;
  wire alpha_reg_1_reg_c_1328_c_n_0;
  wire alpha_reg_1_reg_c_1329_c_n_0;
  wire alpha_reg_1_reg_c_1330_c_n_0;
  wire alpha_reg_1_reg_c_1331_c_n_0;
  wire alpha_reg_1_reg_c_1332_c_n_0;
  wire alpha_reg_1_reg_c_1333_c_n_0;
  wire alpha_reg_1_reg_c_1334_c_n_0;
  wire alpha_reg_1_reg_c_1335_c_n_0;
  wire alpha_reg_1_reg_c_1336_c_n_0;
  wire alpha_reg_1_reg_c_1337_c_n_0;
  wire alpha_reg_1_reg_c_1338_c_n_0;
  wire alpha_reg_1_reg_c_1339_c_n_0;
  wire alpha_reg_1_reg_c_1340_c_n_0;
  wire alpha_reg_1_reg_c_1341_c_n_0;
  wire alpha_reg_1_reg_c_1342_c_n_0;
  wire alpha_reg_1_reg_c_1343_c_n_0;
  wire alpha_reg_1_reg_c_1344_c_n_0;
  wire alpha_reg_1_reg_c_1345_c_n_0;
  wire alpha_reg_1_reg_c_1346_c_n_0;
  wire alpha_reg_1_reg_c_1347_c_n_0;
  wire alpha_reg_1_reg_c_1348_c_n_0;
  wire alpha_reg_1_reg_c_1349_c_n_0;
  wire alpha_reg_1_reg_c_1350_c_n_0;
  wire alpha_reg_1_reg_c_1351_c_n_0;
  wire alpha_reg_1_reg_c_1352_c_n_0;
  wire alpha_reg_1_reg_c_1353_c_n_0;
  wire alpha_reg_1_reg_c_1354_c_n_0;
  wire alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1;
  wire alpha_reg_1_reg_c_1355_c_n_0;
  wire alpha_reg_1_reg_c_1356_c_n_0;
  wire alpha_reg_1_reg_c_1357_c_n_0;
  wire alpha_reg_1_reg_c_1358_c_n_0;
  wire alpha_reg_1_reg_c_1359_c_n_0;
  wire alpha_reg_1_reg_c_1360_c_n_0;
  wire alpha_reg_1_reg_c_1361_c_n_0;
  wire alpha_reg_1_reg_c_1362_c_n_0;
  wire alpha_reg_1_reg_c_1363_c_n_0;
  wire alpha_reg_1_reg_c_1364_c_n_0;
  wire alpha_reg_1_reg_c_1365_c_n_0;
  wire alpha_reg_1_reg_c_1366_c_n_0;
  wire alpha_reg_1_reg_c_1367_c_n_0;
  wire alpha_reg_1_reg_c_1368_c_n_0;
  wire alpha_reg_1_reg_c_1369_c_n_0;
  wire alpha_reg_1_reg_c_1370_c_n_0;
  wire alpha_reg_1_reg_c_1371_c_n_0;
  wire alpha_reg_1_reg_c_1372_c_n_0;
  wire alpha_reg_1_reg_c_1373_c_n_0;
  wire alpha_reg_1_reg_c_1374_c_n_0;
  wire alpha_reg_1_reg_c_1375_c_n_0;
  wire alpha_reg_1_reg_c_1376_c_n_0;
  wire alpha_reg_1_reg_c_1377_c_n_0;
  wire alpha_reg_1_reg_c_1378_c_n_0;
  wire alpha_reg_1_reg_c_1379_c_n_0;
  wire alpha_reg_1_reg_c_1380_c_n_0;
  wire alpha_reg_1_reg_c_1381_c_n_0;
  wire alpha_reg_1_reg_c_1382_c_n_0;
  wire alpha_reg_1_reg_c_1383_c_n_0;
  wire alpha_reg_1_reg_c_1384_c_n_0;
  wire alpha_reg_1_reg_c_1385_c_n_0;
  wire alpha_reg_1_reg_c_1386_c_n_0;
  wire alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0;
  wire alpha_reg_1_reg_c_1387_c_n_0;
  wire alpha_reg_1_reg_c_1388_c_n_0;
  wire alpha_reg_1_reg_c_1389_c_n_0;
  wire alpha_reg_1_reg_c_1390_c_n_0;
  wire alpha_reg_1_reg_c_1391_c_n_0;
  wire alpha_reg_1_reg_c_1392_c_n_0;
  wire alpha_reg_1_reg_c_1393_c_n_0;
  wire alpha_reg_1_reg_c_1394_c_n_0;
  wire alpha_reg_1_reg_c_1395_c_n_0;
  wire alpha_reg_1_reg_c_1396_c_n_0;
  wire alpha_reg_1_reg_c_1397_c_n_0;
  wire alpha_reg_1_reg_c_1398_c_n_0;
  wire alpha_reg_1_reg_c_1399_c_n_0;
  wire alpha_reg_1_reg_c_1400_c_n_0;
  wire alpha_reg_1_reg_c_1401_c_n_0;
  wire alpha_reg_1_reg_c_1402_c_n_0;
  wire alpha_reg_1_reg_c_1403_c_n_0;
  wire alpha_reg_1_reg_c_1404_c_n_0;
  wire alpha_reg_1_reg_c_1405_c_n_0;
  wire alpha_reg_1_reg_c_1406_c_n_0;
  wire alpha_reg_1_reg_c_1407_c_n_0;
  wire alpha_reg_1_reg_c_1408_c_n_0;
  wire alpha_reg_1_reg_c_1409_c_n_0;
  wire alpha_reg_1_reg_c_1410_c_n_0;
  wire alpha_reg_1_reg_c_1411_c_n_0;
  wire alpha_reg_1_reg_c_1412_c_n_0;
  wire alpha_reg_1_reg_c_1413_c_n_0;
  wire alpha_reg_1_reg_c_1414_c_n_0;
  wire alpha_reg_1_reg_c_1415_c_n_0;
  wire alpha_reg_1_reg_c_1416_c_n_0;
  wire alpha_reg_1_reg_c_1417_c_n_0;
  wire alpha_reg_1_reg_c_1418_c_n_0;
  wire alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1;
  wire alpha_reg_1_reg_c_1419_c_n_0;
  wire alpha_reg_1_reg_c_1420_c_n_0;
  wire alpha_reg_1_reg_c_1421_c_n_0;
  wire alpha_reg_1_reg_c_1422_c_n_0;
  wire alpha_reg_1_reg_c_1423_c_n_0;
  wire alpha_reg_1_reg_c_1424_c_n_0;
  wire alpha_reg_1_reg_c_1425_c_n_0;
  wire alpha_reg_1_reg_c_1426_c_n_0;
  wire alpha_reg_1_reg_c_1427_c_n_0;
  wire alpha_reg_1_reg_c_1428_c_n_0;
  wire alpha_reg_1_reg_c_1429_c_n_0;
  wire alpha_reg_1_reg_c_1430_c_n_0;
  wire alpha_reg_1_reg_c_1431_c_n_0;
  wire alpha_reg_1_reg_c_1432_c_n_0;
  wire alpha_reg_1_reg_c_1433_c_n_0;
  wire alpha_reg_1_reg_c_1434_c_n_0;
  wire alpha_reg_1_reg_c_1435_c_n_0;
  wire alpha_reg_1_reg_c_1436_c_n_0;
  wire alpha_reg_1_reg_c_1437_c_n_0;
  wire alpha_reg_1_reg_c_1438_c_n_0;
  wire alpha_reg_1_reg_c_1439_c_n_0;
  wire alpha_reg_1_reg_c_1440_c_n_0;
  wire alpha_reg_1_reg_c_1441_c_n_0;
  wire alpha_reg_1_reg_c_1442_c_n_0;
  wire alpha_reg_1_reg_c_1443_c_n_0;
  wire alpha_reg_1_reg_c_1444_c_n_0;
  wire alpha_reg_1_reg_c_1445_c_n_0;
  wire alpha_reg_1_reg_c_1446_c_n_0;
  wire alpha_reg_1_reg_c_1447_c_n_0;
  wire alpha_reg_1_reg_c_1448_c_n_0;
  wire alpha_reg_1_reg_c_1449_c_n_0;
  wire alpha_reg_1_reg_c_1450_c_n_0;
  wire alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1;
  wire alpha_reg_1_reg_c_1451_c_n_0;
  wire alpha_reg_1_reg_c_1452_c_n_0;
  wire alpha_reg_1_reg_c_1453_c_n_0;
  wire alpha_reg_1_reg_c_1454_c_n_0;
  wire alpha_reg_1_reg_c_1455_c_n_0;
  wire alpha_reg_1_reg_c_1456_c_n_0;
  wire alpha_reg_1_reg_c_1457_c_n_0;
  wire alpha_reg_1_reg_c_1458_c_n_0;
  wire alpha_reg_1_reg_c_1459_c_n_0;
  wire alpha_reg_1_reg_c_1460_c_n_0;
  wire alpha_reg_1_reg_c_1461_c_n_0;
  wire alpha_reg_1_reg_c_1462_c_n_0;
  wire alpha_reg_1_reg_c_1463_c_n_0;
  wire alpha_reg_1_reg_c_1464_c_n_0;
  wire alpha_reg_1_reg_c_1465_c_n_0;
  wire alpha_reg_1_reg_c_1466_c_n_0;
  wire alpha_reg_1_reg_c_1467_c_n_0;
  wire alpha_reg_1_reg_c_1468_c_n_0;
  wire alpha_reg_1_reg_c_1469_c_n_0;
  wire alpha_reg_1_reg_c_1470_c_n_0;
  wire alpha_reg_1_reg_c_1471_c_n_0;
  wire alpha_reg_1_reg_c_1472_c_n_0;
  wire alpha_reg_1_reg_c_1473_c_n_0;
  wire alpha_reg_1_reg_c_1474_c_n_0;
  wire alpha_reg_1_reg_c_1475_c_n_0;
  wire alpha_reg_1_reg_c_1476_c_n_0;
  wire alpha_reg_1_reg_c_1477_c_n_0;
  wire alpha_reg_1_reg_c_1478_c_n_0;
  wire alpha_reg_1_reg_c_1479_c_n_0;
  wire alpha_reg_1_reg_c_1480_c_n_0;
  wire alpha_reg_1_reg_c_1481_c_n_0;
  wire alpha_reg_1_reg_c_1482_c_n_0;
  wire alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1;
  wire alpha_reg_1_reg_c_1483_c_n_0;
  wire alpha_reg_1_reg_c_1484_c_n_0;
  wire alpha_reg_1_reg_c_1485_c_n_0;
  wire alpha_reg_1_reg_c_1486_c_n_0;
  wire alpha_reg_1_reg_c_1487_c_n_0;
  wire alpha_reg_1_reg_c_1488_c_n_0;
  wire alpha_reg_1_reg_c_1489_c_n_0;
  wire alpha_reg_1_reg_c_1490_c_n_0;
  wire alpha_reg_1_reg_c_1491_c_n_0;
  wire alpha_reg_1_reg_c_1492_c_n_0;
  wire alpha_reg_1_reg_c_1493_c_n_0;
  wire alpha_reg_1_reg_c_1494_c_n_0;
  wire alpha_reg_1_reg_c_1495_c_n_0;
  wire alpha_reg_1_reg_c_1496_c_n_0;
  wire alpha_reg_1_reg_c_1497_c_n_0;
  wire alpha_reg_1_reg_c_1498_c_n_0;
  wire alpha_reg_1_reg_c_1499_c_n_0;
  wire alpha_reg_1_reg_c_1500_c_n_0;
  wire alpha_reg_1_reg_c_1501_c_n_0;
  wire alpha_reg_1_reg_c_1502_c_n_0;
  wire alpha_reg_1_reg_c_1503_c_n_0;
  wire alpha_reg_1_reg_c_1504_c_n_0;
  wire alpha_reg_1_reg_c_1505_c_n_0;
  wire alpha_reg_1_reg_c_1506_c_n_0;
  wire alpha_reg_1_reg_c_1507_c_n_0;
  wire alpha_reg_1_reg_c_1508_c_n_0;
  wire alpha_reg_1_reg_c_1509_c_n_0;
  wire alpha_reg_1_reg_c_1510_c_n_0;
  wire alpha_reg_1_reg_c_1511_c_n_0;
  wire alpha_reg_1_reg_c_1512_c_n_0;
  wire alpha_reg_1_reg_c_1513_c_n_0;
  wire alpha_reg_1_reg_c_1514_c_n_0;
  wire alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0;
  wire alpha_reg_1_reg_c_1515_c_n_0;
  wire alpha_reg_1_reg_c_1516_c_n_0;
  wire alpha_reg_1_reg_c_1517_c_n_0;
  wire alpha_reg_1_reg_c_1518_c_n_0;
  wire alpha_reg_1_reg_c_1519_c_n_0;
  wire alpha_reg_1_reg_c_1520_c_n_0;
  wire alpha_reg_1_reg_c_1521_c_n_0;
  wire alpha_reg_1_reg_c_1522_c_n_0;
  wire alpha_reg_1_reg_c_1523_c_n_0;
  wire alpha_reg_1_reg_c_1524_c_n_0;
  wire alpha_reg_1_reg_c_1525_c_n_0;
  wire alpha_reg_1_reg_c_1526_c_n_0;
  wire alpha_reg_1_reg_c_1527_c_n_0;
  wire alpha_reg_1_reg_c_1528_c_n_0;
  wire alpha_reg_1_reg_c_1529_c_n_0;
  wire alpha_reg_1_reg_c_1530_c_n_0;
  wire alpha_reg_1_reg_c_1531_c_n_0;
  wire alpha_reg_1_reg_c_1532_c_n_0;
  wire alpha_reg_1_reg_c_1533_c_n_0;
  wire alpha_reg_1_reg_c_1534_c_n_0;
  wire alpha_reg_1_reg_c_1535_c_n_0;
  wire alpha_reg_1_reg_c_1536_c_n_0;
  wire alpha_reg_1_reg_c_1537_c_n_0;
  wire alpha_reg_1_reg_c_1538_c_n_0;
  wire alpha_reg_1_reg_c_1539_c_n_0;
  wire alpha_reg_1_reg_c_1540_c_n_0;
  wire alpha_reg_1_reg_c_1541_c_n_0;
  wire alpha_reg_1_reg_c_1542_c_n_0;
  wire alpha_reg_1_reg_c_1543_c_n_0;
  wire alpha_reg_1_reg_c_1544_c_n_0;
  wire alpha_reg_1_reg_c_1545_c_n_0;
  wire alpha_reg_1_reg_c_1546_c_n_0;
  wire alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1;
  wire alpha_reg_1_reg_c_1547_c_n_0;
  wire alpha_reg_1_reg_c_1548_c_n_0;
  wire alpha_reg_1_reg_c_1549_c_n_0;
  wire alpha_reg_1_reg_c_1550_c_n_0;
  wire alpha_reg_1_reg_c_1551_c_n_0;
  wire alpha_reg_1_reg_c_1552_c_n_0;
  wire alpha_reg_1_reg_c_1553_c_n_0;
  wire alpha_reg_1_reg_c_1554_c_n_0;
  wire alpha_reg_1_reg_c_1555_c_n_0;
  wire alpha_reg_1_reg_c_1556_c_n_0;
  wire alpha_reg_1_reg_c_1557_c_n_0;
  wire alpha_reg_1_reg_c_1558_c_n_0;
  wire alpha_reg_1_reg_c_1559_c_n_0;
  wire alpha_reg_1_reg_c_1560_c_n_0;
  wire alpha_reg_1_reg_c_1561_c_n_0;
  wire alpha_reg_1_reg_c_1562_c_n_0;
  wire alpha_reg_1_reg_c_1563_c_n_0;
  wire alpha_reg_1_reg_c_1564_c_n_0;
  wire alpha_reg_1_reg_c_1565_c_n_0;
  wire alpha_reg_1_reg_c_1566_c_n_0;
  wire alpha_reg_1_reg_c_1567_c_n_0;
  wire alpha_reg_1_reg_c_1568_c_n_0;
  wire alpha_reg_1_reg_c_1569_c_n_0;
  wire alpha_reg_1_reg_c_1570_c_n_0;
  wire alpha_reg_1_reg_c_1571_c_n_0;
  wire alpha_reg_1_reg_c_1572_c_n_0;
  wire alpha_reg_1_reg_c_1573_c_n_0;
  wire alpha_reg_1_reg_c_1574_c_n_0;
  wire alpha_reg_1_reg_c_1575_c_n_0;
  wire alpha_reg_1_reg_c_1576_c_n_0;
  wire alpha_reg_1_reg_c_1577_c_n_0;
  wire alpha_reg_1_reg_c_1578_c_n_0;
  wire alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1;
  wire alpha_reg_1_reg_c_1579_c_n_0;
  wire alpha_reg_1_reg_c_1580_c_n_0;
  wire alpha_reg_1_reg_c_1581_c_n_0;
  wire alpha_reg_1_reg_c_1582_c_n_0;
  wire alpha_reg_1_reg_c_1583_c_n_0;
  wire alpha_reg_1_reg_c_1584_c_n_0;
  wire alpha_reg_1_reg_c_1585_c_n_0;
  wire alpha_reg_1_reg_c_1586_c_n_0;
  wire alpha_reg_1_reg_c_1587_c_n_0;
  wire alpha_reg_1_reg_c_1588_c_n_0;
  wire alpha_reg_1_reg_c_1589_c_n_0;
  wire alpha_reg_1_reg_c_1590_c_n_0;
  wire alpha_reg_1_reg_c_1591_c_n_0;
  wire alpha_reg_1_reg_c_1592_c_n_0;
  wire alpha_reg_1_reg_c_1593_c_n_0;
  wire alpha_reg_1_reg_c_1594_c_n_0;
  wire alpha_reg_1_reg_c_1595_c_n_0;
  wire alpha_reg_1_reg_c_1596_c_n_0;
  wire alpha_reg_1_reg_c_1597_c_n_0;
  wire alpha_reg_1_reg_c_1598_c_n_0;
  wire alpha_reg_1_reg_c_1599_c_n_0;
  wire alpha_reg_1_reg_c_1600_c_n_0;
  wire alpha_reg_1_reg_c_1601_c_n_0;
  wire alpha_reg_1_reg_c_1602_c_n_0;
  wire alpha_reg_1_reg_c_1603_c_n_0;
  wire alpha_reg_1_reg_c_1604_c_n_0;
  wire alpha_reg_1_reg_c_1605_c_n_0;
  wire alpha_reg_1_reg_c_1606_c_n_0;
  wire alpha_reg_1_reg_c_1607_c_n_0;
  wire alpha_reg_1_reg_c_1608_c_n_0;
  wire alpha_reg_1_reg_c_1609_c_n_0;
  wire alpha_reg_1_reg_c_1610_c_n_0;
  wire alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1;
  wire alpha_reg_1_reg_c_1611_c_n_0;
  wire alpha_reg_1_reg_c_1612_c_n_0;
  wire alpha_reg_1_reg_c_1613_c_n_0;
  wire alpha_reg_1_reg_c_1614_c_n_0;
  wire alpha_reg_1_reg_c_1615_c_n_0;
  wire alpha_reg_1_reg_c_1616_c_n_0;
  wire alpha_reg_1_reg_c_1617_c_n_0;
  wire alpha_reg_1_reg_c_1618_c_n_0;
  wire alpha_reg_1_reg_c_1619_c_n_0;
  wire alpha_reg_1_reg_c_1620_c_n_0;
  wire alpha_reg_1_reg_c_1621_c_n_0;
  wire alpha_reg_1_reg_c_1622_c_n_0;
  wire alpha_reg_1_reg_c_1623_c_n_0;
  wire alpha_reg_1_reg_c_1624_c_n_0;
  wire alpha_reg_1_reg_c_1625_c_n_0;
  wire alpha_reg_1_reg_c_1626_c_n_0;
  wire alpha_reg_1_reg_c_1627_c_n_0;
  wire alpha_reg_1_reg_c_1628_c_n_0;
  wire alpha_reg_1_reg_c_1629_c_n_0;
  wire alpha_reg_1_reg_c_1630_c_n_0;
  wire alpha_reg_1_reg_c_1631_c_n_0;
  wire alpha_reg_1_reg_c_1632_c_n_0;
  wire alpha_reg_1_reg_c_1633_c_n_0;
  wire alpha_reg_1_reg_c_1634_c_n_0;
  wire alpha_reg_1_reg_c_1635_c_n_0;
  wire alpha_reg_1_reg_c_1636_c_n_0;
  wire alpha_reg_1_reg_c_1637_c_n_0;
  wire alpha_reg_1_reg_c_1638_c_n_0;
  wire alpha_reg_1_reg_c_1639_c_n_0;
  wire alpha_reg_1_reg_c_1640_c_n_0;
  wire alpha_reg_1_reg_c_1641_c_n_0;
  wire alpha_reg_1_reg_c_1642_c_n_0;
  wire alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0;
  wire alpha_reg_1_reg_c_1643_c_n_0;
  wire alpha_reg_1_reg_c_1644_c_n_0;
  wire alpha_reg_1_reg_c_1645_c_n_0;
  wire alpha_reg_1_reg_c_1646_c_n_0;
  wire alpha_reg_1_reg_c_1647_c_n_0;
  wire alpha_reg_1_reg_c_1648_c_n_0;
  wire alpha_reg_1_reg_c_1649_c_n_0;
  wire alpha_reg_1_reg_c_1650_c_n_0;
  wire alpha_reg_1_reg_c_1651_c_n_0;
  wire alpha_reg_1_reg_c_1652_c_n_0;
  wire alpha_reg_1_reg_c_1653_c_n_0;
  wire alpha_reg_1_reg_c_1654_c_n_0;
  wire alpha_reg_1_reg_c_1655_c_n_0;
  wire alpha_reg_1_reg_c_1656_c_n_0;
  wire alpha_reg_1_reg_c_1657_c_n_0;
  wire alpha_reg_1_reg_c_1658_c_n_0;
  wire alpha_reg_1_reg_c_1659_c_n_0;
  wire alpha_reg_1_reg_c_1660_c_n_0;
  wire alpha_reg_1_reg_c_1661_c_n_0;
  wire alpha_reg_1_reg_c_1662_c_n_0;
  wire alpha_reg_1_reg_c_1663_c_n_0;
  wire alpha_reg_1_reg_c_1664_c_n_0;
  wire alpha_reg_1_reg_c_1665_c_n_0;
  wire alpha_reg_1_reg_c_1666_c_n_0;
  wire alpha_reg_1_reg_c_1667_c_n_0;
  wire alpha_reg_1_reg_c_1668_c_n_0;
  wire alpha_reg_1_reg_c_1669_c_n_0;
  wire alpha_reg_1_reg_c_1670_c_n_0;
  wire alpha_reg_1_reg_c_1671_c_n_0;
  wire alpha_reg_1_reg_c_1672_c_n_0;
  wire alpha_reg_1_reg_c_1673_c_n_0;
  wire alpha_reg_1_reg_c_1674_c_n_0;
  wire alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1;
  wire alpha_reg_1_reg_c_1675_c_n_0;
  wire alpha_reg_1_reg_c_1676_c_n_0;
  wire alpha_reg_1_reg_c_1677_c_n_0;
  wire alpha_reg_1_reg_c_1678_c_n_0;
  wire alpha_reg_1_reg_c_1679_c_n_0;
  wire alpha_reg_1_reg_c_1680_c_n_0;
  wire alpha_reg_1_reg_c_1681_c_n_0;
  wire alpha_reg_1_reg_c_1682_c_n_0;
  wire alpha_reg_1_reg_c_1683_c_n_0;
  wire alpha_reg_1_reg_c_1684_c_n_0;
  wire alpha_reg_1_reg_c_1685_c_n_0;
  wire alpha_reg_1_reg_c_1686_c_n_0;
  wire alpha_reg_1_reg_c_1687_c_n_0;
  wire alpha_reg_1_reg_c_1688_c_n_0;
  wire alpha_reg_1_reg_c_1689_c_n_0;
  wire alpha_reg_1_reg_c_1690_c_n_0;
  wire alpha_reg_1_reg_c_1691_c_n_0;
  wire alpha_reg_1_reg_c_1692_c_n_0;
  wire alpha_reg_1_reg_c_1693_c_n_0;
  wire alpha_reg_1_reg_c_1694_c_n_0;
  wire alpha_reg_1_reg_c_1695_c_n_0;
  wire alpha_reg_1_reg_c_1696_c_n_0;
  wire alpha_reg_1_reg_c_1697_c_n_0;
  wire alpha_reg_1_reg_c_1698_c_n_0;
  wire alpha_reg_1_reg_c_1699_c_n_0;
  wire alpha_reg_1_reg_c_1700_c_n_0;
  wire alpha_reg_1_reg_c_1701_c_n_0;
  wire alpha_reg_1_reg_c_1702_c_n_0;
  wire alpha_reg_1_reg_c_1703_c_n_0;
  wire alpha_reg_1_reg_c_1704_c_n_0;
  wire alpha_reg_1_reg_c_1705_c_n_0;
  wire alpha_reg_1_reg_c_1706_c_n_0;
  wire alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1;
  wire alpha_reg_1_reg_c_1707_c_n_0;
  wire alpha_reg_1_reg_c_1708_c_n_0;
  wire alpha_reg_1_reg_c_1709_c_n_0;
  wire alpha_reg_1_reg_c_1710_c_n_0;
  wire alpha_reg_1_reg_c_1711_c_n_0;
  wire alpha_reg_1_reg_c_1712_c_n_0;
  wire alpha_reg_1_reg_c_1713_c_n_0;
  wire alpha_reg_1_reg_c_1714_c_n_0;
  wire alpha_reg_1_reg_c_1715_c_n_0;
  wire alpha_reg_1_reg_c_1716_c_n_0;
  wire alpha_reg_1_reg_c_1717_c_n_0;
  wire alpha_reg_1_reg_c_1718_c_n_0;
  wire alpha_reg_1_reg_c_1719_c_n_0;
  wire alpha_reg_1_reg_c_1720_c_n_0;
  wire alpha_reg_1_reg_c_1721_c_n_0;
  wire alpha_reg_1_reg_c_1722_c_n_0;
  wire alpha_reg_1_reg_c_1723_c_n_0;
  wire alpha_reg_1_reg_c_1724_c_n_0;
  wire alpha_reg_1_reg_c_1725_c_n_0;
  wire alpha_reg_1_reg_c_1726_c_n_0;
  wire alpha_reg_1_reg_c_1727_c_n_0;
  wire alpha_reg_1_reg_c_1728_c_n_0;
  wire alpha_reg_1_reg_c_1729_c_n_0;
  wire alpha_reg_1_reg_c_1730_c_n_0;
  wire alpha_reg_1_reg_c_1731_c_n_0;
  wire alpha_reg_1_reg_c_1732_c_n_0;
  wire alpha_reg_1_reg_c_1733_c_n_0;
  wire alpha_reg_1_reg_c_1734_c_n_0;
  wire alpha_reg_1_reg_c_1735_c_n_0;
  wire alpha_reg_1_reg_c_1736_c_n_0;
  wire alpha_reg_1_reg_c_1737_c_n_0;
  wire alpha_reg_1_reg_c_1738_c_n_0;
  wire alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1;
  wire alpha_reg_1_reg_c_1739_c_n_0;
  wire alpha_reg_1_reg_c_1740_c_n_0;
  wire alpha_reg_1_reg_c_1741_c_n_0;
  wire alpha_reg_1_reg_c_1742_c_n_0;
  wire alpha_reg_1_reg_c_1743_c_n_0;
  wire alpha_reg_1_reg_c_1744_c_n_0;
  wire alpha_reg_1_reg_c_1745_c_n_0;
  wire alpha_reg_1_reg_c_1746_c_n_0;
  wire alpha_reg_1_reg_c_1747_c_n_0;
  wire alpha_reg_1_reg_c_1748_c_n_0;
  wire alpha_reg_1_reg_c_1749_c_n_0;
  wire alpha_reg_1_reg_c_1750_c_n_0;
  wire alpha_reg_1_reg_c_1751_c_n_0;
  wire alpha_reg_1_reg_c_1752_c_n_0;
  wire alpha_reg_1_reg_c_1753_c_n_0;
  wire alpha_reg_1_reg_c_1754_c_n_0;
  wire alpha_reg_1_reg_c_1755_c_n_0;
  wire alpha_reg_1_reg_c_1756_c_n_0;
  wire alpha_reg_1_reg_c_1757_c_n_0;
  wire alpha_reg_1_reg_c_1758_c_n_0;
  wire alpha_reg_1_reg_c_1759_c_n_0;
  wire alpha_reg_1_reg_c_1760_c_n_0;
  wire alpha_reg_1_reg_c_1761_c_n_0;
  wire alpha_reg_1_reg_c_1762_c_n_0;
  wire alpha_reg_1_reg_c_1763_c_n_0;
  wire alpha_reg_1_reg_c_1764_c_n_0;
  wire alpha_reg_1_reg_c_1765_c_n_0;
  wire alpha_reg_1_reg_c_1766_c_n_0;
  wire alpha_reg_1_reg_c_1767_c_n_0;
  wire alpha_reg_1_reg_c_1768_c_n_0;
  wire alpha_reg_1_reg_c_1769_c_n_0;
  wire alpha_reg_1_reg_c_1770_c_n_0;
  wire alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0;
  wire alpha_reg_1_reg_c_1771_c_n_0;
  wire alpha_reg_1_reg_c_1772_c_n_0;
  wire alpha_reg_1_reg_c_1773_c_n_0;
  wire alpha_reg_1_reg_c_1774_c_n_0;
  wire alpha_reg_1_reg_c_1775_c_n_0;
  wire alpha_reg_1_reg_c_1776_c_n_0;
  wire alpha_reg_1_reg_c_1777_c_n_0;
  wire alpha_reg_1_reg_c_1778_c_n_0;
  wire alpha_reg_1_reg_c_1779_c_n_0;
  wire alpha_reg_1_reg_c_1780_c_n_0;
  wire alpha_reg_1_reg_c_1781_c_n_0;
  wire alpha_reg_1_reg_c_1782_c_n_0;
  wire alpha_reg_1_reg_c_1783_c_n_0;
  wire alpha_reg_1_reg_c_1784_c_n_0;
  wire alpha_reg_1_reg_c_1785_c_n_0;
  wire alpha_reg_1_reg_c_1786_c_n_0;
  wire alpha_reg_1_reg_c_1787_c_n_0;
  wire alpha_reg_1_reg_c_1788_c_n_0;
  wire alpha_reg_1_reg_c_1789_c_n_0;
  wire alpha_reg_1_reg_c_1790_c_n_0;
  wire alpha_reg_1_reg_c_1791_c_n_0;
  wire alpha_reg_1_reg_c_1792_c_n_0;
  wire alpha_reg_1_reg_c_1793_c_n_0;
  wire alpha_reg_1_reg_c_1794_c_n_0;
  wire alpha_reg_1_reg_c_1795_c_n_0;
  wire alpha_reg_1_reg_c_1796_c_n_0;
  wire alpha_reg_1_reg_c_1797_c_n_0;
  wire alpha_reg_1_reg_c_1798_c_n_0;
  wire alpha_reg_1_reg_c_1799_c_n_0;
  wire alpha_reg_1_reg_c_1800_c_n_0;
  wire alpha_reg_1_reg_c_1801_c_n_0;
  wire alpha_reg_1_reg_c_1802_c_n_0;
  wire alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1;
  wire alpha_reg_1_reg_c_1803_c_n_0;
  wire alpha_reg_1_reg_c_1804_c_n_0;
  wire alpha_reg_1_reg_c_1805_c_n_0;
  wire alpha_reg_1_reg_c_1806_c_n_0;
  wire alpha_reg_1_reg_c_1807_c_n_0;
  wire alpha_reg_1_reg_c_1808_c_n_0;
  wire alpha_reg_1_reg_c_1809_c_n_0;
  wire alpha_reg_1_reg_c_1810_c_n_0;
  wire alpha_reg_1_reg_c_1811_c_n_0;
  wire alpha_reg_1_reg_c_1812_c_n_0;
  wire alpha_reg_1_reg_c_1813_c_n_0;
  wire alpha_reg_1_reg_c_1814_c_n_0;
  wire alpha_reg_1_reg_c_1815_c_n_0;
  wire alpha_reg_1_reg_c_1816_c_n_0;
  wire alpha_reg_1_reg_c_1817_c_n_0;
  wire alpha_reg_1_reg_c_1818_c_n_0;
  wire alpha_reg_1_reg_c_1819_c_n_0;
  wire alpha_reg_1_reg_c_1820_c_n_0;
  wire alpha_reg_1_reg_c_1821_c_n_0;
  wire alpha_reg_1_reg_c_1822_c_n_0;
  wire alpha_reg_1_reg_c_1823_c_n_0;
  wire alpha_reg_1_reg_c_1824_c_n_0;
  wire alpha_reg_1_reg_c_1825_c_n_0;
  wire alpha_reg_1_reg_c_1826_c_n_0;
  wire alpha_reg_1_reg_c_1827_c_n_0;
  wire alpha_reg_1_reg_c_1828_c_n_0;
  wire alpha_reg_1_reg_c_1829_c_n_0;
  wire alpha_reg_1_reg_c_1830_c_n_0;
  wire alpha_reg_1_reg_c_1831_c_n_0;
  wire alpha_reg_1_reg_c_1832_c_n_0;
  wire alpha_reg_1_reg_c_1833_c_n_0;
  wire alpha_reg_1_reg_c_1834_c_n_0;
  wire alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1;
  wire alpha_reg_1_reg_c_1835_c_n_0;
  wire alpha_reg_1_reg_c_1836_c_n_0;
  wire alpha_reg_1_reg_c_1837_c_n_0;
  wire alpha_reg_1_reg_c_1838_c_n_0;
  wire alpha_reg_1_reg_c_1839_c_n_0;
  wire alpha_reg_1_reg_c_1840_c_n_0;
  wire alpha_reg_1_reg_c_1841_c_n_0;
  wire alpha_reg_1_reg_c_1842_c_n_0;
  wire alpha_reg_1_reg_c_1843_c_n_0;
  wire alpha_reg_1_reg_c_1844_c_n_0;
  wire alpha_reg_1_reg_c_1845_c_n_0;
  wire alpha_reg_1_reg_c_1846_c_n_0;
  wire alpha_reg_1_reg_c_1847_c_n_0;
  wire alpha_reg_1_reg_c_1848_c_n_0;
  wire alpha_reg_1_reg_c_1849_c_n_0;
  wire alpha_reg_1_reg_c_1850_c_n_0;
  wire alpha_reg_1_reg_c_1851_c_n_0;
  wire alpha_reg_1_reg_c_1852_c_n_0;
  wire alpha_reg_1_reg_c_1853_c_n_0;
  wire alpha_reg_1_reg_c_1854_c_n_0;
  wire alpha_reg_1_reg_c_1855_c_n_0;
  wire alpha_reg_1_reg_c_1856_c_n_0;
  wire alpha_reg_1_reg_c_1857_c_n_0;
  wire alpha_reg_1_reg_c_1858_c_n_0;
  wire alpha_reg_1_reg_c_1859_c_n_0;
  wire alpha_reg_1_reg_c_1860_c_n_0;
  wire alpha_reg_1_reg_c_1861_c_n_0;
  wire alpha_reg_1_reg_c_1862_c_n_0;
  wire alpha_reg_1_reg_c_1863_c_n_0;
  wire alpha_reg_1_reg_c_1864_c_n_0;
  wire alpha_reg_1_reg_c_1865_c_n_0;
  wire alpha_reg_1_reg_c_1866_c_n_0;
  wire alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1;
  wire alpha_reg_1_reg_c_1867_c_n_0;
  wire alpha_reg_1_reg_c_1868_c_n_0;
  wire alpha_reg_1_reg_c_1869_c_n_0;
  wire alpha_reg_1_reg_c_1870_c_n_0;
  wire alpha_reg_1_reg_c_1871_c_n_0;
  wire alpha_reg_1_reg_c_1872_c_n_0;
  wire alpha_reg_1_reg_c_1873_c_n_0;
  wire alpha_reg_1_reg_c_1874_c_n_0;
  wire alpha_reg_1_reg_c_1875_c_n_0;
  wire alpha_reg_1_reg_c_1876_c_n_0;
  wire alpha_reg_1_reg_c_1877_c_n_0;
  wire alpha_reg_1_reg_c_1878_c_n_0;
  wire alpha_reg_1_reg_c_1879_c_n_0;
  wire alpha_reg_1_reg_c_1880_c_n_0;
  wire alpha_reg_1_reg_c_1881_c_n_0;
  wire alpha_reg_1_reg_c_1882_c_n_0;
  wire alpha_reg_1_reg_c_1883_c_n_0;
  wire alpha_reg_1_reg_c_1884_c_n_0;
  wire alpha_reg_1_reg_c_1885_c_n_0;
  wire alpha_reg_1_reg_c_1886_c_n_0;
  wire alpha_reg_1_reg_c_1887_c_n_0;
  wire alpha_reg_1_reg_c_1888_c_n_0;
  wire alpha_reg_1_reg_c_1889_c_n_0;
  wire alpha_reg_1_reg_c_1890_c_n_0;
  wire alpha_reg_1_reg_c_1891_c_n_0;
  wire alpha_reg_1_reg_c_1892_c_n_0;
  wire alpha_reg_1_reg_c_1893_c_n_0;
  wire alpha_reg_1_reg_c_1894_c_n_0;
  wire alpha_reg_1_reg_c_1895_c_n_0;
  wire alpha_reg_1_reg_c_1896_c_n_0;
  wire alpha_reg_1_reg_c_1897_c_n_0;
  wire alpha_reg_1_reg_c_1898_c_n_0;
  wire alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c_n_0;
  wire alpha_reg_1_reg_c_1899_c_n_0;
  wire alpha_reg_1_reg_c_1900_c_n_0;
  wire alpha_reg_1_reg_c_1901_c_n_0;
  wire alpha_reg_1_reg_c_1902_c_n_0;
  wire alpha_reg_1_reg_c_1903_c_n_0;
  wire alpha_reg_1_reg_c_1904_c_n_0;
  wire alpha_reg_1_reg_c_1905_c_n_0;
  wire alpha_reg_1_reg_c_1906_c_n_0;
  wire alpha_reg_1_reg_c_1907_c_n_0;
  wire alpha_reg_1_reg_c_1908_c_n_0;
  wire alpha_reg_1_reg_c_1909_c_n_0;
  wire alpha_reg_1_reg_c_1910_c_n_0;
  wire alpha_reg_1_reg_c_1911_c_n_0;
  wire alpha_reg_1_reg_c_1912_c_n_0;
  wire alpha_reg_1_reg_c_1913_c_n_0;
  wire alpha_reg_1_reg_c_1914_c_n_0;
  wire alpha_reg_1_reg_c_1915_c_n_0;
  wire alpha_reg_1_reg_c_1916_c_n_0;
  wire alpha_reg_1_reg_c_1917_c_n_0;
  wire alpha_reg_1_reg_c_1918_c_n_0;
  wire alpha_reg_1_reg_c_1919_c_n_0;
  wire alpha_reg_1_reg_c_1920_c_n_0;
  wire alpha_reg_1_reg_c_1921_c_n_0;
  wire alpha_reg_1_reg_c_1922_c_n_0;
  wire alpha_reg_1_reg_c_1923_c_n_0;
  wire alpha_reg_1_reg_c_1924_c_n_0;
  wire alpha_reg_1_reg_c_1925_c_n_0;
  wire alpha_reg_1_reg_c_1926_c_n_0;
  wire alpha_reg_1_reg_c_1927_c_n_0;
  wire alpha_reg_1_reg_c_1928_c_n_0;
  wire alpha_reg_1_reg_c_1929_c_n_0;
  wire alpha_reg_1_reg_c_1930_c_n_0;
  wire alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c_n_1;
  wire alpha_reg_1_reg_c_1931_c_n_0;
  wire alpha_reg_1_reg_c_1932_c_n_0;
  wire alpha_reg_1_reg_c_1933_c_n_0;
  wire alpha_reg_1_reg_c_1934_c_n_0;
  wire alpha_reg_1_reg_c_1935_c_n_0;
  wire alpha_reg_1_reg_c_1936_c_n_0;
  wire alpha_reg_1_reg_c_1937_c_n_0;
  wire alpha_reg_1_reg_c_1938_c_n_0;
  wire alpha_reg_1_reg_c_1939_c_n_0;
  wire alpha_reg_1_reg_c_1940_c_n_0;
  wire alpha_reg_1_reg_c_1941_c_n_0;
  wire alpha_reg_1_reg_c_1942_c_n_0;
  wire alpha_reg_1_reg_c_1943_c_n_0;
  wire alpha_reg_1_reg_c_1944_c_n_0;
  wire alpha_reg_1_reg_c_1945_c_n_0;
  wire alpha_reg_1_reg_c_1946_c_n_0;
  wire alpha_reg_1_reg_c_1947_c_n_0;
  wire alpha_reg_1_reg_c_1948_c_n_0;
  wire alpha_reg_1_reg_c_1949_c_n_0;
  wire alpha_reg_1_reg_c_1950_c_n_0;
  wire alpha_reg_1_reg_c_1951_c_n_0;
  wire alpha_reg_1_reg_c_1952_c_n_0;
  wire alpha_reg_1_reg_c_1953_c_n_0;
  wire alpha_reg_1_reg_c_1954_c_n_0;
  wire alpha_reg_1_reg_c_1955_c_n_0;
  wire alpha_reg_1_reg_c_1956_c_n_0;
  wire alpha_reg_1_reg_c_1957_c_n_0;
  wire alpha_reg_1_reg_c_1958_c_n_0;
  wire alpha_reg_1_reg_c_1959_c_n_0;
  wire alpha_reg_1_reg_c_1960_c_n_0;
  wire alpha_reg_1_reg_c_1961_c_n_0;
  wire alpha_reg_1_reg_c_1962_c_n_0;
  wire alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c_n_1;
  wire alpha_reg_1_reg_c_1963_c_n_0;
  wire alpha_reg_1_reg_c_1964_c_n_0;
  wire alpha_reg_1_reg_c_1965_c_n_0;
  wire alpha_reg_1_reg_c_1966_c_n_0;
  wire alpha_reg_1_reg_c_1967_c_n_0;
  wire alpha_reg_1_reg_c_1968_c_n_0;
  wire alpha_reg_1_reg_c_1969_c_n_0;
  wire alpha_reg_1_reg_c_1970_c_n_0;
  wire alpha_reg_1_reg_c_1971_c_n_0;
  wire alpha_reg_1_reg_c_1972_c_n_0;
  wire alpha_reg_1_reg_c_1973_c_n_0;
  wire alpha_reg_1_reg_c_1974_c_n_0;
  wire alpha_reg_1_reg_c_1975_c_n_0;
  wire alpha_reg_1_reg_c_1976_c_n_0;
  wire alpha_reg_1_reg_c_1977_c_n_0;
  wire alpha_reg_1_reg_c_1978_c_n_0;
  wire alpha_reg_1_reg_c_1979_c_n_0;
  wire alpha_reg_1_reg_c_1980_c_n_0;
  wire alpha_reg_1_reg_c_1981_c_n_0;
  wire alpha_reg_1_reg_c_1982_c_n_0;
  wire alpha_reg_1_reg_c_1983_c_n_0;
  wire alpha_reg_1_reg_c_1984_c_n_0;
  wire alpha_reg_1_reg_c_1985_c_n_0;
  wire alpha_reg_1_reg_c_1986_c_n_0;
  wire alpha_reg_1_reg_c_1987_c_n_0;
  wire alpha_reg_1_reg_c_1988_c_n_0;
  wire alpha_reg_1_reg_c_1989_c_n_0;
  wire alpha_reg_1_reg_c_1990_c_n_0;
  wire alpha_reg_1_reg_c_1991_c_n_0;
  wire alpha_reg_1_reg_c_1992_c_n_0;
  wire alpha_reg_1_reg_c_1993_c_n_0;
  wire alpha_reg_1_reg_c_1994_c_n_0;
  wire alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c_n_1;
  wire alpha_reg_1_reg_c_1995_c_n_0;
  wire alpha_reg_1_reg_c_1996_c_n_0;
  wire alpha_reg_1_reg_c_1997_c_n_0;
  wire alpha_reg_1_reg_c_1998_c_n_0;
  wire alpha_reg_1_reg_c_1999_c_n_0;
  wire alpha_reg_1_reg_c_2000_c_n_0;
  wire alpha_reg_1_reg_c_2001_c_n_0;
  wire alpha_reg_1_reg_c_2002_c_n_0;
  wire alpha_reg_1_reg_c_2003_c_n_0;
  wire alpha_reg_1_reg_c_2004_c_n_0;
  wire alpha_reg_1_reg_c_2005_c_n_0;
  wire alpha_reg_1_reg_c_2006_c_n_0;
  wire alpha_reg_1_reg_c_2007_c_n_0;
  wire alpha_reg_1_reg_c_2008_c_n_0;
  wire alpha_reg_1_reg_c_2009_c_n_0;
  wire alpha_reg_1_reg_c_2010_c_n_0;
  wire alpha_reg_1_reg_c_2011_c_n_0;
  wire alpha_reg_1_reg_c_2012_c_n_0;
  wire alpha_reg_1_reg_c_2013_c_n_0;
  wire alpha_reg_1_reg_c_2014_c_n_0;
  wire alpha_reg_1_reg_c_2015_c_n_0;
  wire alpha_reg_1_reg_c_2016_c_n_0;
  wire alpha_reg_1_reg_c_2017_c_n_0;
  wire alpha_reg_1_reg_c_2018_c_n_0;
  wire alpha_reg_1_reg_c_2019_c_n_0;
  wire alpha_reg_1_reg_c_2020_c_n_0;
  wire alpha_reg_1_reg_c_2021_c_n_0;
  wire alpha_reg_1_reg_c_2022_c_n_0;
  wire alpha_reg_1_reg_c_2023_c_n_0;
  wire alpha_reg_1_reg_c_2024_c_n_0;
  wire alpha_reg_1_reg_c_2025_c_n_0;
  wire alpha_reg_1_reg_c_2026_c_n_0;
  wire alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c_n_0;
  wire alpha_reg_1_reg_c_2027_c_n_0;
  wire alpha_reg_1_reg_c_2028_c_n_0;
  wire alpha_reg_1_reg_c_2029_c_n_0;
  wire alpha_reg_1_reg_c_2030_c_n_0;
  wire alpha_reg_1_reg_c_2031_c_n_0;
  wire alpha_reg_1_reg_c_2032_c_n_0;
  wire alpha_reg_1_reg_c_2033_c_n_0;
  wire alpha_reg_1_reg_c_2034_c_n_0;
  wire alpha_reg_1_reg_c_2035_c_n_0;
  wire alpha_reg_1_reg_c_2036_c_n_0;
  wire alpha_reg_1_reg_c_2037_c_n_0;
  wire alpha_reg_1_reg_c_2038_c_n_0;
  wire alpha_reg_1_reg_c_2039_c_n_0;
  wire alpha_reg_1_reg_c_2040_c_n_0;
  wire alpha_reg_1_reg_c_2041_c_n_0;
  wire alpha_reg_1_reg_c_2042_c_n_0;
  wire alpha_reg_1_reg_c_2043_c_n_0;
  wire alpha_reg_1_reg_c_2044_c_n_0;
  wire alpha_reg_1_reg_c_2045_c_n_0;
  wire alpha_reg_1_reg_c_2046_c_n_0;
  wire alpha_reg_1_reg_c_2047_c_n_0;
  wire alpha_reg_1_reg_c_2048_c_n_0;
  wire alpha_reg_1_reg_c_2049_c_n_0;
  wire alpha_reg_1_reg_c_2050_c_n_0;
  wire alpha_reg_1_reg_c_2051_c_n_0;
  wire alpha_reg_1_reg_c_2052_c_n_0;
  wire alpha_reg_1_reg_c_2053_c_n_0;
  wire alpha_reg_1_reg_c_2054_c_n_0;
  wire alpha_reg_1_reg_c_2055_c_n_0;
  wire alpha_reg_1_reg_c_2056_c_n_0;
  wire alpha_reg_1_reg_c_2057_c_n_0;
  wire alpha_reg_1_reg_c_2058_c_n_0;
  wire alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c_n_1;
  wire alpha_reg_1_reg_c_2059_c_n_0;
  wire alpha_reg_1_reg_c_2060_c_n_0;
  wire alpha_reg_1_reg_c_2061_c_n_0;
  wire alpha_reg_1_reg_c_2062_c_n_0;
  wire alpha_reg_1_reg_c_2063_c_n_0;
  wire alpha_reg_1_reg_c_2064_c_n_0;
  wire alpha_reg_1_reg_c_2065_c_n_0;
  wire alpha_reg_1_reg_c_2066_c_n_0;
  wire alpha_reg_1_reg_c_2067_c_n_0;
  wire alpha_reg_1_reg_c_2068_c_n_0;
  wire alpha_reg_1_reg_c_2069_c_n_0;
  wire alpha_reg_1_reg_c_2070_c_n_0;
  wire alpha_reg_1_reg_c_2071_c_n_0;
  wire alpha_reg_1_reg_c_2072_c_n_0;
  wire alpha_reg_1_reg_c_2073_c_n_0;
  wire alpha_reg_1_reg_c_2074_c_n_0;
  wire alpha_reg_1_reg_c_2075_c_n_0;
  wire alpha_reg_1_reg_c_2076_c_n_0;
  wire alpha_reg_1_reg_c_2077_c_n_0;
  wire alpha_reg_1_reg_c_2078_c_n_0;
  wire alpha_reg_1_reg_c_2079_c_n_0;
  wire alpha_reg_1_reg_c_2080_c_n_0;
  wire alpha_reg_1_reg_c_2081_c_n_0;
  wire alpha_reg_1_reg_c_2082_c_n_0;
  wire alpha_reg_1_reg_c_2083_c_n_0;
  wire alpha_reg_1_reg_c_2084_c_n_0;
  wire alpha_reg_1_reg_c_2085_c_n_0;
  wire alpha_reg_1_reg_c_2086_c_n_0;
  wire alpha_reg_1_reg_c_2087_c_n_0;
  wire alpha_reg_1_reg_c_2088_c_n_0;
  wire alpha_reg_1_reg_c_2089_c_n_0;
  wire alpha_reg_1_reg_c_2090_c_n_0;
  wire alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c_n_1;
  wire alpha_reg_1_reg_c_2091_c_n_0;
  wire alpha_reg_1_reg_c_2092_c_n_0;
  wire alpha_reg_1_reg_c_2093_c_n_0;
  wire alpha_reg_1_reg_c_2094_c_n_0;
  wire alpha_reg_1_reg_c_2095_c_n_0;
  wire alpha_reg_1_reg_c_2096_c_n_0;
  wire alpha_reg_1_reg_c_2097_c_n_0;
  wire alpha_reg_1_reg_c_2098_c_n_0;
  wire alpha_reg_1_reg_c_2099_c_n_0;
  wire alpha_reg_1_reg_c_2100_c_n_0;
  wire alpha_reg_1_reg_c_2101_c_n_0;
  wire alpha_reg_1_reg_c_2102_c_n_0;
  wire alpha_reg_1_reg_c_2103_c_n_0;
  wire alpha_reg_1_reg_c_2104_c_n_0;
  wire alpha_reg_1_reg_c_2105_c_n_0;
  wire alpha_reg_1_reg_c_2106_c_n_0;
  wire alpha_reg_1_reg_c_2107_c_n_0;
  wire alpha_reg_1_reg_c_2108_c_n_0;
  wire alpha_reg_1_reg_c_2109_c_n_0;
  wire alpha_reg_1_reg_c_2110_c_n_0;
  wire alpha_reg_1_reg_c_2111_c_n_0;
  wire alpha_reg_1_reg_c_2112_c_n_0;
  wire alpha_reg_1_reg_c_2113_c_n_0;
  wire alpha_reg_1_reg_c_2114_c_n_0;
  wire alpha_reg_1_reg_c_2115_c_n_0;
  wire alpha_reg_1_reg_c_2116_c_n_0;
  wire alpha_reg_1_reg_c_2117_c_n_0;
  wire alpha_reg_1_reg_c_2118_c_n_0;
  wire alpha_reg_1_reg_c_2119_c_n_0;
  wire alpha_reg_1_reg_c_2120_c_n_0;
  wire alpha_reg_1_reg_c_2121_c_n_0;
  wire alpha_reg_1_reg_c_2122_c_n_0;
  wire alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c_n_1;
  wire alpha_reg_1_reg_c_2123_c_n_0;
  wire alpha_reg_1_reg_c_2124_c_n_0;
  wire alpha_reg_1_reg_c_2125_c_n_0;
  wire alpha_reg_1_reg_c_2126_c_n_0;
  wire alpha_reg_1_reg_c_2127_c_n_0;
  wire alpha_reg_1_reg_c_2128_c_n_0;
  wire alpha_reg_1_reg_c_2129_c_n_0;
  wire alpha_reg_1_reg_c_2130_c_n_0;
  wire alpha_reg_1_reg_c_2131_c_n_0;
  wire alpha_reg_1_reg_c_2132_c_n_0;
  wire alpha_reg_1_reg_c_2133_c_n_0;
  wire alpha_reg_1_reg_c_2134_c_n_0;
  wire alpha_reg_1_reg_c_2135_c_n_0;
  wire alpha_reg_1_reg_c_2136_c_n_0;
  wire alpha_reg_1_reg_c_2137_c_n_0;
  wire alpha_reg_1_reg_c_2138_c_n_0;
  wire alpha_reg_1_reg_c_2139_c_n_0;
  wire alpha_reg_1_reg_c_2140_c_n_0;
  wire alpha_reg_1_reg_c_2141_c_n_0;
  wire alpha_reg_1_reg_c_2142_c_n_0;
  wire alpha_reg_1_reg_c_2143_c_n_0;
  wire alpha_reg_1_reg_c_2144_c_n_0;
  wire alpha_reg_1_reg_c_2145_c_n_0;
  wire alpha_reg_1_reg_c_2146_c_n_0;
  wire alpha_reg_1_reg_c_2147_c_n_0;
  wire alpha_reg_1_reg_c_2148_c_n_0;
  wire alpha_reg_1_reg_c_2149_c_n_0;
  wire alpha_reg_1_reg_c_2150_c_n_0;
  wire alpha_reg_1_reg_c_2151_c_n_0;
  wire alpha_reg_1_reg_c_2152_c_n_0;
  wire alpha_reg_1_reg_c_2153_c_n_0;
  wire alpha_reg_1_reg_c_2154_c_n_0;
  wire alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c_n_0;
  wire alpha_reg_1_reg_c_2155_c_n_0;
  wire alpha_reg_1_reg_c_2156_c_n_0;
  wire alpha_reg_1_reg_c_2157_c_n_0;
  wire alpha_reg_1_reg_c_2158_c_n_0;
  wire alpha_reg_1_reg_c_2159_c_n_0;
  wire alpha_reg_1_reg_c_2160_c_n_0;
  wire alpha_reg_1_reg_c_2161_c_n_0;
  wire alpha_reg_1_reg_c_2162_c_n_0;
  wire alpha_reg_1_reg_c_2163_c_n_0;
  wire alpha_reg_1_reg_c_2164_c_n_0;
  wire alpha_reg_1_reg_c_2165_c_n_0;
  wire alpha_reg_1_reg_c_2166_c_n_0;
  wire alpha_reg_1_reg_c_2167_c_n_0;
  wire alpha_reg_1_reg_c_2168_c_n_0;
  wire alpha_reg_1_reg_c_2169_c_n_0;
  wire alpha_reg_1_reg_c_2170_c_n_0;
  wire alpha_reg_1_reg_c_2171_c_n_0;
  wire alpha_reg_1_reg_c_2172_c_n_0;
  wire alpha_reg_1_reg_c_2173_c_n_0;
  wire alpha_reg_1_reg_c_2174_c_n_0;
  wire alpha_reg_1_reg_c_2175_c_n_0;
  wire alpha_reg_1_reg_c_2176_c_n_0;
  wire alpha_reg_1_reg_c_2177_c_n_0;
  wire alpha_reg_1_reg_c_2178_c_n_0;
  wire alpha_reg_1_reg_c_2179_c_n_0;
  wire alpha_reg_1_reg_c_2180_c_n_0;
  wire alpha_reg_1_reg_c_2181_c_n_0;
  wire alpha_reg_1_reg_c_2182_c_n_0;
  wire alpha_reg_1_reg_c_2183_c_n_0;
  wire alpha_reg_1_reg_c_2184_c_n_0;
  wire alpha_reg_1_reg_c_2185_c_n_0;
  wire alpha_reg_1_reg_c_2186_c_n_0;
  wire alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c_n_1;
  wire alpha_reg_1_reg_c_2187_c_n_0;
  wire alpha_reg_1_reg_c_2188_c_n_0;
  wire alpha_reg_1_reg_c_2189_c_n_0;
  wire alpha_reg_1_reg_c_2190_c_n_0;
  wire alpha_reg_1_reg_c_2191_c_n_0;
  wire alpha_reg_1_reg_c_2192_c_n_0;
  wire alpha_reg_1_reg_c_2193_c_n_0;
  wire alpha_reg_1_reg_c_2194_c_n_0;
  wire alpha_reg_1_reg_c_2195_c_n_0;
  wire alpha_reg_1_reg_c_2196_c_n_0;
  wire alpha_reg_1_reg_c_2197_c_n_0;
  wire alpha_reg_1_reg_c_2198_c_n_0;
  wire alpha_reg_1_reg_c_2199_c_n_0;
  wire alpha_reg_1_reg_c_2200_c_n_0;
  wire alpha_reg_1_reg_c_2201_c_n_0;
  wire alpha_reg_1_reg_c_2202_c_n_0;
  wire alpha_reg_1_reg_c_2203_c_n_0;
  wire alpha_reg_1_reg_c_2204_c_n_0;
  wire alpha_reg_1_reg_c_2205_c_n_0;
  wire alpha_reg_1_reg_c_2206_c_n_0;
  wire alpha_reg_1_reg_c_2207_c_n_0;
  wire alpha_reg_1_reg_c_2208_c_n_0;
  wire alpha_reg_1_reg_c_2209_c_n_0;
  wire alpha_reg_1_reg_c_2210_c_n_0;
  wire alpha_reg_1_reg_c_2211_c_n_0;
  wire alpha_reg_1_reg_c_2212_c_n_0;
  wire alpha_reg_1_reg_c_2213_c_n_0;
  wire alpha_reg_1_reg_c_2214_c_n_0;
  wire alpha_reg_1_reg_c_2215_c_n_0;
  wire alpha_reg_1_reg_c_2216_c_n_0;
  wire alpha_reg_1_reg_c_2217_c_n_0;
  wire alpha_reg_1_reg_c_2218_c_n_0;
  wire alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c_n_1;
  wire alpha_reg_1_reg_c_2219_c_n_0;
  wire alpha_reg_1_reg_c_2220_c_n_0;
  wire alpha_reg_1_reg_c_2221_c_n_0;
  wire alpha_reg_1_reg_c_2222_c_n_0;
  wire alpha_reg_1_reg_c_2223_c_n_0;
  wire alpha_reg_1_reg_c_2224_c_n_0;
  wire alpha_reg_1_reg_c_2225_c_n_0;
  wire alpha_reg_1_reg_c_2226_c_n_0;
  wire alpha_reg_1_reg_c_2227_c_n_0;
  wire alpha_reg_1_reg_c_2228_c_n_0;
  wire alpha_reg_1_reg_c_2229_c_n_0;
  wire alpha_reg_1_reg_c_2230_c_n_0;
  wire alpha_reg_1_reg_c_2231_c_n_0;
  wire alpha_reg_1_reg_c_2232_c_n_0;
  wire alpha_reg_1_reg_c_2233_c_n_0;
  wire alpha_reg_1_reg_c_2234_c_n_0;
  wire alpha_reg_1_reg_c_2235_c_n_0;
  wire alpha_reg_1_reg_c_2236_c_n_0;
  wire alpha_reg_1_reg_c_2237_c_n_0;
  wire alpha_reg_1_reg_c_2238_c_n_0;
  wire alpha_reg_1_reg_c_2239_c_n_0;
  wire alpha_reg_1_reg_c_2240_c_n_0;
  wire alpha_reg_1_reg_c_2241_c_n_0;
  wire alpha_reg_1_reg_c_2242_c_n_0;
  wire alpha_reg_1_reg_c_2243_c_n_0;
  wire alpha_reg_1_reg_c_2244_c_n_0;
  wire alpha_reg_1_reg_c_2245_c_n_0;
  wire alpha_reg_1_reg_c_2246_c_n_0;
  wire alpha_reg_1_reg_c_2247_c_n_0;
  wire alpha_reg_1_reg_c_2248_c_n_0;
  wire alpha_reg_1_reg_c_2249_c_n_0;
  wire alpha_reg_1_reg_c_2250_c_n_0;
  wire alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c_n_1;
  wire alpha_reg_1_reg_c_2251_c_n_0;
  wire alpha_reg_1_reg_c_2252_c_n_0;
  wire alpha_reg_1_reg_c_2253_c_n_0;
  wire alpha_reg_1_reg_c_2254_c_n_0;
  wire alpha_reg_1_reg_c_2255_c_n_0;
  wire alpha_reg_1_reg_c_2256_c_n_0;
  wire alpha_reg_1_reg_c_2257_c_n_0;
  wire alpha_reg_1_reg_c_2258_c_n_0;
  wire alpha_reg_1_reg_c_2259_c_n_0;
  wire alpha_reg_1_reg_c_2260_c_n_0;
  wire alpha_reg_1_reg_c_2261_c_n_0;
  wire alpha_reg_1_reg_c_2262_c_n_0;
  wire alpha_reg_1_reg_c_2263_c_n_0;
  wire alpha_reg_1_reg_c_2264_c_n_0;
  wire alpha_reg_1_reg_c_2265_c_n_0;
  wire alpha_reg_1_reg_c_2266_c_n_0;
  wire alpha_reg_1_reg_c_2267_c_n_0;
  wire alpha_reg_1_reg_c_2268_c_n_0;
  wire alpha_reg_1_reg_c_2269_c_n_0;
  wire alpha_reg_1_reg_c_2270_c_n_0;
  wire alpha_reg_1_reg_c_2271_c_n_0;
  wire alpha_reg_1_reg_c_2272_c_n_0;
  wire alpha_reg_1_reg_c_2273_c_n_0;
  wire alpha_reg_1_reg_c_2274_c_n_0;
  wire alpha_reg_1_reg_c_2275_c_n_0;
  wire alpha_reg_1_reg_c_2276_c_n_0;
  wire alpha_reg_1_reg_c_2277_c_n_0;
  wire alpha_reg_1_reg_c_2278_c_n_0;
  wire alpha_reg_1_reg_c_2279_c_n_0;
  wire alpha_reg_1_reg_c_2280_c_n_0;
  wire alpha_reg_1_reg_c_2281_c_n_0;
  wire alpha_reg_1_reg_c_2282_c_n_0;
  wire alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c_n_0;
  wire alpha_reg_1_reg_c_2283_c_n_0;
  wire alpha_reg_1_reg_c_2284_c_n_0;
  wire alpha_reg_1_reg_c_2285_c_n_0;
  wire alpha_reg_1_reg_c_2286_c_n_0;
  wire alpha_reg_1_reg_c_2287_c_n_0;
  wire alpha_reg_1_reg_c_2288_c_n_0;
  wire alpha_reg_1_reg_c_2289_c_n_0;
  wire alpha_reg_1_reg_c_2290_c_n_0;
  wire alpha_reg_1_reg_c_2291_c_n_0;
  wire alpha_reg_1_reg_c_2292_c_n_0;
  wire alpha_reg_1_reg_c_2293_c_n_0;
  wire alpha_reg_1_reg_c_2294_c_n_0;
  wire alpha_reg_1_reg_c_2295_c_n_0;
  wire alpha_reg_1_reg_c_2296_c_n_0;
  wire alpha_reg_1_reg_c_2297_c_n_0;
  wire alpha_reg_1_reg_c_2298_c_n_0;
  wire alpha_reg_1_reg_c_2299_c_n_0;
  wire alpha_reg_1_reg_c_2300_c_n_0;
  wire alpha_reg_1_reg_c_2301_c_n_0;
  wire alpha_reg_1_reg_c_2302_c_n_0;
  wire alpha_reg_1_reg_c_2303_c_n_0;
  wire alpha_reg_1_reg_c_2304_c_n_0;
  wire alpha_reg_1_reg_c_2305_c_n_0;
  wire alpha_reg_1_reg_c_2306_c_n_0;
  wire alpha_reg_1_reg_c_2307_c_n_0;
  wire alpha_reg_1_reg_c_2308_c_n_0;
  wire alpha_reg_1_reg_c_2309_c_n_0;
  wire alpha_reg_1_reg_c_2310_c_n_0;
  wire alpha_reg_1_reg_c_2311_c_n_0;
  wire alpha_reg_1_reg_c_2312_c_n_0;
  wire alpha_reg_1_reg_c_2313_c_n_0;
  wire alpha_reg_1_reg_c_2314_c_n_0;
  wire alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c_n_1;
  wire alpha_reg_1_reg_c_2315_c_n_0;
  wire alpha_reg_1_reg_c_2316_c_n_0;
  wire alpha_reg_1_reg_c_2317_c_n_0;
  wire alpha_reg_1_reg_c_2318_c_n_0;
  wire alpha_reg_1_reg_c_2319_c_n_0;
  wire alpha_reg_1_reg_c_2320_c_n_0;
  wire alpha_reg_1_reg_c_2321_c_n_0;
  wire alpha_reg_1_reg_c_2322_c_n_0;
  wire alpha_reg_1_reg_c_2323_c_n_0;
  wire alpha_reg_1_reg_c_2324_c_n_0;
  wire alpha_reg_1_reg_c_2325_c_n_0;
  wire alpha_reg_1_reg_c_2326_c_n_0;
  wire alpha_reg_1_reg_c_2327_c_n_0;
  wire alpha_reg_1_reg_c_2328_c_n_0;
  wire alpha_reg_1_reg_c_2329_c_n_0;
  wire alpha_reg_1_reg_c_2330_c_n_0;
  wire alpha_reg_1_reg_c_2331_c_n_0;
  wire alpha_reg_1_reg_c_2332_c_n_0;
  wire alpha_reg_1_reg_c_2333_c_n_0;
  wire alpha_reg_1_reg_c_2334_c_n_0;
  wire alpha_reg_1_reg_c_2335_c_n_0;
  wire alpha_reg_1_reg_c_2336_c_n_0;
  wire alpha_reg_1_reg_c_2337_c_n_0;
  wire alpha_reg_1_reg_c_2338_c_n_0;
  wire alpha_reg_1_reg_c_2339_c_n_0;
  wire alpha_reg_1_reg_c_2340_c_n_0;
  wire alpha_reg_1_reg_c_2341_c_n_0;
  wire alpha_reg_1_reg_c_2342_c_n_0;
  wire alpha_reg_1_reg_c_2343_c_n_0;
  wire alpha_reg_1_reg_c_2344_c_n_0;
  wire alpha_reg_1_reg_c_2345_c_n_0;
  wire alpha_reg_1_reg_c_2346_c_n_0;
  wire alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c_n_1;
  wire alpha_reg_1_reg_c_2347_c_n_0;
  wire alpha_reg_1_reg_c_2348_c_n_0;
  wire alpha_reg_1_reg_c_2349_c_n_0;
  wire alpha_reg_1_reg_c_2350_c_n_0;
  wire alpha_reg_1_reg_c_2351_c_n_0;
  wire alpha_reg_1_reg_c_2352_c_n_0;
  wire alpha_reg_1_reg_c_2353_c_n_0;
  wire alpha_reg_1_reg_c_2354_c_n_0;
  wire alpha_reg_1_reg_c_2355_c_n_0;
  wire alpha_reg_1_reg_c_2356_c_n_0;
  wire alpha_reg_1_reg_c_2357_c_n_0;
  wire alpha_reg_1_reg_c_2358_c_n_0;
  wire alpha_reg_1_reg_c_2359_c_n_0;
  wire alpha_reg_1_reg_c_2360_c_n_0;
  wire alpha_reg_1_reg_c_2361_c_n_0;
  wire alpha_reg_1_reg_c_2362_c_n_0;
  wire alpha_reg_1_reg_c_2363_c_n_0;
  wire alpha_reg_1_reg_c_2364_c_n_0;
  wire alpha_reg_1_reg_c_2365_c_n_0;
  wire alpha_reg_1_reg_c_2366_c_n_0;
  wire alpha_reg_1_reg_c_2367_c_n_0;
  wire alpha_reg_1_reg_c_2368_c_n_0;
  wire alpha_reg_1_reg_c_2369_c_n_0;
  wire alpha_reg_1_reg_c_2370_c_n_0;
  wire alpha_reg_1_reg_c_2371_c_n_0;
  wire alpha_reg_1_reg_c_2372_c_n_0;
  wire alpha_reg_1_reg_c_2373_c_n_0;
  wire alpha_reg_1_reg_c_2374_c_n_0;
  wire alpha_reg_1_reg_c_2375_c_n_0;
  wire alpha_reg_1_reg_c_2376_c_n_0;
  wire alpha_reg_1_reg_c_2377_c_n_0;
  wire alpha_reg_1_reg_c_2378_c_n_0;
  wire alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c_n_1;
  wire alpha_reg_1_reg_c_2379_c_n_0;
  wire alpha_reg_1_reg_c_2380_c_n_0;
  wire alpha_reg_1_reg_c_2381_c_n_0;
  wire alpha_reg_1_reg_c_2382_c_n_0;
  wire alpha_reg_1_reg_c_2383_c_n_0;
  wire alpha_reg_1_reg_c_2384_c_n_0;
  wire alpha_reg_1_reg_c_2385_c_n_0;
  wire alpha_reg_1_reg_c_2386_c_n_0;
  wire alpha_reg_1_reg_c_2387_c_n_0;
  wire alpha_reg_1_reg_c_2388_c_n_0;
  wire alpha_reg_1_reg_c_2389_c_n_0;
  wire alpha_reg_1_reg_c_2390_c_n_0;
  wire alpha_reg_1_reg_c_2391_c_n_0;
  wire alpha_reg_1_reg_c_2392_c_n_0;
  wire alpha_reg_1_reg_c_2393_c_n_0;
  wire alpha_reg_1_reg_c_2394_c_n_0;
  wire alpha_reg_1_reg_c_2395_c_n_0;
  wire alpha_reg_1_reg_c_2396_c_n_0;
  wire alpha_reg_1_reg_c_2397_c_n_0;
  wire alpha_reg_1_reg_c_2398_c_n_0;
  wire alpha_reg_1_reg_c_2399_c_n_0;
  wire alpha_reg_1_reg_c_2400_c_n_0;
  wire alpha_reg_1_reg_c_2401_c_n_0;
  wire alpha_reg_1_reg_c_2402_c_n_0;
  wire alpha_reg_1_reg_c_2403_c_n_0;
  wire alpha_reg_1_reg_c_2404_c_n_0;
  wire alpha_reg_1_reg_c_2405_c_n_0;
  wire alpha_reg_1_reg_c_2406_c_n_0;
  wire alpha_reg_1_reg_c_2407_c_n_0;
  wire alpha_reg_1_reg_c_2408_c_n_0;
  wire alpha_reg_1_reg_c_2409_c_n_0;
  wire alpha_reg_1_reg_c_2410_c_n_0;
  wire alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c_n_0;
  wire alpha_reg_1_reg_c_2411_c_n_0;
  wire alpha_reg_1_reg_c_2412_c_n_0;
  wire alpha_reg_1_reg_c_2413_c_n_0;
  wire alpha_reg_1_reg_c_2414_c_n_0;
  wire alpha_reg_1_reg_c_2415_c_n_0;
  wire alpha_reg_1_reg_c_2416_c_n_0;
  wire alpha_reg_1_reg_c_2417_c_n_0;
  wire alpha_reg_1_reg_c_2418_c_n_0;
  wire alpha_reg_1_reg_c_2419_c_n_0;
  wire alpha_reg_1_reg_c_2420_c_n_0;
  wire alpha_reg_1_reg_c_2421_c_n_0;
  wire alpha_reg_1_reg_c_2422_c_n_0;
  wire alpha_reg_1_reg_c_2423_c_n_0;
  wire alpha_reg_1_reg_c_2424_c_n_0;
  wire alpha_reg_1_reg_c_2425_c_n_0;
  wire alpha_reg_1_reg_c_2426_c_n_0;
  wire alpha_reg_1_reg_c_2427_c_n_0;
  wire alpha_reg_1_reg_c_2428_c_n_0;
  wire alpha_reg_1_reg_c_2429_c_n_0;
  wire alpha_reg_1_reg_c_2430_c_n_0;
  wire alpha_reg_1_reg_c_2431_c_n_0;
  wire alpha_reg_1_reg_c_2432_c_n_0;
  wire alpha_reg_1_reg_c_2433_c_n_0;
  wire alpha_reg_1_reg_c_2434_c_n_0;
  wire alpha_reg_1_reg_c_2435_c_n_0;
  wire alpha_reg_1_reg_c_2436_c_n_0;
  wire alpha_reg_1_reg_c_2437_c_n_0;
  wire alpha_reg_1_reg_c_2438_c_n_0;
  wire alpha_reg_1_reg_c_2439_c_n_0;
  wire alpha_reg_1_reg_c_2440_c_n_0;
  wire alpha_reg_1_reg_c_2441_c_n_0;
  wire alpha_reg_1_reg_c_2442_c_n_0;
  wire alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c_n_1;
  wire alpha_reg_1_reg_c_2443_c_n_0;
  wire alpha_reg_1_reg_c_2444_c_n_0;
  wire alpha_reg_1_reg_c_2445_c_n_0;
  wire alpha_reg_1_reg_c_2446_c_n_0;
  wire alpha_reg_1_reg_c_2447_c_n_0;
  wire alpha_reg_1_reg_c_2448_c_n_0;
  wire alpha_reg_1_reg_c_2449_c_n_0;
  wire alpha_reg_1_reg_c_2450_c_n_0;
  wire alpha_reg_1_reg_c_2451_c_n_0;
  wire alpha_reg_1_reg_c_2452_c_n_0;
  wire alpha_reg_1_reg_c_2453_c_n_0;
  wire alpha_reg_1_reg_c_2454_c_n_0;
  wire alpha_reg_1_reg_c_2455_c_n_0;
  wire alpha_reg_1_reg_c_2456_c_n_0;
  wire alpha_reg_1_reg_c_2457_c_n_0;
  wire alpha_reg_1_reg_c_2458_c_n_0;
  wire alpha_reg_1_reg_c_2459_c_n_0;
  wire alpha_reg_1_reg_c_2460_c_n_0;
  wire alpha_reg_1_reg_c_2461_c_n_0;
  wire alpha_reg_1_reg_c_2462_c_n_0;
  wire alpha_reg_1_reg_c_2463_c_n_0;
  wire alpha_reg_1_reg_c_2464_c_n_0;
  wire alpha_reg_1_reg_c_2465_c_n_0;
  wire alpha_reg_1_reg_c_2466_c_n_0;
  wire alpha_reg_1_reg_c_2467_c_n_0;
  wire alpha_reg_1_reg_c_2468_c_n_0;
  wire alpha_reg_1_reg_c_2469_c_n_0;
  wire alpha_reg_1_reg_c_2470_c_n_0;
  wire alpha_reg_1_reg_c_2471_c_n_0;
  wire alpha_reg_1_reg_c_2472_c_n_0;
  wire alpha_reg_1_reg_c_2473_c_n_0;
  wire alpha_reg_1_reg_c_2474_c_n_0;
  wire alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c_n_1;
  wire alpha_reg_1_reg_c_2475_c_n_0;
  wire alpha_reg_1_reg_c_2476_c_n_0;
  wire alpha_reg_1_reg_c_2477_c_n_0;
  wire alpha_reg_1_reg_c_2478_c_n_0;
  wire alpha_reg_1_reg_c_2479_c_n_0;
  wire alpha_reg_1_reg_c_2480_c_n_0;
  wire alpha_reg_1_reg_c_2481_c_n_0;
  wire alpha_reg_1_reg_c_2482_c_n_0;
  wire alpha_reg_1_reg_c_2483_c_n_0;
  wire alpha_reg_1_reg_c_2484_c_n_0;
  wire alpha_reg_1_reg_c_2485_c_n_0;
  wire alpha_reg_1_reg_c_2486_c_n_0;
  wire alpha_reg_1_reg_c_2487_c_n_0;
  wire alpha_reg_1_reg_c_2488_c_n_0;
  wire alpha_reg_1_reg_c_2489_c_n_0;
  wire alpha_reg_1_reg_c_2490_c_n_0;
  wire alpha_reg_1_reg_c_2491_c_n_0;
  wire alpha_reg_1_reg_c_2492_c_n_0;
  wire alpha_reg_1_reg_c_2493_c_n_0;
  wire alpha_reg_1_reg_c_2494_c_n_0;
  wire alpha_reg_1_reg_c_2495_c_n_0;
  wire alpha_reg_1_reg_c_2496_c_n_0;
  wire alpha_reg_1_reg_c_2497_c_n_0;
  wire alpha_reg_1_reg_c_2498_c_n_0;
  wire alpha_reg_1_reg_c_2499_c_n_0;
  wire alpha_reg_1_reg_c_2500_c_n_0;
  wire alpha_reg_1_reg_c_2501_c_n_0;
  wire alpha_reg_1_reg_c_2502_c_n_0;
  wire alpha_reg_1_reg_c_2503_c_n_0;
  wire alpha_reg_1_reg_c_2504_c_n_0;
  wire alpha_reg_1_reg_c_2505_c_n_0;
  wire alpha_reg_1_reg_c_2506_c_n_0;
  wire alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c_n_1;
  wire alpha_reg_1_reg_c_2507_c_n_0;
  wire alpha_reg_1_reg_c_2508_c_n_0;
  wire alpha_reg_1_reg_c_2509_c_n_0;
  wire alpha_reg_1_reg_c_2510_c_n_0;
  wire alpha_reg_1_reg_c_2511_c_n_0;
  wire alpha_reg_1_reg_c_2512_c_n_0;
  wire alpha_reg_1_reg_c_2513_c_n_0;
  wire alpha_reg_1_reg_c_2514_c_n_0;
  wire alpha_reg_1_reg_c_2515_c_n_0;
  wire alpha_reg_1_reg_c_2516_c_n_0;
  wire alpha_reg_1_reg_c_2517_c_n_0;
  wire alpha_reg_1_reg_c_2518_c_n_0;
  wire alpha_reg_1_reg_c_2519_c_n_0;
  wire alpha_reg_1_reg_c_2520_c_n_0;
  wire alpha_reg_1_reg_c_2521_c_n_0;
  wire alpha_reg_1_reg_c_2522_c_n_0;
  wire alpha_reg_1_reg_c_2523_c_n_0;
  wire alpha_reg_1_reg_c_2524_c_n_0;
  wire alpha_reg_1_reg_c_2525_c_n_0;
  wire alpha_reg_1_reg_c_2526_c_n_0;
  wire alpha_reg_1_reg_c_2527_c_n_0;
  wire alpha_reg_1_reg_c_2528_c_n_0;
  wire alpha_reg_1_reg_c_2529_c_n_0;
  wire alpha_reg_1_reg_c_2530_c_n_0;
  wire alpha_reg_1_reg_c_2531_c_n_0;
  wire alpha_reg_1_reg_c_2532_c_n_0;
  wire alpha_reg_1_reg_c_2533_c_n_0;
  wire alpha_reg_1_reg_c_2534_c_n_0;
  wire alpha_reg_1_reg_c_2535_c_n_0;
  wire alpha_reg_1_reg_c_2536_c_n_0;
  wire alpha_reg_1_reg_c_2537_c_n_0;
  wire alpha_reg_1_reg_c_2538_c_n_0;
  wire alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c_n_0;
  wire alpha_reg_1_reg_c_2539_c_n_0;
  wire alpha_reg_1_reg_c_2540_c_n_0;
  wire alpha_reg_1_reg_c_2541_c_n_0;
  wire alpha_reg_1_reg_c_2542_c_n_0;
  wire alpha_reg_1_reg_c_2543_c_n_0;
  wire alpha_reg_1_reg_c_2544_c_n_0;
  wire alpha_reg_1_reg_c_2545_c_n_0;
  wire alpha_reg_1_reg_c_2546_c_n_0;
  wire alpha_reg_1_reg_c_2547_c_n_0;
  wire alpha_reg_1_reg_c_2548_c_n_0;
  wire alpha_reg_1_reg_c_2549_c_n_0;
  wire alpha_reg_1_reg_c_2550_c_n_0;
  wire alpha_reg_1_reg_c_2551_c_n_0;
  wire alpha_reg_1_reg_c_2552_c_n_0;
  wire alpha_reg_1_reg_c_2553_c_n_0;
  wire alpha_reg_1_reg_c_2554_c_n_0;
  wire alpha_reg_1_reg_c_2555_c_n_0;
  wire alpha_reg_1_reg_c_2556_c_n_0;
  wire alpha_reg_1_reg_c_2557_c_n_0;
  wire alpha_reg_1_reg_c_2558_c_n_0;
  wire alpha_reg_1_reg_c_2559_c_n_0;
  wire alpha_reg_1_reg_c_2560_c_n_0;
  wire alpha_reg_1_reg_c_2561_c_n_0;
  wire alpha_reg_1_reg_c_2562_c_n_0;
  wire alpha_reg_1_reg_c_2563_c_n_0;
  wire alpha_reg_1_reg_c_2564_c_n_0;
  wire alpha_reg_1_reg_c_2565_c_n_0;
  wire alpha_reg_1_reg_c_2566_c_n_0;
  wire alpha_reg_1_reg_c_2567_c_n_0;
  wire alpha_reg_1_reg_c_2568_c_n_0;
  wire alpha_reg_1_reg_c_2569_c_n_0;
  wire alpha_reg_1_reg_c_2570_c_n_0;
  wire alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c_n_1;
  wire alpha_reg_1_reg_c_2571_c_n_0;
  wire alpha_reg_1_reg_c_2572_c_n_0;
  wire alpha_reg_1_reg_c_2573_c_n_0;
  wire alpha_reg_1_reg_c_2574_c_n_0;
  wire alpha_reg_1_reg_c_2575_c_n_0;
  wire alpha_reg_1_reg_c_2576_c_n_0;
  wire alpha_reg_1_reg_c_2577_c_n_0;
  wire alpha_reg_1_reg_c_2578_c_n_0;
  wire alpha_reg_1_reg_c_2579_c_n_0;
  wire alpha_reg_1_reg_c_2580_c_n_0;
  wire alpha_reg_1_reg_c_2581_c_n_0;
  wire alpha_reg_1_reg_c_2582_c_n_0;
  wire alpha_reg_1_reg_c_2583_c_n_0;
  wire alpha_reg_1_reg_c_2584_c_n_0;
  wire alpha_reg_1_reg_c_2585_c_n_0;
  wire alpha_reg_1_reg_c_2586_c_n_0;
  wire alpha_reg_1_reg_c_2587_c_n_0;
  wire alpha_reg_1_reg_c_2588_c_n_0;
  wire alpha_reg_1_reg_c_2589_c_n_0;
  wire alpha_reg_1_reg_c_2590_c_n_0;
  wire alpha_reg_1_reg_c_2591_c_n_0;
  wire alpha_reg_1_reg_c_2592_c_n_0;
  wire alpha_reg_1_reg_c_2593_c_n_0;
  wire alpha_reg_1_reg_c_2594_c_n_0;
  wire alpha_reg_1_reg_c_2595_c_n_0;
  wire alpha_reg_1_reg_c_2596_c_n_0;
  wire alpha_reg_1_reg_c_2597_c_n_0;
  wire alpha_reg_1_reg_c_2598_c_n_0;
  wire alpha_reg_1_reg_c_2599_c_n_0;
  wire alpha_reg_1_reg_c_2600_c_n_0;
  wire alpha_reg_1_reg_c_2601_c_n_0;
  wire alpha_reg_1_reg_c_2602_c_n_0;
  wire alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c_n_1;
  wire alpha_reg_1_reg_c_2603_c_n_0;
  wire alpha_reg_1_reg_c_2604_c_n_0;
  wire alpha_reg_1_reg_c_2605_c_n_0;
  wire alpha_reg_1_reg_c_2606_c_n_0;
  wire alpha_reg_1_reg_c_2607_c_n_0;
  wire alpha_reg_1_reg_c_2608_c_n_0;
  wire alpha_reg_1_reg_c_2609_c_n_0;
  wire alpha_reg_1_reg_c_2610_c_n_0;
  wire alpha_reg_1_reg_c_2611_c_n_0;
  wire alpha_reg_1_reg_c_2612_c_n_0;
  wire alpha_reg_1_reg_c_2613_c_n_0;
  wire alpha_reg_1_reg_c_2614_c_n_0;
  wire alpha_reg_1_reg_c_2615_c_n_0;
  wire alpha_reg_1_reg_c_2616_c_n_0;
  wire alpha_reg_1_reg_c_2617_c_n_0;
  wire alpha_reg_1_reg_c_2618_c_n_0;
  wire alpha_reg_1_reg_c_2619_c_n_0;
  wire alpha_reg_1_reg_c_2620_c_n_0;
  wire alpha_reg_1_reg_c_2621_c_n_0;
  wire alpha_reg_1_reg_c_2622_c_n_0;
  wire alpha_reg_1_reg_c_2623_c_n_0;
  wire alpha_reg_1_reg_c_2624_c_n_0;
  wire alpha_reg_1_reg_c_2625_c_n_0;
  wire alpha_reg_1_reg_c_2626_c_n_0;
  wire alpha_reg_1_reg_c_2627_c_n_0;
  wire alpha_reg_1_reg_c_2628_c_n_0;
  wire alpha_reg_1_reg_c_2629_c_n_0;
  wire alpha_reg_1_reg_c_2630_c_n_0;
  wire alpha_reg_1_reg_c_2631_c_n_0;
  wire alpha_reg_1_reg_c_2632_c_n_0;
  wire alpha_reg_1_reg_c_2633_c_n_0;
  wire alpha_reg_1_reg_c_2634_c_n_0;
  wire alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c_n_1;
  wire alpha_reg_1_reg_c_2635_c_n_0;
  wire alpha_reg_1_reg_c_2636_c_n_0;
  wire alpha_reg_1_reg_c_2637_c_n_0;
  wire alpha_reg_1_reg_c_2638_c_n_0;
  wire alpha_reg_1_reg_c_2639_c_n_0;
  wire alpha_reg_1_reg_c_2640_c_n_0;
  wire alpha_reg_1_reg_c_2641_c_n_0;
  wire alpha_reg_1_reg_c_2642_c_n_0;
  wire alpha_reg_1_reg_c_2643_c_n_0;
  wire alpha_reg_1_reg_c_2644_c_n_0;
  wire alpha_reg_1_reg_c_2645_c_n_0;
  wire alpha_reg_1_reg_c_2646_c_n_0;
  wire alpha_reg_1_reg_c_2647_c_n_0;
  wire alpha_reg_1_reg_c_2648_c_n_0;
  wire alpha_reg_1_reg_c_2649_c_n_0;
  wire alpha_reg_1_reg_c_2650_c_n_0;
  wire alpha_reg_1_reg_c_2651_c_n_0;
  wire alpha_reg_1_reg_c_2652_c_n_0;
  wire alpha_reg_1_reg_c_2653_c_n_0;
  wire alpha_reg_1_reg_c_2654_c_n_0;
  wire alpha_reg_1_reg_c_2655_c_n_0;
  wire alpha_reg_1_reg_c_2656_c_n_0;
  wire alpha_reg_1_reg_c_2657_c_n_0;
  wire alpha_reg_1_reg_c_2658_c_n_0;
  wire alpha_reg_1_reg_c_2659_c_n_0;
  wire alpha_reg_1_reg_c_2660_c_n_0;
  wire alpha_reg_1_reg_c_2661_c_n_0;
  wire alpha_reg_1_reg_c_2662_c_n_0;
  wire alpha_reg_1_reg_c_2663_c_n_0;
  wire alpha_reg_1_reg_c_2664_c_n_0;
  wire alpha_reg_1_reg_c_2665_c_n_0;
  wire alpha_reg_1_reg_c_2666_c_n_0;
  wire alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c_n_0;
  wire alpha_reg_1_reg_c_2667_c_n_0;
  wire alpha_reg_1_reg_c_2668_c_n_0;
  wire alpha_reg_1_reg_c_2669_c_n_0;
  wire alpha_reg_1_reg_c_2670_c_n_0;
  wire alpha_reg_1_reg_c_2671_c_n_0;
  wire alpha_reg_1_reg_c_2672_c_n_0;
  wire alpha_reg_1_reg_c_2673_c_n_0;
  wire alpha_reg_1_reg_c_2674_c_n_0;
  wire alpha_reg_1_reg_c_2675_c_n_0;
  wire alpha_reg_1_reg_c_2676_c_n_0;
  wire alpha_reg_1_reg_c_2677_c_n_0;
  wire alpha_reg_1_reg_c_2678_c_n_0;
  wire alpha_reg_1_reg_c_2679_c_n_0;
  wire alpha_reg_1_reg_c_2680_c_n_0;
  wire alpha_reg_1_reg_c_2681_c_n_0;
  wire alpha_reg_1_reg_c_2682_c_n_0;
  wire alpha_reg_1_reg_c_2683_c_n_0;
  wire alpha_reg_1_reg_c_2684_c_n_0;
  wire alpha_reg_1_reg_c_2685_c_n_0;
  wire alpha_reg_1_reg_c_2686_c_n_0;
  wire alpha_reg_1_reg_c_2687_c_n_0;
  wire alpha_reg_1_reg_c_2688_c_n_0;
  wire alpha_reg_1_reg_c_2689_c_n_0;
  wire alpha_reg_1_reg_c_2690_c_n_0;
  wire alpha_reg_1_reg_c_2691_c_n_0;
  wire alpha_reg_1_reg_c_2692_c_n_0;
  wire alpha_reg_1_reg_c_2693_c_n_0;
  wire alpha_reg_1_reg_c_2694_c_n_0;
  wire alpha_reg_1_reg_c_2695_c_n_0;
  wire alpha_reg_1_reg_c_2696_c_n_0;
  wire alpha_reg_1_reg_c_2697_c_n_0;
  wire alpha_reg_1_reg_c_2698_c_n_0;
  wire alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c_n_1;
  wire alpha_reg_1_reg_c_2699_c_n_0;
  wire alpha_reg_1_reg_c_2700_c_n_0;
  wire alpha_reg_1_reg_c_2701_c_n_0;
  wire alpha_reg_1_reg_c_2702_c_n_0;
  wire alpha_reg_1_reg_c_2703_c_n_0;
  wire alpha_reg_1_reg_c_2704_c_n_0;
  wire alpha_reg_1_reg_c_2705_c_n_0;
  wire alpha_reg_1_reg_c_2706_c_n_0;
  wire alpha_reg_1_reg_c_2707_c_n_0;
  wire alpha_reg_1_reg_c_2708_c_n_0;
  wire alpha_reg_1_reg_c_2709_c_n_0;
  wire alpha_reg_1_reg_c_2710_c_n_0;
  wire alpha_reg_1_reg_c_2711_c_n_0;
  wire alpha_reg_1_reg_c_2712_c_n_0;
  wire alpha_reg_1_reg_c_2713_c_n_0;
  wire alpha_reg_1_reg_c_2714_c_n_0;
  wire alpha_reg_1_reg_c_2715_c_n_0;
  wire alpha_reg_1_reg_c_2716_c_n_0;
  wire alpha_reg_1_reg_c_2717_c_n_0;
  wire alpha_reg_1_reg_c_2718_c_n_0;
  wire alpha_reg_1_reg_c_2719_c_n_0;
  wire alpha_reg_1_reg_c_2720_c_n_0;
  wire alpha_reg_1_reg_c_2721_c_n_0;
  wire alpha_reg_1_reg_c_2722_c_n_0;
  wire alpha_reg_1_reg_c_2723_c_n_0;
  wire alpha_reg_1_reg_c_2724_c_n_0;
  wire alpha_reg_1_reg_c_2725_c_n_0;
  wire alpha_reg_1_reg_c_2726_c_n_0;
  wire alpha_reg_1_reg_c_2727_c_n_0;
  wire alpha_reg_1_reg_c_2728_c_n_0;
  wire alpha_reg_1_reg_c_2729_c_n_0;
  wire alpha_reg_1_reg_c_2730_c_n_0;
  wire alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c_n_1;
  wire alpha_reg_1_reg_c_2731_c_n_0;
  wire alpha_reg_1_reg_c_2732_c_n_0;
  wire alpha_reg_1_reg_c_2733_c_n_0;
  wire alpha_reg_1_reg_c_2734_c_n_0;
  wire alpha_reg_1_reg_c_2735_c_n_0;
  wire alpha_reg_1_reg_c_2736_c_n_0;
  wire alpha_reg_1_reg_c_2737_c_n_0;
  wire alpha_reg_1_reg_c_2738_c_n_0;
  wire alpha_reg_1_reg_c_2739_c_n_0;
  wire alpha_reg_1_reg_c_2740_c_n_0;
  wire alpha_reg_1_reg_c_2741_c_n_0;
  wire alpha_reg_1_reg_c_2742_c_n_0;
  wire alpha_reg_1_reg_c_2743_c_n_0;
  wire alpha_reg_1_reg_c_2744_c_n_0;
  wire alpha_reg_1_reg_c_2745_c_n_0;
  wire alpha_reg_1_reg_c_2746_c_n_0;
  wire alpha_reg_1_reg_c_2747_c_n_0;
  wire alpha_reg_1_reg_c_2748_c_n_0;
  wire alpha_reg_1_reg_c_2749_c_n_0;
  wire alpha_reg_1_reg_c_2750_c_n_0;
  wire alpha_reg_1_reg_c_2751_c_n_0;
  wire alpha_reg_1_reg_c_2752_c_n_0;
  wire alpha_reg_1_reg_c_2753_c_n_0;
  wire alpha_reg_1_reg_c_2754_c_n_0;
  wire alpha_reg_1_reg_c_2755_c_n_0;
  wire alpha_reg_1_reg_c_2756_c_n_0;
  wire alpha_reg_1_reg_c_2757_c_n_0;
  wire alpha_reg_1_reg_c_2758_c_n_0;
  wire alpha_reg_1_reg_c_2759_c_n_0;
  wire alpha_reg_1_reg_c_2760_c_n_0;
  wire alpha_reg_1_reg_c_2761_c_n_0;
  wire alpha_reg_1_reg_c_2762_c_n_0;
  wire alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c_n_1;
  wire alpha_reg_1_reg_c_2763_c_n_0;
  wire alpha_reg_1_reg_c_2764_c_n_0;
  wire alpha_reg_1_reg_c_2765_c_n_0;
  wire alpha_reg_1_reg_c_2766_c_n_0;
  wire alpha_reg_1_reg_c_2767_c_n_0;
  wire alpha_reg_1_reg_c_2768_c_n_0;
  wire alpha_reg_1_reg_c_2769_c_n_0;
  wire alpha_reg_1_reg_c_2770_c_n_0;
  wire alpha_reg_1_reg_c_2771_c_n_0;
  wire alpha_reg_1_reg_c_2772_c_n_0;
  wire alpha_reg_1_reg_c_2773_c_n_0;
  wire alpha_reg_1_reg_c_2774_c_n_0;
  wire alpha_reg_1_reg_c_2775_c_n_0;
  wire alpha_reg_1_reg_c_2776_c_n_0;
  wire alpha_reg_1_reg_c_2777_c_n_0;
  wire alpha_reg_1_reg_c_2778_c_n_0;
  wire alpha_reg_1_reg_c_2779_c_n_0;
  wire alpha_reg_1_reg_c_2780_c_n_0;
  wire alpha_reg_1_reg_c_2781_c_n_0;
  wire alpha_reg_1_reg_c_2782_c_n_0;
  wire alpha_reg_1_reg_c_2783_c_n_0;
  wire alpha_reg_1_reg_c_2784_c_n_0;
  wire alpha_reg_1_reg_c_2785_c_n_0;
  wire alpha_reg_1_reg_c_2786_c_n_0;
  wire alpha_reg_1_reg_c_2787_c_n_0;
  wire alpha_reg_1_reg_c_2788_c_n_0;
  wire alpha_reg_1_reg_c_2789_c_n_0;
  wire alpha_reg_1_reg_c_2790_c_n_0;
  wire alpha_reg_1_reg_c_2791_c_n_0;
  wire alpha_reg_1_reg_c_2792_c_n_0;
  wire alpha_reg_1_reg_c_2793_c_n_0;
  wire alpha_reg_1_reg_c_2794_c_n_0;
  wire alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c_n_0;
  wire alpha_reg_1_reg_c_2795_c_n_0;
  wire alpha_reg_1_reg_c_2796_c_n_0;
  wire alpha_reg_1_reg_c_2797_c_n_0;
  wire alpha_reg_1_reg_c_2798_c_n_0;
  wire alpha_reg_1_reg_c_2799_c_n_0;
  wire alpha_reg_1_reg_c_2800_c_n_0;
  wire alpha_reg_1_reg_c_2801_c_n_0;
  wire alpha_reg_1_reg_c_2802_c_n_0;
  wire alpha_reg_1_reg_c_2803_c_n_0;
  wire alpha_reg_1_reg_c_2804_c_n_0;
  wire alpha_reg_1_reg_c_2805_c_n_0;
  wire alpha_reg_1_reg_c_2806_c_n_0;
  wire alpha_reg_1_reg_c_2807_c_n_0;
  wire alpha_reg_1_reg_c_2808_c_n_0;
  wire alpha_reg_1_reg_c_2809_c_n_0;
  wire alpha_reg_1_reg_c_2810_c_n_0;
  wire alpha_reg_1_reg_c_2811_c_n_0;
  wire alpha_reg_1_reg_c_2812_c_n_0;
  wire alpha_reg_1_reg_c_2813_c_n_0;
  wire alpha_reg_1_reg_c_2814_c_n_0;
  wire alpha_reg_1_reg_c_2815_c_n_0;
  wire alpha_reg_1_reg_c_2816_c_n_0;
  wire alpha_reg_1_reg_c_2817_c_n_0;
  wire alpha_reg_1_reg_c_2818_c_n_0;
  wire alpha_reg_1_reg_c_2819_c_n_0;
  wire alpha_reg_1_reg_c_2820_c_n_0;
  wire alpha_reg_1_reg_c_2821_c_n_0;
  wire alpha_reg_1_reg_c_2822_c_n_0;
  wire alpha_reg_1_reg_c_2823_c_n_0;
  wire alpha_reg_1_reg_c_2824_c_n_0;
  wire alpha_reg_1_reg_c_2825_c_n_0;
  wire alpha_reg_1_reg_c_2826_c_n_0;
  wire alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c_n_1;
  wire alpha_reg_1_reg_c_2827_c_n_0;
  wire alpha_reg_1_reg_c_2828_c_n_0;
  wire alpha_reg_1_reg_c_2829_c_n_0;
  wire alpha_reg_1_reg_c_2830_c_n_0;
  wire alpha_reg_1_reg_c_2831_c_n_0;
  wire alpha_reg_1_reg_c_2832_c_n_0;
  wire alpha_reg_1_reg_c_2833_c_n_0;
  wire alpha_reg_1_reg_c_2834_c_n_0;
  wire alpha_reg_1_reg_c_2835_c_n_0;
  wire alpha_reg_1_reg_c_2836_c_n_0;
  wire alpha_reg_1_reg_c_2837_c_n_0;
  wire alpha_reg_1_reg_c_2838_c_n_0;
  wire alpha_reg_1_reg_c_2839_c_n_0;
  wire alpha_reg_1_reg_c_2840_c_n_0;
  wire alpha_reg_1_reg_c_2841_c_n_0;
  wire alpha_reg_1_reg_c_2842_c_n_0;
  wire alpha_reg_1_reg_c_2843_c_n_0;
  wire alpha_reg_1_reg_c_2844_c_n_0;
  wire alpha_reg_1_reg_c_2845_c_n_0;
  wire alpha_reg_1_reg_c_2846_c_n_0;
  wire alpha_reg_1_reg_c_2847_c_n_0;
  wire alpha_reg_1_reg_c_2848_c_n_0;
  wire alpha_reg_1_reg_c_2849_c_n_0;
  wire alpha_reg_1_reg_c_2850_c_n_0;
  wire alpha_reg_1_reg_c_2851_c_n_0;
  wire alpha_reg_1_reg_c_2852_c_n_0;
  wire alpha_reg_1_reg_c_2853_c_n_0;
  wire alpha_reg_1_reg_c_2854_c_n_0;
  wire alpha_reg_1_reg_c_2855_c_n_0;
  wire alpha_reg_1_reg_c_2856_c_n_0;
  wire alpha_reg_1_reg_c_2857_c_n_0;
  wire alpha_reg_1_reg_c_2858_c_n_0;
  wire alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c_n_1;
  wire alpha_reg_1_reg_c_2859_c_n_0;
  wire alpha_reg_1_reg_c_2860_c_n_0;
  wire alpha_reg_1_reg_c_2861_c_n_0;
  wire alpha_reg_1_reg_c_2862_c_n_0;
  wire alpha_reg_1_reg_c_2863_c_n_0;
  wire alpha_reg_1_reg_c_2864_c_n_0;
  wire alpha_reg_1_reg_c_2865_c_n_0;
  wire alpha_reg_1_reg_c_2866_c_n_0;
  wire alpha_reg_1_reg_c_2867_c_n_0;
  wire alpha_reg_1_reg_c_2868_c_n_0;
  wire alpha_reg_1_reg_c_2869_c_n_0;
  wire alpha_reg_1_reg_c_2870_c_n_0;
  wire alpha_reg_1_reg_c_2871_c_n_0;
  wire alpha_reg_1_reg_c_2872_c_n_0;
  wire alpha_reg_1_reg_c_2873_c_n_0;
  wire alpha_reg_1_reg_c_2874_c_n_0;
  wire alpha_reg_1_reg_c_2875_c_n_0;
  wire alpha_reg_1_reg_c_2876_c_n_0;
  wire alpha_reg_1_reg_c_2877_c_n_0;
  wire alpha_reg_1_reg_c_2878_c_n_0;
  wire alpha_reg_1_reg_c_2879_c_n_0;
  wire alpha_reg_1_reg_c_2880_c_n_0;
  wire alpha_reg_1_reg_c_2881_c_n_0;
  wire alpha_reg_1_reg_c_2882_c_n_0;
  wire alpha_reg_1_reg_c_2883_c_n_0;
  wire alpha_reg_1_reg_c_2884_c_n_0;
  wire alpha_reg_1_reg_c_2885_c_n_0;
  wire alpha_reg_1_reg_c_2886_c_n_0;
  wire alpha_reg_1_reg_c_2887_c_n_0;
  wire alpha_reg_1_reg_c_2888_c_n_0;
  wire alpha_reg_1_reg_c_2889_c_n_0;
  wire alpha_reg_1_reg_c_2890_c_n_0;
  wire alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c_n_1;
  wire alpha_reg_1_reg_c_2891_c_n_0;
  wire alpha_reg_1_reg_c_2892_c_n_0;
  wire alpha_reg_1_reg_c_2893_c_n_0;
  wire alpha_reg_1_reg_c_2894_c_n_0;
  wire alpha_reg_1_reg_c_2895_c_n_0;
  wire alpha_reg_1_reg_c_2896_c_n_0;
  wire alpha_reg_1_reg_c_2897_c_n_0;
  wire alpha_reg_1_reg_c_2898_c_n_0;
  wire alpha_reg_1_reg_c_2899_c_n_0;
  wire alpha_reg_1_reg_c_2900_c_n_0;
  wire alpha_reg_1_reg_c_2901_c_n_0;
  wire alpha_reg_1_reg_c_2902_c_n_0;
  wire alpha_reg_1_reg_c_2903_c_n_0;
  wire alpha_reg_1_reg_c_2904_c_n_0;
  wire alpha_reg_1_reg_c_2905_c_n_0;
  wire alpha_reg_1_reg_c_2906_c_n_0;
  wire alpha_reg_1_reg_c_2907_c_n_0;
  wire alpha_reg_1_reg_c_2908_c_n_0;
  wire alpha_reg_1_reg_c_2909_c_n_0;
  wire alpha_reg_1_reg_c_2910_c_n_0;
  wire alpha_reg_1_reg_c_2911_c_n_0;
  wire alpha_reg_1_reg_c_2912_c_n_0;
  wire alpha_reg_1_reg_c_2913_c_n_0;
  wire alpha_reg_1_reg_c_2914_c_n_0;
  wire alpha_reg_1_reg_c_2915_c_n_0;
  wire alpha_reg_1_reg_c_2916_c_n_0;
  wire alpha_reg_1_reg_c_2917_c_n_0;
  wire alpha_reg_1_reg_c_2918_c_n_0;
  wire alpha_reg_1_reg_c_2919_c_n_0;
  wire alpha_reg_1_reg_c_2920_c_n_0;
  wire alpha_reg_1_reg_c_2921_c_n_0;
  wire alpha_reg_1_reg_c_2922_c_n_0;
  wire alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c_n_0;
  wire alpha_reg_1_reg_c_2923_c_n_0;
  wire alpha_reg_1_reg_c_2924_c_n_0;
  wire alpha_reg_1_reg_c_2925_c_n_0;
  wire alpha_reg_1_reg_c_2926_c_n_0;
  wire alpha_reg_1_reg_c_2927_c_n_0;
  wire alpha_reg_1_reg_c_2928_c_n_0;
  wire alpha_reg_1_reg_c_2929_c_n_0;
  wire alpha_reg_1_reg_c_2930_c_n_0;
  wire alpha_reg_1_reg_c_2931_c_n_0;
  wire alpha_reg_1_reg_c_2932_c_n_0;
  wire alpha_reg_1_reg_c_2933_c_n_0;
  wire alpha_reg_1_reg_c_2934_c_n_0;
  wire alpha_reg_1_reg_c_2935_c_n_0;
  wire alpha_reg_1_reg_c_2936_c_n_0;
  wire alpha_reg_1_reg_c_2937_c_n_0;
  wire alpha_reg_1_reg_c_2938_c_n_0;
  wire alpha_reg_1_reg_c_2939_c_n_0;
  wire alpha_reg_1_reg_c_2940_c_n_0;
  wire alpha_reg_1_reg_c_2941_c_n_0;
  wire alpha_reg_1_reg_c_2942_c_n_0;
  wire alpha_reg_1_reg_c_2943_c_n_0;
  wire alpha_reg_1_reg_c_2944_c_n_0;
  wire alpha_reg_1_reg_c_2945_c_n_0;
  wire alpha_reg_1_reg_c_2946_c_n_0;
  wire alpha_reg_1_reg_c_2947_c_n_0;
  wire alpha_reg_1_reg_c_2948_c_n_0;
  wire alpha_reg_1_reg_c_2949_c_n_0;
  wire alpha_reg_1_reg_c_2950_c_n_0;
  wire alpha_reg_1_reg_c_2951_c_n_0;
  wire alpha_reg_1_reg_c_2952_c_n_0;
  wire alpha_reg_1_reg_c_2953_c_n_0;
  wire alpha_reg_1_reg_c_2954_c_n_0;
  wire alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c_n_1;
  wire alpha_reg_1_reg_c_2955_c_n_0;
  wire alpha_reg_1_reg_c_2956_c_n_0;
  wire alpha_reg_1_reg_c_2957_c_n_0;
  wire alpha_reg_1_reg_c_2958_c_n_0;
  wire alpha_reg_1_reg_c_2959_c_n_0;
  wire alpha_reg_1_reg_c_2960_c_n_0;
  wire alpha_reg_1_reg_c_2961_c_n_0;
  wire alpha_reg_1_reg_c_2962_c_n_0;
  wire alpha_reg_1_reg_c_2963_c_n_0;
  wire alpha_reg_1_reg_c_2964_c_n_0;
  wire alpha_reg_1_reg_c_2965_c_n_0;
  wire alpha_reg_1_reg_c_2966_c_n_0;
  wire alpha_reg_1_reg_c_2967_c_n_0;
  wire alpha_reg_1_reg_c_2968_c_n_0;
  wire alpha_reg_1_reg_c_2969_c_n_0;
  wire alpha_reg_1_reg_c_2970_c_n_0;
  wire alpha_reg_1_reg_c_2971_c_n_0;
  wire alpha_reg_1_reg_c_2972_c_n_0;
  wire alpha_reg_1_reg_c_2973_c_n_0;
  wire alpha_reg_1_reg_c_2974_c_n_0;
  wire alpha_reg_1_reg_c_2975_c_n_0;
  wire alpha_reg_1_reg_c_2976_c_n_0;
  wire alpha_reg_1_reg_c_2977_c_n_0;
  wire alpha_reg_1_reg_c_2978_c_n_0;
  wire alpha_reg_1_reg_c_2979_c_n_0;
  wire alpha_reg_1_reg_c_2980_c_n_0;
  wire alpha_reg_1_reg_c_2981_c_n_0;
  wire alpha_reg_1_reg_c_2982_c_n_0;
  wire alpha_reg_1_reg_c_2983_c_n_0;
  wire alpha_reg_1_reg_c_2984_c_n_0;
  wire alpha_reg_1_reg_c_2985_c_n_0;
  wire alpha_reg_1_reg_c_2986_c_n_0;
  wire alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c_n_1;
  wire alpha_reg_1_reg_c_2987_c_n_0;
  wire alpha_reg_1_reg_c_2988_c_n_0;
  wire alpha_reg_1_reg_c_2989_c_n_0;
  wire alpha_reg_1_reg_c_2990_c_n_0;
  wire alpha_reg_1_reg_c_2991_c_n_0;
  wire alpha_reg_1_reg_c_2992_c_n_0;
  wire alpha_reg_1_reg_c_2993_c_n_0;
  wire alpha_reg_1_reg_c_2994_c_n_0;
  wire alpha_reg_1_reg_c_2995_c_n_0;
  wire alpha_reg_1_reg_c_2996_c_n_0;
  wire alpha_reg_1_reg_c_2997_c_n_0;
  wire alpha_reg_1_reg_c_2998_c_n_0;
  wire alpha_reg_1_reg_c_2999_c_n_0;
  wire alpha_reg_1_reg_c_3000_c_n_0;
  wire alpha_reg_1_reg_c_3001_c_n_0;
  wire alpha_reg_1_reg_c_3002_c_n_0;
  wire alpha_reg_1_reg_c_3003_c_n_0;
  wire alpha_reg_1_reg_c_3004_c_n_0;
  wire alpha_reg_1_reg_c_3005_c_n_0;
  wire alpha_reg_1_reg_c_3006_c_n_0;
  wire alpha_reg_1_reg_c_3007_c_n_0;
  wire alpha_reg_1_reg_c_3008_c_n_0;
  wire alpha_reg_1_reg_c_3009_c_n_0;
  wire alpha_reg_1_reg_c_3010_c_n_0;
  wire alpha_reg_1_reg_c_3011_c_n_0;
  wire alpha_reg_1_reg_c_3012_c_n_0;
  wire alpha_reg_1_reg_c_3013_c_n_0;
  wire alpha_reg_1_reg_c_3014_c_n_0;
  wire alpha_reg_1_reg_c_3015_c_n_0;
  wire alpha_reg_1_reg_c_3016_c_n_0;
  wire alpha_reg_1_reg_c_3017_c_n_0;
  wire alpha_reg_1_reg_c_3018_c_n_0;
  wire alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c_n_1;
  wire alpha_reg_1_reg_c_3019_c_n_0;
  wire alpha_reg_1_reg_c_3020_c_n_0;
  wire alpha_reg_1_reg_c_3021_c_n_0;
  wire alpha_reg_1_reg_c_3022_c_n_0;
  wire alpha_reg_1_reg_c_3023_c_n_0;
  wire alpha_reg_1_reg_c_3024_c_n_0;
  wire alpha_reg_1_reg_c_3025_c_n_0;
  wire alpha_reg_1_reg_c_3026_c_n_0;
  wire alpha_reg_1_reg_c_3027_c_n_0;
  wire alpha_reg_1_reg_c_3028_c_n_0;
  wire alpha_reg_1_reg_c_3029_c_n_0;
  wire alpha_reg_1_reg_c_3030_c_n_0;
  wire alpha_reg_1_reg_c_3031_c_n_0;
  wire alpha_reg_1_reg_c_3032_c_n_0;
  wire alpha_reg_1_reg_c_3033_c_n_0;
  wire alpha_reg_1_reg_c_3034_c_n_0;
  wire alpha_reg_1_reg_c_3035_c_n_0;
  wire alpha_reg_1_reg_c_3036_c_n_0;
  wire alpha_reg_1_reg_c_3037_c_n_0;
  wire alpha_reg_1_reg_c_3038_c_n_0;
  wire alpha_reg_1_reg_c_3039_c_n_0;
  wire alpha_reg_1_reg_c_3040_c_n_0;
  wire alpha_reg_1_reg_c_3041_c_n_0;
  wire alpha_reg_1_reg_c_3042_c_n_0;
  wire alpha_reg_1_reg_c_3043_c_n_0;
  wire alpha_reg_1_reg_c_3044_c_n_0;
  wire alpha_reg_1_reg_c_3045_c_n_0;
  wire alpha_reg_1_reg_c_3046_c_n_0;
  wire alpha_reg_1_reg_c_3047_c_n_0;
  wire alpha_reg_1_reg_c_3048_c_n_0;
  wire alpha_reg_1_reg_c_3049_c_n_0;
  wire alpha_reg_1_reg_c_3050_c_n_0;
  wire alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c_n_0;
  wire alpha_reg_1_reg_c_3051_c_n_0;
  wire alpha_reg_1_reg_c_3052_c_n_0;
  wire alpha_reg_1_reg_c_3053_c_n_0;
  wire alpha_reg_1_reg_c_3054_c_n_0;
  wire alpha_reg_1_reg_c_3055_c_n_0;
  wire alpha_reg_1_reg_c_3056_c_n_0;
  wire alpha_reg_1_reg_c_3057_c_n_0;
  wire alpha_reg_1_reg_c_3058_c_n_0;
  wire alpha_reg_1_reg_c_3059_c_n_0;
  wire alpha_reg_1_reg_c_3060_c_n_0;
  wire alpha_reg_1_reg_c_3061_c_n_0;
  wire alpha_reg_1_reg_c_3062_c_n_0;
  wire alpha_reg_1_reg_c_3063_c_n_0;
  wire alpha_reg_1_reg_c_3064_c_n_0;
  wire alpha_reg_1_reg_c_3065_c_n_0;
  wire alpha_reg_1_reg_c_3066_c_n_0;
  wire alpha_reg_1_reg_c_3067_c_n_0;
  wire alpha_reg_1_reg_c_3068_c_n_0;
  wire alpha_reg_1_reg_c_3069_c_n_0;
  wire alpha_reg_1_reg_c_3070_c_n_0;
  wire alpha_reg_1_reg_c_3071_c_n_0;
  wire alpha_reg_1_reg_c_3072_c_n_0;
  wire alpha_reg_1_reg_c_3073_c_n_0;
  wire alpha_reg_1_reg_c_3074_c_n_0;
  wire alpha_reg_1_reg_c_3075_c_n_0;
  wire alpha_reg_1_reg_c_3076_c_n_0;
  wire alpha_reg_1_reg_c_3077_c_n_0;
  wire alpha_reg_1_reg_c_3078_c_n_0;
  wire alpha_reg_1_reg_c_3079_c_n_0;
  wire alpha_reg_1_reg_c_3080_c_n_0;
  wire alpha_reg_1_reg_c_3081_c_n_0;
  wire alpha_reg_1_reg_c_3082_c_n_0;
  wire alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c_n_1;
  wire alpha_reg_1_reg_c_3083_c_n_0;
  wire alpha_reg_1_reg_c_3084_c_n_0;
  wire alpha_reg_1_reg_c_3085_c_n_0;
  wire alpha_reg_1_reg_c_3086_c_n_0;
  wire alpha_reg_1_reg_c_3087_c_n_0;
  wire alpha_reg_1_reg_c_3088_c_n_0;
  wire alpha_reg_1_reg_c_3089_c_n_0;
  wire alpha_reg_1_reg_c_3090_c_n_0;
  wire alpha_reg_1_reg_c_3091_c_n_0;
  wire alpha_reg_1_reg_c_3092_c_n_0;
  wire alpha_reg_1_reg_c_3093_c_n_0;
  wire alpha_reg_1_reg_c_3094_c_n_0;
  wire alpha_reg_1_reg_c_3095_c_n_0;
  wire alpha_reg_1_reg_c_3096_c_n_0;
  wire alpha_reg_1_reg_c_3097_c_n_0;
  wire alpha_reg_1_reg_c_3098_c_n_0;
  wire alpha_reg_1_reg_c_3099_c_n_0;
  wire alpha_reg_1_reg_c_3100_c_n_0;
  wire alpha_reg_1_reg_c_3101_c_n_0;
  wire alpha_reg_1_reg_c_3102_c_n_0;
  wire alpha_reg_1_reg_c_3103_c_n_0;
  wire alpha_reg_1_reg_c_3104_c_n_0;
  wire alpha_reg_1_reg_c_3105_c_n_0;
  wire alpha_reg_1_reg_c_3106_c_n_0;
  wire alpha_reg_1_reg_c_3107_c_n_0;
  wire alpha_reg_1_reg_c_3108_c_n_0;
  wire alpha_reg_1_reg_c_3109_c_n_0;
  wire alpha_reg_1_reg_c_3110_c_n_0;
  wire alpha_reg_1_reg_c_3111_c_n_0;
  wire alpha_reg_1_reg_c_3112_c_n_0;
  wire alpha_reg_1_reg_c_3113_c_n_0;
  wire alpha_reg_1_reg_c_3114_c_n_0;
  wire alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c_n_1;
  wire alpha_reg_1_reg_c_3115_c_n_0;
  wire alpha_reg_1_reg_c_3116_c_n_0;
  wire alpha_reg_1_reg_c_3117_c_n_0;
  wire alpha_reg_1_reg_c_3118_c_n_0;
  wire alpha_reg_1_reg_c_3119_c_n_0;
  wire alpha_reg_1_reg_c_3120_c_n_0;
  wire alpha_reg_1_reg_c_3121_c_n_0;
  wire alpha_reg_1_reg_c_3122_c_n_0;
  wire alpha_reg_1_reg_c_3123_c_n_0;
  wire alpha_reg_1_reg_c_3124_c_n_0;
  wire alpha_reg_1_reg_c_3125_c_n_0;
  wire alpha_reg_1_reg_c_3126_c_n_0;
  wire alpha_reg_1_reg_c_3127_c_n_0;
  wire alpha_reg_1_reg_c_3128_c_n_0;
  wire alpha_reg_1_reg_c_3129_c_n_0;
  wire alpha_reg_1_reg_c_3130_c_n_0;
  wire alpha_reg_1_reg_c_3131_c_n_0;
  wire alpha_reg_1_reg_c_3132_c_n_0;
  wire alpha_reg_1_reg_c_3133_c_n_0;
  wire alpha_reg_1_reg_c_3134_c_n_0;
  wire alpha_reg_1_reg_c_3135_c_n_0;
  wire alpha_reg_1_reg_c_3136_c_n_0;
  wire alpha_reg_1_reg_c_3137_c_n_0;
  wire alpha_reg_1_reg_c_3138_c_n_0;
  wire alpha_reg_1_reg_c_3139_c_n_0;
  wire alpha_reg_1_reg_c_3140_c_n_0;
  wire alpha_reg_1_reg_c_3141_c_n_0;
  wire alpha_reg_1_reg_c_3142_c_n_0;
  wire alpha_reg_1_reg_c_3143_c_n_0;
  wire alpha_reg_1_reg_c_3144_c_n_0;
  wire alpha_reg_1_reg_c_3145_c_n_0;
  wire alpha_reg_1_reg_c_3146_c_n_0;
  wire alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c_n_1;
  wire alpha_reg_1_reg_c_3147_c_n_0;
  wire alpha_reg_1_reg_c_3148_c_n_0;
  wire alpha_reg_1_reg_c_3149_c_n_0;
  wire alpha_reg_1_reg_c_3150_c_n_0;
  wire alpha_reg_1_reg_c_3151_c_n_0;
  wire alpha_reg_1_reg_c_3152_c_n_0;
  wire alpha_reg_1_reg_c_3153_c_n_0;
  wire alpha_reg_1_reg_c_3154_c_n_0;
  wire alpha_reg_1_reg_c_3155_c_n_0;
  wire alpha_reg_1_reg_c_3156_c_n_0;
  wire alpha_reg_1_reg_c_3157_c_n_0;
  wire alpha_reg_1_reg_c_3158_c_n_0;
  wire alpha_reg_1_reg_c_3159_c_n_0;
  wire alpha_reg_1_reg_c_3160_c_n_0;
  wire alpha_reg_1_reg_c_3161_c_n_0;
  wire alpha_reg_1_reg_c_3162_c_n_0;
  wire alpha_reg_1_reg_c_3163_c_n_0;
  wire alpha_reg_1_reg_c_3164_c_n_0;
  wire alpha_reg_1_reg_c_3165_c_n_0;
  wire alpha_reg_1_reg_c_3166_c_n_0;
  wire alpha_reg_1_reg_c_3167_c_n_0;
  wire alpha_reg_1_reg_c_3168_c_n_0;
  wire alpha_reg_1_reg_c_3169_c_n_0;
  wire alpha_reg_1_reg_c_3170_c_n_0;
  wire alpha_reg_1_reg_c_3171_c_n_0;
  wire alpha_reg_1_reg_c_3172_c_n_0;
  wire alpha_reg_1_reg_c_3173_c_n_0;
  wire alpha_reg_1_reg_c_3174_c_n_0;
  wire alpha_reg_1_reg_c_3175_c_n_0;
  wire alpha_reg_1_reg_c_3176_c_n_0;
  wire alpha_reg_1_reg_c_3177_c_n_0;
  wire alpha_reg_1_reg_c_3178_c_n_0;
  wire alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c_n_0;
  wire alpha_reg_1_reg_c_3179_c_n_0;
  wire alpha_reg_1_reg_c_3180_c_n_0;
  wire alpha_reg_1_reg_c_3181_c_n_0;
  wire alpha_reg_1_reg_c_3182_c_n_0;
  wire alpha_reg_1_reg_c_3183_c_n_0;
  wire alpha_reg_1_reg_c_3184_c_n_0;
  wire alpha_reg_1_reg_c_3185_c_n_0;
  wire alpha_reg_1_reg_c_3186_c_n_0;
  wire alpha_reg_1_reg_c_3187_c_n_0;
  wire alpha_reg_1_reg_c_3188_c_n_0;
  wire alpha_reg_1_reg_c_3189_c_n_0;
  wire alpha_reg_1_reg_c_3190_c_n_0;
  wire alpha_reg_1_reg_c_3191_c_n_0;
  wire alpha_reg_1_reg_c_3192_c_n_0;
  wire alpha_reg_1_reg_c_3193_c_n_0;
  wire alpha_reg_1_reg_c_3194_c_n_0;
  wire alpha_reg_1_reg_c_3195_c_n_0;
  wire alpha_reg_1_reg_c_3196_c_n_0;
  wire alpha_reg_1_reg_c_3197_c_n_0;
  wire alpha_reg_1_reg_c_3198_c_n_0;
  wire alpha_reg_1_reg_c_3199_c_n_0;
  wire alpha_reg_1_reg_c_3200_c_n_0;
  wire alpha_reg_1_reg_c_3201_c_n_0;
  wire alpha_reg_1_reg_c_3202_c_n_0;
  wire alpha_reg_1_reg_c_3203_c_n_0;
  wire alpha_reg_1_reg_c_3204_c_n_0;
  wire alpha_reg_1_reg_c_3205_c_n_0;
  wire alpha_reg_1_reg_c_3206_c_n_0;
  wire alpha_reg_1_reg_c_3207_c_n_0;
  wire alpha_reg_1_reg_c_3208_c_n_0;
  wire alpha_reg_1_reg_c_3209_c_n_0;
  wire alpha_reg_1_reg_c_3210_c_n_0;
  wire alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c_n_1;
  wire alpha_reg_1_reg_c_3211_c_n_0;
  wire alpha_reg_1_reg_c_3212_c_n_0;
  wire alpha_reg_1_reg_c_3213_c_n_0;
  wire alpha_reg_1_reg_c_3214_c_n_0;
  wire alpha_reg_1_reg_c_3215_c_n_0;
  wire alpha_reg_1_reg_c_3216_c_n_0;
  wire alpha_reg_1_reg_c_3217_c_n_0;
  wire alpha_reg_1_reg_c_3218_c_n_0;
  wire alpha_reg_1_reg_c_3219_c_n_0;
  wire alpha_reg_1_reg_c_3220_c_n_0;
  wire alpha_reg_1_reg_c_3221_c_n_0;
  wire alpha_reg_1_reg_c_3222_c_n_0;
  wire alpha_reg_1_reg_c_3223_c_n_0;
  wire alpha_reg_1_reg_c_3224_c_n_0;
  wire alpha_reg_1_reg_c_3225_c_n_0;
  wire alpha_reg_1_reg_c_3226_c_n_0;
  wire alpha_reg_1_reg_c_3227_c_n_0;
  wire alpha_reg_1_reg_c_3228_c_n_0;
  wire alpha_reg_1_reg_c_3229_c_n_0;
  wire alpha_reg_1_reg_c_3230_c_n_0;
  wire alpha_reg_1_reg_c_3231_c_n_0;
  wire alpha_reg_1_reg_c_3232_c_n_0;
  wire alpha_reg_1_reg_c_3233_c_n_0;
  wire alpha_reg_1_reg_c_3234_c_n_0;
  wire alpha_reg_1_reg_c_3235_c_n_0;
  wire alpha_reg_1_reg_c_3236_c_n_0;
  wire alpha_reg_1_reg_c_3237_c_n_0;
  wire alpha_reg_1_reg_c_3238_c_n_0;
  wire alpha_reg_1_reg_c_3239_c_n_0;
  wire alpha_reg_1_reg_c_3240_c_n_0;
  wire alpha_reg_1_reg_c_3241_c_n_0;
  wire alpha_reg_1_reg_c_3242_c_n_0;
  wire alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c_n_1;
  wire alpha_reg_1_reg_c_3243_c_n_0;
  wire alpha_reg_1_reg_c_3244_c_n_0;
  wire alpha_reg_1_reg_c_3245_c_n_0;
  wire alpha_reg_1_reg_c_3246_c_n_0;
  wire alpha_reg_1_reg_c_3247_c_n_0;
  wire alpha_reg_1_reg_c_3248_c_n_0;
  wire alpha_reg_1_reg_c_3249_c_n_0;
  wire alpha_reg_1_reg_c_3250_c_n_0;
  wire alpha_reg_1_reg_c_3251_c_n_0;
  wire alpha_reg_1_reg_c_3252_c_n_0;
  wire alpha_reg_1_reg_c_3253_c_n_0;
  wire alpha_reg_1_reg_c_3254_c_n_0;
  wire alpha_reg_1_reg_c_3255_c_n_0;
  wire alpha_reg_1_reg_c_3256_c_n_0;
  wire alpha_reg_1_reg_c_3257_c_n_0;
  wire alpha_reg_1_reg_c_3258_c_n_0;
  wire alpha_reg_1_reg_c_3259_c_n_0;
  wire alpha_reg_1_reg_c_3260_c_n_0;
  wire alpha_reg_1_reg_c_3261_c_n_0;
  wire alpha_reg_1_reg_c_3262_c_n_0;
  wire alpha_reg_1_reg_c_3263_c_n_0;
  wire alpha_reg_1_reg_c_3264_c_n_0;
  wire alpha_reg_1_reg_c_3265_c_n_0;
  wire alpha_reg_1_reg_c_3266_c_n_0;
  wire alpha_reg_1_reg_c_3267_c_n_0;
  wire alpha_reg_1_reg_c_3268_c_n_0;
  wire alpha_reg_1_reg_c_3269_c_n_0;
  wire alpha_reg_1_reg_c_3270_c_n_0;
  wire alpha_reg_1_reg_c_3271_c_n_0;
  wire alpha_reg_1_reg_c_3272_c_n_0;
  wire alpha_reg_1_reg_c_3273_c_n_0;
  wire alpha_reg_1_reg_c_3274_c_n_0;
  wire alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c_n_1;
  wire alpha_reg_1_reg_c_3275_c_n_0;
  wire alpha_reg_1_reg_c_3276_c_n_0;
  wire alpha_reg_1_reg_c_3277_c_n_0;
  wire alpha_reg_1_reg_c_3278_c_n_0;
  wire alpha_reg_1_reg_c_3279_c_n_0;
  wire alpha_reg_1_reg_c_3280_c_n_0;
  wire alpha_reg_1_reg_c_3281_c_n_0;
  wire alpha_reg_1_reg_c_3282_c_n_0;
  wire alpha_reg_1_reg_c_3283_c_n_0;
  wire alpha_reg_1_reg_c_3284_c_n_0;
  wire alpha_reg_1_reg_c_3285_c_n_0;
  wire alpha_reg_1_reg_c_3286_c_n_0;
  wire alpha_reg_1_reg_c_3287_c_n_0;
  wire alpha_reg_1_reg_c_3288_c_n_0;
  wire alpha_reg_1_reg_c_3289_c_n_0;
  wire alpha_reg_1_reg_c_3290_c_n_0;
  wire alpha_reg_1_reg_c_3291_c_n_0;
  wire alpha_reg_1_reg_c_3292_c_n_0;
  wire alpha_reg_1_reg_c_3293_c_n_0;
  wire alpha_reg_1_reg_c_3294_c_n_0;
  wire alpha_reg_1_reg_c_3295_c_n_0;
  wire alpha_reg_1_reg_c_3296_c_n_0;
  wire alpha_reg_1_reg_c_3297_c_n_0;
  wire alpha_reg_1_reg_c_3298_c_n_0;
  wire alpha_reg_1_reg_c_3299_c_n_0;
  wire alpha_reg_1_reg_c_3300_c_n_0;
  wire alpha_reg_1_reg_c_3301_c_n_0;
  wire alpha_reg_1_reg_c_3302_c_n_0;
  wire alpha_reg_1_reg_c_3303_c_n_0;
  wire alpha_reg_1_reg_c_3304_c_n_0;
  wire alpha_reg_1_reg_c_3305_c_n_0;
  wire alpha_reg_1_reg_c_3306_c_n_0;
  wire alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c_n_0;
  wire alpha_reg_1_reg_c_3307_c_n_0;
  wire alpha_reg_1_reg_c_3308_c_n_0;
  wire alpha_reg_1_reg_c_3309_c_n_0;
  wire alpha_reg_1_reg_c_3310_c_n_0;
  wire alpha_reg_1_reg_c_3311_c_n_0;
  wire alpha_reg_1_reg_c_3312_c_n_0;
  wire alpha_reg_1_reg_c_3313_c_n_0;
  wire alpha_reg_1_reg_c_3314_c_n_0;
  wire alpha_reg_1_reg_c_3315_c_n_0;
  wire alpha_reg_1_reg_c_3316_c_n_0;
  wire alpha_reg_1_reg_c_3317_c_n_0;
  wire alpha_reg_1_reg_c_3318_c_n_0;
  wire alpha_reg_1_reg_c_3319_c_n_0;
  wire alpha_reg_1_reg_c_3320_c_n_0;
  wire alpha_reg_1_reg_c_3321_c_n_0;
  wire alpha_reg_1_reg_c_3322_c_n_0;
  wire alpha_reg_1_reg_c_3323_c_n_0;
  wire alpha_reg_1_reg_c_3324_c_n_0;
  wire alpha_reg_1_reg_c_3325_c_n_0;
  wire alpha_reg_1_reg_c_3326_c_n_0;
  wire alpha_reg_1_reg_c_3327_c_n_0;
  wire alpha_reg_1_reg_c_3328_c_n_0;
  wire alpha_reg_1_reg_c_3329_c_n_0;
  wire alpha_reg_1_reg_c_3330_c_n_0;
  wire alpha_reg_1_reg_c_3331_c_n_0;
  wire alpha_reg_1_reg_c_3332_c_n_0;
  wire alpha_reg_1_reg_c_3333_c_n_0;
  wire alpha_reg_1_reg_c_3334_c_n_0;
  wire alpha_reg_1_reg_c_3335_c_n_0;
  wire alpha_reg_1_reg_c_3336_c_n_0;
  wire alpha_reg_1_reg_c_3337_c_n_0;
  wire alpha_reg_1_reg_c_3338_c_n_0;
  wire alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c_n_1;
  wire alpha_reg_1_reg_c_3339_c_n_0;
  wire alpha_reg_1_reg_c_3340_c_n_0;
  wire alpha_reg_1_reg_c_3341_c_n_0;
  wire alpha_reg_1_reg_c_3342_c_n_0;
  wire alpha_reg_1_reg_c_3343_c_n_0;
  wire alpha_reg_1_reg_c_3344_c_n_0;
  wire alpha_reg_1_reg_c_3345_c_n_0;
  wire alpha_reg_1_reg_c_3346_c_n_0;
  wire alpha_reg_1_reg_c_3347_c_n_0;
  wire alpha_reg_1_reg_c_3348_c_n_0;
  wire alpha_reg_1_reg_c_3349_c_n_0;
  wire alpha_reg_1_reg_c_3350_c_n_0;
  wire alpha_reg_1_reg_c_3351_c_n_0;
  wire alpha_reg_1_reg_c_3352_c_n_0;
  wire alpha_reg_1_reg_c_3353_c_n_0;
  wire alpha_reg_1_reg_c_3354_c_n_0;
  wire alpha_reg_1_reg_c_3355_c_n_0;
  wire alpha_reg_1_reg_c_3356_c_n_0;
  wire alpha_reg_1_reg_c_3357_c_n_0;
  wire alpha_reg_1_reg_c_3358_c_n_0;
  wire alpha_reg_1_reg_c_3359_c_n_0;
  wire alpha_reg_1_reg_c_3360_c_n_0;
  wire alpha_reg_1_reg_c_3361_c_n_0;
  wire alpha_reg_1_reg_c_3362_c_n_0;
  wire alpha_reg_1_reg_c_3363_c_n_0;
  wire alpha_reg_1_reg_c_3364_c_n_0;
  wire alpha_reg_1_reg_c_3365_c_n_0;
  wire alpha_reg_1_reg_c_3366_c_n_0;
  wire alpha_reg_1_reg_c_3367_c_n_0;
  wire alpha_reg_1_reg_c_3368_c_n_0;
  wire alpha_reg_1_reg_c_3369_c_n_0;
  wire alpha_reg_1_reg_c_3370_c_n_0;
  wire alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c_n_1;
  wire alpha_reg_1_reg_c_3371_c_n_0;
  wire alpha_reg_1_reg_c_3372_c_n_0;
  wire alpha_reg_1_reg_c_3373_c_n_0;
  wire alpha_reg_1_reg_c_3374_c_n_0;
  wire alpha_reg_1_reg_c_3375_c_n_0;
  wire alpha_reg_1_reg_c_3376_c_n_0;
  wire alpha_reg_1_reg_c_3377_c_n_0;
  wire alpha_reg_1_reg_c_3378_c_n_0;
  wire alpha_reg_1_reg_c_3379_c_n_0;
  wire alpha_reg_1_reg_c_3380_c_n_0;
  wire alpha_reg_1_reg_c_3381_c_n_0;
  wire alpha_reg_1_reg_c_3382_c_n_0;
  wire alpha_reg_1_reg_c_3383_c_n_0;
  wire alpha_reg_1_reg_c_3384_c_n_0;
  wire alpha_reg_1_reg_c_3385_c_n_0;
  wire alpha_reg_1_reg_c_3386_c_n_0;
  wire alpha_reg_1_reg_c_3387_c_n_0;
  wire alpha_reg_1_reg_c_3388_c_n_0;
  wire alpha_reg_1_reg_c_3389_c_n_0;
  wire alpha_reg_1_reg_c_3390_c_n_0;
  wire alpha_reg_1_reg_c_3391_c_n_0;
  wire alpha_reg_1_reg_c_3392_c_n_0;
  wire alpha_reg_1_reg_c_3393_c_n_0;
  wire alpha_reg_1_reg_c_3394_c_n_0;
  wire alpha_reg_1_reg_c_3395_c_n_0;
  wire alpha_reg_1_reg_c_3396_c_n_0;
  wire alpha_reg_1_reg_c_3397_c_n_0;
  wire alpha_reg_1_reg_c_3398_c_n_0;
  wire alpha_reg_1_reg_c_3399_c_n_0;
  wire alpha_reg_1_reg_c_3400_c_n_0;
  wire alpha_reg_1_reg_c_3401_c_n_0;
  wire alpha_reg_1_reg_c_3402_c_n_0;
  wire alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c_n_1;
  wire alpha_reg_1_reg_c_3403_c_n_0;
  wire alpha_reg_1_reg_c_3404_c_n_0;
  wire alpha_reg_1_reg_c_3405_c_n_0;
  wire alpha_reg_1_reg_c_3406_c_n_0;
  wire alpha_reg_1_reg_c_3407_c_n_0;
  wire alpha_reg_1_reg_c_3408_c_n_0;
  wire alpha_reg_1_reg_c_3409_c_n_0;
  wire alpha_reg_1_reg_c_3410_c_n_0;
  wire alpha_reg_1_reg_c_3411_c_n_0;
  wire alpha_reg_1_reg_c_3412_c_n_0;
  wire alpha_reg_1_reg_c_3413_c_n_0;
  wire alpha_reg_1_reg_c_3414_c_n_0;
  wire alpha_reg_1_reg_c_3415_c_n_0;
  wire alpha_reg_1_reg_c_3416_c_n_0;
  wire alpha_reg_1_reg_c_3417_c_n_0;
  wire alpha_reg_1_reg_c_3418_c_n_0;
  wire alpha_reg_1_reg_c_3419_c_n_0;
  wire alpha_reg_1_reg_c_3420_c_n_0;
  wire alpha_reg_1_reg_c_3421_c_n_0;
  wire alpha_reg_1_reg_c_3422_c_n_0;
  wire alpha_reg_1_reg_c_3423_c_n_0;
  wire alpha_reg_1_reg_c_3424_c_n_0;
  wire alpha_reg_1_reg_c_3425_c_n_0;
  wire alpha_reg_1_reg_c_3426_c_n_0;
  wire alpha_reg_1_reg_c_3427_c_n_0;
  wire alpha_reg_1_reg_c_3428_c_n_0;
  wire alpha_reg_1_reg_c_3429_c_n_0;
  wire alpha_reg_1_reg_c_3430_c_n_0;
  wire alpha_reg_1_reg_c_3431_c_n_0;
  wire alpha_reg_1_reg_c_3432_c_n_0;
  wire alpha_reg_1_reg_c_3433_c_n_0;
  wire alpha_reg_1_reg_c_3434_c_n_0;
  wire alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c_n_0;
  wire alpha_reg_1_reg_c_3435_c_n_0;
  wire alpha_reg_1_reg_c_3436_c_n_0;
  wire alpha_reg_1_reg_c_3437_c_n_0;
  wire alpha_reg_1_reg_c_3438_c_n_0;
  wire alpha_reg_1_reg_c_3439_c_n_0;
  wire alpha_reg_1_reg_c_3440_c_n_0;
  wire alpha_reg_1_reg_c_3441_c_n_0;
  wire alpha_reg_1_reg_c_3442_c_n_0;
  wire alpha_reg_1_reg_c_3443_c_n_0;
  wire alpha_reg_1_reg_c_3444_c_n_0;
  wire alpha_reg_1_reg_c_3445_c_n_0;
  wire alpha_reg_1_reg_c_3446_c_n_0;
  wire alpha_reg_1_reg_c_3447_c_n_0;
  wire alpha_reg_1_reg_c_3448_c_n_0;
  wire alpha_reg_1_reg_c_3449_c_n_0;
  wire alpha_reg_1_reg_c_3450_c_n_0;
  wire alpha_reg_1_reg_c_3451_c_n_0;
  wire alpha_reg_1_reg_c_3452_c_n_0;
  wire alpha_reg_1_reg_c_3453_c_n_0;
  wire alpha_reg_1_reg_c_3454_c_n_0;
  wire alpha_reg_1_reg_c_3455_c_n_0;
  wire alpha_reg_1_reg_c_3456_c_n_0;
  wire alpha_reg_1_reg_c_3457_c_n_0;
  wire alpha_reg_1_reg_c_3458_c_n_0;
  wire alpha_reg_1_reg_c_3459_c_n_0;
  wire alpha_reg_1_reg_c_3460_c_n_0;
  wire alpha_reg_1_reg_c_3461_c_n_0;
  wire alpha_reg_1_reg_c_3462_c_n_0;
  wire alpha_reg_1_reg_c_3463_c_n_0;
  wire alpha_reg_1_reg_c_3464_c_n_0;
  wire alpha_reg_1_reg_c_3465_c_n_0;
  wire alpha_reg_1_reg_c_3466_c_n_0;
  wire alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c_n_1;
  wire alpha_reg_1_reg_c_3467_c_n_0;
  wire alpha_reg_1_reg_c_3468_c_n_0;
  wire alpha_reg_1_reg_c_3469_c_n_0;
  wire alpha_reg_1_reg_c_3470_c_n_0;
  wire alpha_reg_1_reg_c_3471_c_n_0;
  wire alpha_reg_1_reg_c_3472_c_n_0;
  wire alpha_reg_1_reg_c_3473_c_n_0;
  wire alpha_reg_1_reg_c_3474_c_n_0;
  wire alpha_reg_1_reg_c_3475_c_n_0;
  wire alpha_reg_1_reg_c_3476_c_n_0;
  wire alpha_reg_1_reg_c_3477_c_n_0;
  wire alpha_reg_1_reg_c_3478_c_n_0;
  wire alpha_reg_1_reg_c_3479_c_n_0;
  wire alpha_reg_1_reg_c_3480_c_n_0;
  wire alpha_reg_1_reg_c_3481_c_n_0;
  wire alpha_reg_1_reg_c_3482_c_n_0;
  wire alpha_reg_1_reg_c_3483_c_n_0;
  wire alpha_reg_1_reg_c_3484_c_n_0;
  wire alpha_reg_1_reg_c_3485_c_n_0;
  wire alpha_reg_1_reg_c_3486_c_n_0;
  wire alpha_reg_1_reg_c_3487_c_n_0;
  wire alpha_reg_1_reg_c_3488_c_n_0;
  wire alpha_reg_1_reg_c_3489_c_n_0;
  wire alpha_reg_1_reg_c_3490_c_n_0;
  wire alpha_reg_1_reg_c_3491_c_n_0;
  wire alpha_reg_1_reg_c_3492_c_n_0;
  wire alpha_reg_1_reg_c_3493_c_n_0;
  wire alpha_reg_1_reg_c_3494_c_n_0;
  wire alpha_reg_1_reg_c_3495_c_n_0;
  wire alpha_reg_1_reg_c_3496_c_n_0;
  wire alpha_reg_1_reg_c_3497_c_n_0;
  wire alpha_reg_1_reg_c_3498_c_n_0;
  wire alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c_n_1;
  wire alpha_reg_1_reg_c_3499_c_n_0;
  wire alpha_reg_1_reg_c_3500_c_n_0;
  wire alpha_reg_1_reg_c_3501_c_n_0;
  wire alpha_reg_1_reg_c_3502_c_n_0;
  wire alpha_reg_1_reg_c_3503_c_n_0;
  wire alpha_reg_1_reg_c_3504_c_n_0;
  wire alpha_reg_1_reg_c_3505_c_n_0;
  wire alpha_reg_1_reg_c_3506_c_n_0;
  wire alpha_reg_1_reg_c_3507_c_n_0;
  wire alpha_reg_1_reg_c_3508_c_n_0;
  wire alpha_reg_1_reg_c_3509_c_n_0;
  wire alpha_reg_1_reg_c_3510_c_n_0;
  wire alpha_reg_1_reg_c_3511_c_n_0;
  wire alpha_reg_1_reg_c_3512_c_n_0;
  wire alpha_reg_1_reg_c_3513_c_n_0;
  wire alpha_reg_1_reg_c_3514_c_n_0;
  wire alpha_reg_1_reg_c_3515_c_n_0;
  wire alpha_reg_1_reg_c_3516_c_n_0;
  wire alpha_reg_1_reg_c_3517_c_n_0;
  wire alpha_reg_1_reg_c_3518_c_n_0;
  wire alpha_reg_1_reg_c_3519_c_n_0;
  wire alpha_reg_1_reg_c_3520_c_n_0;
  wire alpha_reg_1_reg_c_3521_c_n_0;
  wire alpha_reg_1_reg_c_3522_c_n_0;
  wire alpha_reg_1_reg_c_3523_c_n_0;
  wire alpha_reg_1_reg_c_3524_c_n_0;
  wire alpha_reg_1_reg_c_3525_c_n_0;
  wire alpha_reg_1_reg_c_3526_c_n_0;
  wire alpha_reg_1_reg_c_3527_c_n_0;
  wire alpha_reg_1_reg_c_3528_c_n_0;
  wire alpha_reg_1_reg_c_3529_c_n_0;
  wire alpha_reg_1_reg_c_3530_c_n_0;
  wire alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c_n_1;
  wire alpha_reg_1_reg_c_3531_c_n_0;
  wire alpha_reg_1_reg_c_3532_c_n_0;
  wire alpha_reg_1_reg_c_3533_c_n_0;
  wire alpha_reg_1_reg_c_3534_c_n_0;
  wire alpha_reg_1_reg_c_3535_c_n_0;
  wire alpha_reg_1_reg_c_3536_c_n_0;
  wire alpha_reg_1_reg_c_3537_c_n_0;
  wire alpha_reg_1_reg_c_3538_c_n_0;
  wire alpha_reg_1_reg_c_3539_c_n_0;
  wire alpha_reg_1_reg_c_3540_c_n_0;
  wire alpha_reg_1_reg_c_3541_c_n_0;
  wire alpha_reg_1_reg_c_3542_c_n_0;
  wire alpha_reg_1_reg_c_3543_c_n_0;
  wire alpha_reg_1_reg_c_3544_c_n_0;
  wire alpha_reg_1_reg_c_3545_c_n_0;
  wire alpha_reg_1_reg_c_3546_c_n_0;
  wire alpha_reg_1_reg_c_3547_c_n_0;
  wire alpha_reg_1_reg_c_3548_c_n_0;
  wire alpha_reg_1_reg_c_3549_c_n_0;
  wire alpha_reg_1_reg_c_3550_c_n_0;
  wire alpha_reg_1_reg_c_3551_c_n_0;
  wire alpha_reg_1_reg_c_3552_c_n_0;
  wire alpha_reg_1_reg_c_3553_c_n_0;
  wire alpha_reg_1_reg_c_3554_c_n_0;
  wire alpha_reg_1_reg_c_3555_c_n_0;
  wire alpha_reg_1_reg_c_3556_c_n_0;
  wire alpha_reg_1_reg_c_3557_c_n_0;
  wire alpha_reg_1_reg_c_3558_c_n_0;
  wire alpha_reg_1_reg_c_3559_c_n_0;
  wire alpha_reg_1_reg_c_3560_c_n_0;
  wire alpha_reg_1_reg_c_3561_c_n_0;
  wire alpha_reg_1_reg_c_3562_c_n_0;
  wire alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c_n_0;
  wire alpha_reg_1_reg_c_3563_c_n_0;
  wire alpha_reg_1_reg_c_3564_c_n_0;
  wire alpha_reg_1_reg_c_3565_c_n_0;
  wire alpha_reg_1_reg_c_3566_c_n_0;
  wire alpha_reg_1_reg_c_3567_c_n_0;
  wire alpha_reg_1_reg_c_3568_c_n_0;
  wire alpha_reg_1_reg_c_3569_c_n_0;
  wire alpha_reg_1_reg_c_3570_c_n_0;
  wire alpha_reg_1_reg_c_3571_c_n_0;
  wire alpha_reg_1_reg_c_3572_c_n_0;
  wire alpha_reg_1_reg_c_3573_c_n_0;
  wire alpha_reg_1_reg_c_3574_c_n_0;
  wire alpha_reg_1_reg_c_3575_c_n_0;
  wire alpha_reg_1_reg_c_3576_c_n_0;
  wire alpha_reg_1_reg_c_3577_c_n_0;
  wire alpha_reg_1_reg_c_3578_c_n_0;
  wire alpha_reg_1_reg_c_3579_c_n_0;
  wire alpha_reg_1_reg_c_3580_c_n_0;
  wire alpha_reg_1_reg_c_3581_c_n_0;
  wire alpha_reg_1_reg_c_3582_c_n_0;
  wire alpha_reg_1_reg_c_3583_c_n_0;
  wire alpha_reg_1_reg_c_3584_c_n_0;
  wire alpha_reg_1_reg_c_3585_c_n_0;
  wire alpha_reg_1_reg_c_3586_c_n_0;
  wire alpha_reg_1_reg_c_3587_c_n_0;
  wire alpha_reg_1_reg_c_3588_c_n_0;
  wire alpha_reg_1_reg_c_3589_c_n_0;
  wire alpha_reg_1_reg_c_3590_c_n_0;
  wire alpha_reg_1_reg_c_3591_c_n_0;
  wire alpha_reg_1_reg_c_3592_c_n_0;
  wire alpha_reg_1_reg_c_3593_c_n_0;
  wire alpha_reg_1_reg_c_3594_c_n_0;
  wire alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c_n_1;
  wire alpha_reg_1_reg_c_3595_c_n_0;
  wire alpha_reg_1_reg_c_3596_c_n_0;
  wire alpha_reg_1_reg_c_3597_c_n_0;
  wire alpha_reg_1_reg_c_3598_c_n_0;
  wire alpha_reg_1_reg_c_3599_c_n_0;
  wire alpha_reg_1_reg_c_3600_c_n_0;
  wire alpha_reg_1_reg_c_3601_c_n_0;
  wire alpha_reg_1_reg_c_3602_c_n_0;
  wire alpha_reg_1_reg_c_3603_c_n_0;
  wire alpha_reg_1_reg_c_3604_c_n_0;
  wire alpha_reg_1_reg_c_3605_c_n_0;
  wire alpha_reg_1_reg_c_3606_c_n_0;
  wire alpha_reg_1_reg_c_3607_c_n_0;
  wire alpha_reg_1_reg_c_3608_c_n_0;
  wire alpha_reg_1_reg_c_3609_c_n_0;
  wire alpha_reg_1_reg_c_3610_c_n_0;
  wire alpha_reg_1_reg_c_3611_c_n_0;
  wire alpha_reg_1_reg_c_3612_c_n_0;
  wire alpha_reg_1_reg_c_3613_c_n_0;
  wire alpha_reg_1_reg_c_3614_c_n_0;
  wire alpha_reg_1_reg_c_3615_c_n_0;
  wire alpha_reg_1_reg_c_3616_c_n_0;
  wire alpha_reg_1_reg_c_3617_c_n_0;
  wire alpha_reg_1_reg_c_3618_c_n_0;
  wire alpha_reg_1_reg_c_3619_c_n_0;
  wire alpha_reg_1_reg_c_3620_c_n_0;
  wire alpha_reg_1_reg_c_3621_c_n_0;
  wire alpha_reg_1_reg_c_3622_c_n_0;
  wire alpha_reg_1_reg_c_3623_c_n_0;
  wire alpha_reg_1_reg_c_3624_c_n_0;
  wire alpha_reg_1_reg_c_3625_c_n_0;
  wire alpha_reg_1_reg_c_3626_c_n_0;
  wire alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c_n_1;
  wire alpha_reg_1_reg_c_3627_c_n_0;
  wire alpha_reg_1_reg_c_3628_c_n_0;
  wire alpha_reg_1_reg_c_3629_c_n_0;
  wire alpha_reg_1_reg_c_3630_c_n_0;
  wire alpha_reg_1_reg_c_3631_c_n_0;
  wire alpha_reg_1_reg_c_3632_c_n_0;
  wire alpha_reg_1_reg_c_3633_c_n_0;
  wire alpha_reg_1_reg_c_3634_c_n_0;
  wire alpha_reg_1_reg_c_3635_c_n_0;
  wire alpha_reg_1_reg_c_3636_c_n_0;
  wire alpha_reg_1_reg_c_3637_c_n_0;
  wire alpha_reg_1_reg_c_3638_c_n_0;
  wire alpha_reg_1_reg_c_3639_c_n_0;
  wire alpha_reg_1_reg_c_3640_c_n_0;
  wire alpha_reg_1_reg_c_3641_c_n_0;
  wire alpha_reg_1_reg_c_3642_c_n_0;
  wire alpha_reg_1_reg_c_3643_c_n_0;
  wire alpha_reg_1_reg_c_3644_c_n_0;
  wire alpha_reg_1_reg_c_3645_c_n_0;
  wire alpha_reg_1_reg_c_3646_c_n_0;
  wire alpha_reg_1_reg_c_3647_c_n_0;
  wire alpha_reg_1_reg_c_3648_c_n_0;
  wire alpha_reg_1_reg_c_3649_c_n_0;
  wire alpha_reg_1_reg_c_3650_c_n_0;
  wire alpha_reg_1_reg_c_3651_c_n_0;
  wire alpha_reg_1_reg_c_3652_c_n_0;
  wire alpha_reg_1_reg_c_3653_c_n_0;
  wire alpha_reg_1_reg_c_3654_c_n_0;
  wire alpha_reg_1_reg_c_3655_c_n_0;
  wire alpha_reg_1_reg_c_3656_c_n_0;
  wire alpha_reg_1_reg_c_3657_c_n_0;
  wire alpha_reg_1_reg_c_3658_c_n_0;
  wire alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c_n_1;
  wire alpha_reg_1_reg_c_3659_c_n_0;
  wire alpha_reg_1_reg_c_3660_c_n_0;
  wire alpha_reg_1_reg_c_3661_c_n_0;
  wire alpha_reg_1_reg_c_3662_c_n_0;
  wire alpha_reg_1_reg_c_3663_c_n_0;
  wire alpha_reg_1_reg_c_3664_c_n_0;
  wire alpha_reg_1_reg_c_3665_c_n_0;
  wire alpha_reg_1_reg_c_3666_c_n_0;
  wire alpha_reg_1_reg_c_3667_c_n_0;
  wire alpha_reg_1_reg_c_3668_c_n_0;
  wire alpha_reg_1_reg_c_3669_c_n_0;
  wire alpha_reg_1_reg_c_3670_c_n_0;
  wire alpha_reg_1_reg_c_3671_c_n_0;
  wire alpha_reg_1_reg_c_3672_c_n_0;
  wire alpha_reg_1_reg_c_3673_c_n_0;
  wire alpha_reg_1_reg_c_3674_c_n_0;
  wire alpha_reg_1_reg_c_3675_c_n_0;
  wire alpha_reg_1_reg_c_3676_c_n_0;
  wire alpha_reg_1_reg_c_3677_c_n_0;
  wire alpha_reg_1_reg_c_3678_c_n_0;
  wire alpha_reg_1_reg_c_3679_c_n_0;
  wire alpha_reg_1_reg_c_3680_c_n_0;
  wire alpha_reg_1_reg_c_3681_c_n_0;
  wire alpha_reg_1_reg_c_3682_c_n_0;
  wire alpha_reg_1_reg_c_3683_c_n_0;
  wire alpha_reg_1_reg_c_3684_c_n_0;
  wire alpha_reg_1_reg_c_3685_c_n_0;
  wire alpha_reg_1_reg_c_3686_c_n_0;
  wire alpha_reg_1_reg_c_3687_c_n_0;
  wire alpha_reg_1_reg_c_3688_c_n_0;
  wire alpha_reg_1_reg_c_3689_c_n_0;
  wire alpha_reg_1_reg_c_3690_c_n_0;
  wire alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c_n_0;
  wire alpha_reg_1_reg_c_3691_c_n_0;
  wire alpha_reg_1_reg_c_3692_c_n_0;
  wire alpha_reg_1_reg_c_3693_c_n_0;
  wire alpha_reg_1_reg_c_3694_c_n_0;
  wire alpha_reg_1_reg_c_3695_c_n_0;
  wire alpha_reg_1_reg_c_3696_c_n_0;
  wire alpha_reg_1_reg_c_3697_c_n_0;
  wire alpha_reg_1_reg_c_3698_c_n_0;
  wire alpha_reg_1_reg_c_3699_c_n_0;
  wire alpha_reg_1_reg_c_3700_c_n_0;
  wire alpha_reg_1_reg_c_3701_c_n_0;
  wire alpha_reg_1_reg_c_3702_c_n_0;
  wire alpha_reg_1_reg_c_3703_c_n_0;
  wire alpha_reg_1_reg_c_3704_c_n_0;
  wire alpha_reg_1_reg_c_3705_c_n_0;
  wire alpha_reg_1_reg_c_3706_c_n_0;
  wire alpha_reg_1_reg_c_3707_c_n_0;
  wire alpha_reg_1_reg_c_3708_c_n_0;
  wire alpha_reg_1_reg_c_3709_c_n_0;
  wire alpha_reg_1_reg_c_3710_c_n_0;
  wire alpha_reg_1_reg_c_3711_c_n_0;
  wire alpha_reg_1_reg_c_3712_c_n_0;
  wire alpha_reg_1_reg_c_3713_c_n_0;
  wire alpha_reg_1_reg_c_3714_c_n_0;
  wire alpha_reg_1_reg_c_3715_c_n_0;
  wire alpha_reg_1_reg_c_3716_c_n_0;
  wire alpha_reg_1_reg_c_3717_c_n_0;
  wire alpha_reg_1_reg_c_3718_c_n_0;
  wire alpha_reg_1_reg_c_3719_c_n_0;
  wire alpha_reg_1_reg_c_3720_c_n_0;
  wire alpha_reg_1_reg_c_3721_c_n_0;
  wire alpha_reg_1_reg_c_3722_c_n_0;
  wire alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c_n_1;
  wire alpha_reg_1_reg_c_3723_c_n_0;
  wire alpha_reg_1_reg_c_3724_c_n_0;
  wire alpha_reg_1_reg_c_3725_c_n_0;
  wire alpha_reg_1_reg_c_3726_c_n_0;
  wire alpha_reg_1_reg_c_3727_c_n_0;
  wire alpha_reg_1_reg_c_3728_c_n_0;
  wire alpha_reg_1_reg_c_3729_c_n_0;
  wire alpha_reg_1_reg_c_3730_c_n_0;
  wire alpha_reg_1_reg_c_3731_c_n_0;
  wire alpha_reg_1_reg_c_3732_c_n_0;
  wire alpha_reg_1_reg_c_3733_c_n_0;
  wire alpha_reg_1_reg_c_3734_c_n_0;
  wire alpha_reg_1_reg_c_3735_c_n_0;
  wire alpha_reg_1_reg_c_3736_c_n_0;
  wire alpha_reg_1_reg_c_3737_c_n_0;
  wire alpha_reg_1_reg_c_3738_c_n_0;
  wire alpha_reg_1_reg_c_3739_c_n_0;
  wire alpha_reg_1_reg_c_3740_c_n_0;
  wire alpha_reg_1_reg_c_3741_c_n_0;
  wire alpha_reg_1_reg_c_3742_c_n_0;
  wire alpha_reg_1_reg_c_3743_c_n_0;
  wire alpha_reg_1_reg_c_3744_c_n_0;
  wire alpha_reg_1_reg_c_3745_c_n_0;
  wire alpha_reg_1_reg_c_3746_c_n_0;
  wire alpha_reg_1_reg_c_3747_c_n_0;
  wire alpha_reg_1_reg_c_3748_c_n_0;
  wire alpha_reg_1_reg_c_3749_c_n_0;
  wire alpha_reg_1_reg_c_3750_c_n_0;
  wire alpha_reg_1_reg_c_3751_c_n_0;
  wire alpha_reg_1_reg_c_3752_c_n_0;
  wire alpha_reg_1_reg_c_3753_c_n_0;
  wire alpha_reg_1_reg_c_3754_c_n_0;
  wire alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c_n_1;
  wire alpha_reg_1_reg_c_3755_c_n_0;
  wire alpha_reg_1_reg_c_3756_c_n_0;
  wire alpha_reg_1_reg_c_3757_c_n_0;
  wire alpha_reg_1_reg_c_3758_c_n_0;
  wire alpha_reg_1_reg_c_3759_c_n_0;
  wire alpha_reg_1_reg_c_3760_c_n_0;
  wire alpha_reg_1_reg_c_3761_c_n_0;
  wire alpha_reg_1_reg_c_3762_c_n_0;
  wire alpha_reg_1_reg_c_3763_c_n_0;
  wire alpha_reg_1_reg_c_3764_c_n_0;
  wire alpha_reg_1_reg_c_3765_c_n_0;
  wire alpha_reg_1_reg_c_3766_c_n_0;
  wire alpha_reg_1_reg_c_3767_c_n_0;
  wire alpha_reg_1_reg_c_3768_c_n_0;
  wire alpha_reg_1_reg_c_3769_c_n_0;
  wire alpha_reg_1_reg_c_3770_c_n_0;
  wire alpha_reg_1_reg_c_3771_c_n_0;
  wire alpha_reg_1_reg_c_3772_c_n_0;
  wire alpha_reg_1_reg_c_3773_c_n_0;
  wire alpha_reg_1_reg_c_3774_c_n_0;
  wire alpha_reg_1_reg_c_3775_c_n_0;
  wire alpha_reg_1_reg_c_3776_c_n_0;
  wire alpha_reg_1_reg_c_3777_c_n_0;
  wire alpha_reg_1_reg_c_3778_c_n_0;
  wire alpha_reg_1_reg_c_3779_c_n_0;
  wire alpha_reg_1_reg_c_3780_c_n_0;
  wire alpha_reg_1_reg_c_3781_c_n_0;
  wire alpha_reg_1_reg_c_3782_c_n_0;
  wire alpha_reg_1_reg_c_3783_c_n_0;
  wire alpha_reg_1_reg_c_3784_c_n_0;
  wire alpha_reg_1_reg_c_3785_c_n_0;
  wire alpha_reg_1_reg_c_3786_c_n_0;
  wire alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c_n_1;
  wire alpha_reg_1_reg_c_3787_c_n_0;
  wire alpha_reg_1_reg_c_3788_c_n_0;
  wire alpha_reg_1_reg_c_3789_c_n_0;
  wire alpha_reg_1_reg_c_3790_c_n_0;
  wire alpha_reg_1_reg_c_3791_c_n_0;
  wire alpha_reg_1_reg_c_3792_c_n_0;
  wire alpha_reg_1_reg_c_3793_c_n_0;
  wire alpha_reg_1_reg_c_3794_c_n_0;
  wire alpha_reg_1_reg_c_3795_c_n_0;
  wire alpha_reg_1_reg_c_3796_c_n_0;
  wire alpha_reg_1_reg_c_3797_c_n_0;
  wire alpha_reg_1_reg_c_3798_c_n_0;
  wire alpha_reg_1_reg_c_3799_c_n_0;
  wire alpha_reg_1_reg_c_3800_c_n_0;
  wire alpha_reg_1_reg_c_3801_c_n_0;
  wire alpha_reg_1_reg_c_3802_c_n_0;
  wire alpha_reg_1_reg_c_3803_c_n_0;
  wire alpha_reg_1_reg_c_3804_c_n_0;
  wire alpha_reg_1_reg_c_3805_c_n_0;
  wire alpha_reg_1_reg_c_3806_c_n_0;
  wire alpha_reg_1_reg_c_3807_c_n_0;
  wire alpha_reg_1_reg_c_3808_c_n_0;
  wire alpha_reg_1_reg_c_3809_c_n_0;
  wire alpha_reg_1_reg_c_3810_c_n_0;
  wire alpha_reg_1_reg_c_3811_c_n_0;
  wire alpha_reg_1_reg_c_3812_c_n_0;
  wire alpha_reg_1_reg_c_3813_c_n_0;
  wire alpha_reg_1_reg_c_3814_c_n_0;
  wire alpha_reg_1_reg_c_3815_c_n_0;
  wire alpha_reg_1_reg_c_3816_c_n_0;
  wire alpha_reg_1_reg_c_3817_c_n_0;
  wire alpha_reg_1_reg_c_3818_c_n_0;
  wire alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c_n_0;
  wire alpha_reg_1_reg_c_3819_c_n_0;
  wire alpha_reg_1_reg_c_3820_c_n_0;
  wire alpha_reg_1_reg_c_3821_c_n_0;
  wire alpha_reg_1_reg_c_3822_c_n_0;
  wire alpha_reg_1_reg_c_3823_c_n_0;
  wire alpha_reg_1_reg_c_3824_c_n_0;
  wire alpha_reg_1_reg_c_3825_c_n_0;
  wire alpha_reg_1_reg_c_3826_c_n_0;
  wire alpha_reg_1_reg_c_3827_c_n_0;
  wire alpha_reg_1_reg_c_3828_c_n_0;
  wire alpha_reg_1_reg_c_3829_c_n_0;
  wire alpha_reg_1_reg_c_3830_c_n_0;
  wire alpha_reg_1_reg_c_3831_c_n_0;
  wire alpha_reg_1_reg_c_3832_c_n_0;
  wire alpha_reg_1_reg_c_3833_c_n_0;
  wire alpha_reg_1_reg_c_3834_c_n_0;
  wire alpha_reg_1_reg_c_3835_c_n_0;
  wire alpha_reg_1_reg_c_3836_c_n_0;
  wire alpha_reg_1_reg_c_3837_c_n_0;
  wire alpha_reg_1_reg_c_3838_c_n_0;
  wire alpha_reg_1_reg_c_3839_c_n_0;
  wire alpha_reg_1_reg_c_3840_c_n_0;
  wire alpha_reg_1_reg_c_3841_c_n_0;
  wire alpha_reg_1_reg_c_3842_c_n_0;
  wire alpha_reg_1_reg_c_3843_c_n_0;
  wire alpha_reg_1_reg_c_3844_c_n_0;
  wire alpha_reg_1_reg_c_3845_c_n_0;
  wire alpha_reg_1_reg_c_3846_c_n_0;
  wire alpha_reg_1_reg_c_3847_c_n_0;
  wire alpha_reg_1_reg_c_3848_c_n_0;
  wire alpha_reg_1_reg_c_3849_c_n_0;
  wire alpha_reg_1_reg_c_3850_c_n_0;
  wire alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c_n_1;
  wire alpha_reg_1_reg_c_3851_c_n_0;
  wire alpha_reg_1_reg_c_3852_c_n_0;
  wire alpha_reg_1_reg_c_3853_c_n_0;
  wire alpha_reg_1_reg_c_3854_c_n_0;
  wire alpha_reg_1_reg_c_3855_c_n_0;
  wire alpha_reg_1_reg_c_3856_c_n_0;
  wire alpha_reg_1_reg_c_3857_c_n_0;
  wire alpha_reg_1_reg_c_3858_c_n_0;
  wire alpha_reg_1_reg_c_3859_c_n_0;
  wire alpha_reg_1_reg_c_3860_c_n_0;
  wire alpha_reg_1_reg_c_3861_c_n_0;
  wire alpha_reg_1_reg_c_3862_c_n_0;
  wire alpha_reg_1_reg_c_3863_c_n_0;
  wire alpha_reg_1_reg_c_3864_c_n_0;
  wire alpha_reg_1_reg_c_3865_c_n_0;
  wire alpha_reg_1_reg_c_3866_c_n_0;
  wire alpha_reg_1_reg_c_3867_c_n_0;
  wire alpha_reg_1_reg_c_3868_c_n_0;
  wire alpha_reg_1_reg_c_3869_c_n_0;
  wire alpha_reg_1_reg_c_3870_c_n_0;
  wire alpha_reg_1_reg_c_3871_c_n_0;
  wire alpha_reg_1_reg_c_3872_c_n_0;
  wire alpha_reg_1_reg_c_3873_c_n_0;
  wire alpha_reg_1_reg_c_3874_c_n_0;
  wire alpha_reg_1_reg_c_3875_c_n_0;
  wire alpha_reg_1_reg_c_3876_c_n_0;
  wire alpha_reg_1_reg_c_3877_c_n_0;
  wire alpha_reg_1_reg_c_3878_c_n_0;
  wire alpha_reg_1_reg_c_3879_c_n_0;
  wire alpha_reg_1_reg_c_3880_c_n_0;
  wire alpha_reg_1_reg_c_3881_c_n_0;
  wire alpha_reg_1_reg_c_3882_c_n_0;
  wire alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c_n_1;
  wire alpha_reg_1_reg_c_3883_c_n_0;
  wire alpha_reg_1_reg_c_3884_c_n_0;
  wire alpha_reg_1_reg_c_3885_c_n_0;
  wire alpha_reg_1_reg_c_3886_c_n_0;
  wire alpha_reg_1_reg_c_3887_c_n_0;
  wire alpha_reg_1_reg_c_3888_c_n_0;
  wire alpha_reg_1_reg_c_3889_c_n_0;
  wire alpha_reg_1_reg_c_3890_c_n_0;
  wire alpha_reg_1_reg_c_3891_c_n_0;
  wire alpha_reg_1_reg_c_3892_c_n_0;
  wire alpha_reg_1_reg_c_3893_c_n_0;
  wire alpha_reg_1_reg_c_3894_c_n_0;
  wire alpha_reg_1_reg_c_3895_c_n_0;
  wire alpha_reg_1_reg_c_3896_c_n_0;
  wire alpha_reg_1_reg_c_3897_c_n_0;
  wire alpha_reg_1_reg_c_3898_c_n_0;
  wire alpha_reg_1_reg_c_3899_c_n_0;
  wire alpha_reg_1_reg_c_3900_c_n_0;
  wire alpha_reg_1_reg_c_3901_c_n_0;
  wire alpha_reg_1_reg_c_3902_c_n_0;
  wire alpha_reg_1_reg_c_3903_c_n_0;
  wire alpha_reg_1_reg_c_3904_c_n_0;
  wire alpha_reg_1_reg_c_3905_c_n_0;
  wire alpha_reg_1_reg_c_3906_c_n_0;
  wire alpha_reg_1_reg_c_3907_c_n_0;
  wire alpha_reg_1_reg_c_3908_c_n_0;
  wire alpha_reg_1_reg_c_3909_c_n_0;
  wire alpha_reg_1_reg_c_3910_c_n_0;
  wire alpha_reg_1_reg_c_3911_c_n_0;
  wire alpha_reg_1_reg_c_3912_c_n_0;
  wire alpha_reg_1_reg_c_3913_c_n_0;
  wire alpha_reg_1_reg_c_3914_c_n_0;
  wire alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c_n_1;
  wire alpha_reg_1_reg_c_3915_c_n_0;
  wire alpha_reg_1_reg_c_3916_c_n_0;
  wire alpha_reg_1_reg_c_3917_c_n_0;
  wire alpha_reg_1_reg_c_3918_c_n_0;
  wire alpha_reg_1_reg_c_3919_c_n_0;
  wire alpha_reg_1_reg_c_3920_c_n_0;
  wire alpha_reg_1_reg_c_3921_c_n_0;
  wire alpha_reg_1_reg_c_3922_c_n_0;
  wire alpha_reg_1_reg_c_3923_c_n_0;
  wire alpha_reg_1_reg_c_3924_c_n_0;
  wire alpha_reg_1_reg_c_3925_c_n_0;
  wire alpha_reg_1_reg_c_3926_c_n_0;
  wire alpha_reg_1_reg_c_3927_c_n_0;
  wire alpha_reg_1_reg_c_3928_c_n_0;
  wire alpha_reg_1_reg_c_3929_c_n_0;
  wire alpha_reg_1_reg_c_3930_c_n_0;
  wire alpha_reg_1_reg_c_3931_c_n_0;
  wire alpha_reg_1_reg_c_3932_c_n_0;
  wire alpha_reg_1_reg_c_3933_c_n_0;
  wire alpha_reg_1_reg_c_3934_c_n_0;
  wire alpha_reg_1_reg_c_3935_c_n_0;
  wire alpha_reg_1_reg_c_3936_c_n_0;
  wire alpha_reg_1_reg_c_3937_c_n_0;
  wire alpha_reg_1_reg_c_3938_c_n_0;
  wire alpha_reg_1_reg_c_3939_c_n_0;
  wire alpha_reg_1_reg_c_3940_c_n_0;
  wire alpha_reg_1_reg_c_3941_c_n_0;
  wire alpha_reg_1_reg_c_3942_c_n_0;
  wire alpha_reg_1_reg_c_3943_c_n_0;
  wire alpha_reg_1_reg_c_3944_c_n_0;
  wire alpha_reg_1_reg_c_3945_c_n_0;
  wire alpha_reg_1_reg_c_3946_c_n_0;
  wire alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c_n_0;
  wire alpha_reg_1_reg_c_3947_c_n_0;
  wire alpha_reg_1_reg_c_3948_c_n_0;
  wire alpha_reg_1_reg_c_3949_c_n_0;
  wire alpha_reg_1_reg_c_3950_c_n_0;
  wire alpha_reg_1_reg_c_3951_c_n_0;
  wire alpha_reg_1_reg_c_3952_c_n_0;
  wire alpha_reg_1_reg_c_3953_c_n_0;
  wire alpha_reg_1_reg_c_3954_c_n_0;
  wire alpha_reg_1_reg_c_3955_c_n_0;
  wire alpha_reg_1_reg_c_3956_c_n_0;
  wire alpha_reg_1_reg_c_3957_c_n_0;
  wire alpha_reg_1_reg_c_3958_c_n_0;
  wire alpha_reg_1_reg_c_3959_c_n_0;
  wire alpha_reg_1_reg_c_3960_c_n_0;
  wire alpha_reg_1_reg_c_3961_c_n_0;
  wire alpha_reg_1_reg_c_3962_c_n_0;
  wire alpha_reg_1_reg_c_3963_c_n_0;
  wire alpha_reg_1_reg_c_3964_c_n_0;
  wire alpha_reg_1_reg_c_3965_c_n_0;
  wire alpha_reg_1_reg_c_3966_c_n_0;
  wire alpha_reg_1_reg_c_3967_c_n_0;
  wire alpha_reg_1_reg_c_3968_c_n_0;
  wire alpha_reg_1_reg_c_3969_c_n_0;
  wire alpha_reg_1_reg_c_3970_c_n_0;
  wire alpha_reg_1_reg_c_3971_c_n_0;
  wire alpha_reg_1_reg_c_3972_c_n_0;
  wire alpha_reg_1_reg_c_3973_c_n_0;
  wire alpha_reg_1_reg_c_3974_c_n_0;
  wire alpha_reg_1_reg_c_3975_c_n_0;
  wire alpha_reg_1_reg_c_3976_c_n_0;
  wire alpha_reg_1_reg_c_3977_c_n_0;
  wire alpha_reg_1_reg_c_3978_c_n_0;
  wire alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c_n_1;
  wire alpha_reg_1_reg_c_3979_c_n_0;
  wire alpha_reg_1_reg_c_3980_c_n_0;
  wire alpha_reg_1_reg_c_3981_c_n_0;
  wire alpha_reg_1_reg_c_3982_c_n_0;
  wire alpha_reg_1_reg_c_3983_c_n_0;
  wire alpha_reg_1_reg_c_3984_c_n_0;
  wire alpha_reg_1_reg_c_3985_c_n_0;
  wire alpha_reg_1_reg_c_3986_c_n_0;
  wire alpha_reg_1_reg_c_3987_c_n_0;
  wire alpha_reg_1_reg_c_3988_c_n_0;
  wire alpha_reg_1_reg_c_3989_c_n_0;
  wire alpha_reg_1_reg_c_3990_c_n_0;
  wire alpha_reg_1_reg_c_3991_c_n_0;
  wire alpha_reg_1_reg_c_3992_c_n_0;
  wire alpha_reg_1_reg_c_3993_c_n_0;
  wire alpha_reg_1_reg_c_3994_c_n_0;
  wire alpha_reg_1_reg_c_3995_c_n_0;
  wire alpha_reg_1_reg_c_3996_c_n_0;
  wire alpha_reg_1_reg_c_3997_c_n_0;
  wire alpha_reg_1_reg_c_3998_c_n_0;
  wire alpha_reg_1_reg_c_3999_c_n_0;
  wire alpha_reg_1_reg_c_4000_c_n_0;
  wire alpha_reg_1_reg_c_4001_c_n_0;
  wire alpha_reg_1_reg_c_4002_c_n_0;
  wire alpha_reg_1_reg_c_4003_c_n_0;
  wire alpha_reg_1_reg_c_4004_c_n_0;
  wire alpha_reg_1_reg_c_4005_c_n_0;
  wire alpha_reg_1_reg_c_4006_c_n_0;
  wire alpha_reg_1_reg_c_4007_c_n_0;
  wire alpha_reg_1_reg_c_4008_c_n_0;
  wire alpha_reg_1_reg_c_4009_c_n_0;
  wire alpha_reg_1_reg_c_4010_c_n_0;
  wire alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c_n_1;
  wire alpha_reg_1_reg_c_4011_c_n_0;
  wire alpha_reg_1_reg_c_4012_c_n_0;
  wire alpha_reg_1_reg_c_4013_c_n_0;
  wire alpha_reg_1_reg_c_4014_c_n_0;
  wire alpha_reg_1_reg_c_4015_c_n_0;
  wire alpha_reg_1_reg_c_4016_c_n_0;
  wire alpha_reg_1_reg_c_4017_c_n_0;
  wire alpha_reg_1_reg_c_4018_c_n_0;
  wire alpha_reg_1_reg_c_4019_c_n_0;
  wire alpha_reg_1_reg_c_4020_c_n_0;
  wire alpha_reg_1_reg_c_4021_c_n_0;
  wire alpha_reg_1_reg_c_4022_c_n_0;
  wire alpha_reg_1_reg_c_4023_c_n_0;
  wire alpha_reg_1_reg_c_4024_c_n_0;
  wire alpha_reg_1_reg_c_4025_c_n_0;
  wire alpha_reg_1_reg_c_4026_c_n_0;
  wire alpha_reg_1_reg_c_4027_c_n_0;
  wire alpha_reg_1_reg_c_4028_c_n_0;
  wire alpha_reg_1_reg_c_4029_c_n_0;
  wire alpha_reg_1_reg_c_4030_c_n_0;
  wire alpha_reg_1_reg_c_4031_c_n_0;
  wire alpha_reg_1_reg_c_4032_c_n_0;
  wire alpha_reg_1_reg_c_4033_c_n_0;
  wire alpha_reg_1_reg_c_4034_c_n_0;
  wire alpha_reg_1_reg_c_4035_c_n_0;
  wire alpha_reg_1_reg_c_4036_c_n_0;
  wire alpha_reg_1_reg_c_4037_c_n_0;
  wire alpha_reg_1_reg_c_4038_c_n_0;
  wire alpha_reg_1_reg_c_4039_c_n_0;
  wire alpha_reg_1_reg_c_4040_c_n_0;
  wire alpha_reg_1_reg_c_4041_c_n_0;
  wire alpha_reg_1_reg_c_4042_c_n_0;
  wire alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c_n_1;
  wire alpha_reg_1_reg_c_4043_c_n_0;
  wire alpha_reg_1_reg_c_4044_c_n_0;
  wire alpha_reg_1_reg_c_4045_c_n_0;
  wire alpha_reg_1_reg_c_4046_c_n_0;
  wire alpha_reg_1_reg_c_4047_c_n_0;
  wire alpha_reg_1_reg_c_4048_c_n_0;
  wire alpha_reg_1_reg_c_4049_c_n_0;
  wire alpha_reg_1_reg_c_4050_c_n_0;
  wire alpha_reg_1_reg_c_4051_c_n_0;
  wire alpha_reg_1_reg_c_4052_c_n_0;
  wire alpha_reg_1_reg_c_4053_c_n_0;
  wire alpha_reg_1_reg_c_4054_c_n_0;
  wire alpha_reg_1_reg_c_4055_c_n_0;
  wire alpha_reg_1_reg_c_4056_c_n_0;
  wire alpha_reg_1_reg_c_4057_c_n_0;
  wire alpha_reg_1_reg_c_4058_c_n_0;
  wire alpha_reg_1_reg_c_4059_c_n_0;
  wire alpha_reg_1_reg_c_4060_c_n_0;
  wire alpha_reg_1_reg_c_4061_c_n_0;
  wire alpha_reg_1_reg_c_4062_c_n_0;
  wire alpha_reg_1_reg_c_4063_c_n_0;
  wire alpha_reg_1_reg_c_4064_c_n_0;
  wire alpha_reg_1_reg_c_4065_c_n_0;
  wire alpha_reg_1_reg_c_4066_c_n_0;
  wire alpha_reg_1_reg_c_4067_c_n_0;
  wire alpha_reg_1_reg_c_4068_c_n_0;
  wire alpha_reg_1_reg_c_4069_c_n_0;
  wire alpha_reg_1_reg_c_4070_c_n_0;
  wire alpha_reg_1_reg_c_4071_c_n_0;
  wire alpha_reg_1_reg_c_4072_c_n_0;
  wire alpha_reg_1_reg_c_4073_c_n_0;
  wire alpha_reg_1_reg_c_4074_c_n_0;
  wire alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c_n_0;
  wire alpha_reg_1_reg_c_4075_c_n_0;
  wire alpha_reg_1_reg_c_4076_c_n_0;
  wire alpha_reg_1_reg_c_4077_c_n_0;
  wire alpha_reg_1_reg_c_4078_c_n_0;
  wire alpha_reg_1_reg_c_4079_c_n_0;
  wire alpha_reg_1_reg_c_4080_c_n_0;
  wire alpha_reg_1_reg_c_4081_c_n_0;
  wire alpha_reg_1_reg_c_4082_c_n_0;
  wire alpha_reg_1_reg_c_4083_c_n_0;
  wire alpha_reg_1_reg_c_4084_c_n_0;
  wire alpha_reg_1_reg_c_4085_c_n_0;
  wire alpha_reg_1_reg_c_4086_c_n_0;
  wire alpha_reg_1_reg_c_4087_c_n_0;
  wire alpha_reg_1_reg_c_4088_c_n_0;
  wire alpha_reg_1_reg_c_4089_c_n_0;
  wire alpha_reg_1_reg_c_4090_c_n_0;
  wire alpha_reg_1_reg_c_4091_c_n_0;
  wire alpha_reg_1_reg_c_4092_c_n_0;
  wire alpha_reg_1_reg_c_4093_c_n_0;
  wire alpha_reg_1_reg_c_4094_c_n_0;
  wire alpha_reg_1_reg_c_4095_c_n_0;
  wire alpha_reg_1_reg_c_4096_c_n_0;
  wire alpha_reg_1_reg_c_4097_c_n_0;
  wire alpha_reg_1_reg_c_4098_c_n_0;
  wire alpha_reg_1_reg_c_4099_c_n_0;
  wire alpha_reg_1_reg_c_4100_c_n_0;
  wire alpha_reg_1_reg_c_4101_c_n_0;
  wire alpha_reg_1_reg_c_4102_c_n_0;
  wire alpha_reg_1_reg_c_4103_c_n_0;
  wire alpha_reg_1_reg_c_4104_c_n_0;
  wire alpha_reg_1_reg_c_4105_c_n_0;
  wire alpha_reg_1_reg_c_4106_c_n_0;
  wire alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c_n_1;
  wire alpha_reg_1_reg_c_4107_c_n_0;
  wire alpha_reg_1_reg_c_4108_c_n_0;
  wire alpha_reg_1_reg_c_4109_c_n_0;
  wire alpha_reg_1_reg_c_4110_c_n_0;
  wire alpha_reg_1_reg_c_4111_c_n_0;
  wire alpha_reg_1_reg_c_4112_c_n_0;
  wire alpha_reg_1_reg_c_4113_c_n_0;
  wire alpha_reg_1_reg_c_4114_c_n_0;
  wire alpha_reg_1_reg_c_4115_c_n_0;
  wire alpha_reg_1_reg_c_4116_c_n_0;
  wire alpha_reg_1_reg_c_4117_c_n_0;
  wire alpha_reg_1_reg_c_4118_c_n_0;
  wire alpha_reg_1_reg_c_4119_c_n_0;
  wire alpha_reg_1_reg_c_4120_c_n_0;
  wire alpha_reg_1_reg_c_4121_c_n_0;
  wire alpha_reg_1_reg_c_4122_c_n_0;
  wire alpha_reg_1_reg_c_4123_c_n_0;
  wire alpha_reg_1_reg_c_4124_c_n_0;
  wire alpha_reg_1_reg_c_4125_c_n_0;
  wire alpha_reg_1_reg_c_4126_c_n_0;
  wire alpha_reg_1_reg_c_4127_c_n_0;
  wire alpha_reg_1_reg_c_4128_c_n_0;
  wire alpha_reg_1_reg_c_4129_c_n_0;
  wire alpha_reg_1_reg_c_4130_c_n_0;
  wire alpha_reg_1_reg_c_4131_c_n_0;
  wire alpha_reg_1_reg_c_4132_c_n_0;
  wire alpha_reg_1_reg_c_4133_c_n_0;
  wire alpha_reg_1_reg_c_4134_c_n_0;
  wire alpha_reg_1_reg_c_4135_c_n_0;
  wire alpha_reg_1_reg_c_4136_c_n_0;
  wire alpha_reg_1_reg_c_4137_c_n_0;
  wire alpha_reg_1_reg_c_4138_c_n_0;
  wire alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c_n_1;
  wire alpha_reg_1_reg_c_4139_c_n_0;
  wire alpha_reg_1_reg_c_4140_c_n_0;
  wire alpha_reg_1_reg_c_4141_c_n_0;
  wire alpha_reg_1_reg_c_4142_c_n_0;
  wire alpha_reg_1_reg_c_4143_c_n_0;
  wire alpha_reg_1_reg_c_4144_c_n_0;
  wire alpha_reg_1_reg_c_4145_c_n_0;
  wire alpha_reg_1_reg_c_4146_c_n_0;
  wire alpha_reg_1_reg_c_4147_c_n_0;
  wire alpha_reg_1_reg_c_4148_c_n_0;
  wire alpha_reg_1_reg_c_4149_c_n_0;
  wire alpha_reg_1_reg_c_4150_c_n_0;
  wire alpha_reg_1_reg_c_4151_c_n_0;
  wire alpha_reg_1_reg_c_4152_c_n_0;
  wire alpha_reg_1_reg_c_4153_c_n_0;
  wire alpha_reg_1_reg_c_4154_c_n_0;
  wire alpha_reg_1_reg_c_4155_c_n_0;
  wire alpha_reg_1_reg_c_4156_c_n_0;
  wire alpha_reg_1_reg_c_4157_c_n_0;
  wire alpha_reg_1_reg_c_4158_c_n_0;
  wire alpha_reg_1_reg_c_4159_c_n_0;
  wire alpha_reg_1_reg_c_4160_c_n_0;
  wire alpha_reg_1_reg_c_4161_c_n_0;
  wire alpha_reg_1_reg_c_4162_c_n_0;
  wire alpha_reg_1_reg_c_4163_c_n_0;
  wire alpha_reg_1_reg_c_4164_c_n_0;
  wire alpha_reg_1_reg_c_4165_c_n_0;
  wire alpha_reg_1_reg_c_4166_c_n_0;
  wire alpha_reg_1_reg_c_4167_c_n_0;
  wire alpha_reg_1_reg_c_4168_c_n_0;
  wire alpha_reg_1_reg_c_4169_c_n_0;
  wire alpha_reg_1_reg_c_4170_c_n_0;
  wire alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c_n_1;
  wire alpha_reg_1_reg_c_4171_c_n_0;
  wire alpha_reg_1_reg_c_4172_c_n_0;
  wire alpha_reg_1_reg_c_4173_c_n_0;
  wire alpha_reg_1_reg_c_4174_c_n_0;
  wire alpha_reg_1_reg_c_4175_c_n_0;
  wire alpha_reg_1_reg_c_4176_c_n_0;
  wire alpha_reg_1_reg_c_4177_c_n_0;
  wire alpha_reg_1_reg_c_4178_c_n_0;
  wire alpha_reg_1_reg_c_4179_c_n_0;
  wire alpha_reg_1_reg_c_4180_c_n_0;
  wire alpha_reg_1_reg_c_4181_c_n_0;
  wire alpha_reg_1_reg_c_4182_c_n_0;
  wire alpha_reg_1_reg_c_4183_c_n_0;
  wire alpha_reg_1_reg_c_4184_c_n_0;
  wire alpha_reg_1_reg_c_4185_c_n_0;
  wire alpha_reg_1_reg_c_4186_c_n_0;
  wire alpha_reg_1_reg_c_4187_c_n_0;
  wire alpha_reg_1_reg_c_4188_c_n_0;
  wire alpha_reg_1_reg_c_4189_c_n_0;
  wire alpha_reg_1_reg_c_4190_c_n_0;
  wire alpha_reg_1_reg_c_4191_c_n_0;
  wire alpha_reg_1_reg_c_4192_c_n_0;
  wire alpha_reg_1_reg_c_4193_c_n_0;
  wire alpha_reg_1_reg_c_4194_c_n_0;
  wire alpha_reg_1_reg_c_4195_c_n_0;
  wire alpha_reg_1_reg_c_4196_c_n_0;
  wire alpha_reg_1_reg_c_4197_c_n_0;
  wire alpha_reg_1_reg_c_4198_c_n_0;
  wire alpha_reg_1_reg_c_4199_c_n_0;
  wire alpha_reg_1_reg_c_4200_c_n_0;
  wire alpha_reg_1_reg_c_4201_c_n_0;
  wire alpha_reg_1_reg_c_4202_c_n_0;
  wire alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c_n_0;
  wire alpha_reg_1_reg_c_4203_c_n_0;
  wire alpha_reg_1_reg_c_4204_c_n_0;
  wire alpha_reg_1_reg_c_4205_c_n_0;
  wire alpha_reg_1_reg_c_4206_c_n_0;
  wire alpha_reg_1_reg_c_4207_c_n_0;
  wire alpha_reg_1_reg_c_4208_c_n_0;
  wire alpha_reg_1_reg_c_4209_c_n_0;
  wire alpha_reg_1_reg_c_4210_c_n_0;
  wire alpha_reg_1_reg_c_4211_c_n_0;
  wire alpha_reg_1_reg_c_4212_c_n_0;
  wire alpha_reg_1_reg_c_4213_c_n_0;
  wire alpha_reg_1_reg_c_4214_c_n_0;
  wire alpha_reg_1_reg_c_4215_c_n_0;
  wire alpha_reg_1_reg_c_4216_c_n_0;
  wire alpha_reg_1_reg_c_4217_c_n_0;
  wire alpha_reg_1_reg_c_4218_c_n_0;
  wire alpha_reg_1_reg_c_4219_c_n_0;
  wire alpha_reg_1_reg_c_4220_c_n_0;
  wire alpha_reg_1_reg_c_4221_c_n_0;
  wire alpha_reg_1_reg_c_4222_c_n_0;
  wire alpha_reg_1_reg_c_4223_c_n_0;
  wire alpha_reg_1_reg_c_4224_c_n_0;
  wire alpha_reg_1_reg_c_4225_c_n_0;
  wire alpha_reg_1_reg_c_4226_c_n_0;
  wire alpha_reg_1_reg_c_4227_c_n_0;
  wire alpha_reg_1_reg_c_4228_c_n_0;
  wire alpha_reg_1_reg_c_4229_c_n_0;
  wire alpha_reg_1_reg_c_4230_c_n_0;
  wire alpha_reg_1_reg_c_4231_c_n_0;
  wire alpha_reg_1_reg_c_4232_c_n_0;
  wire alpha_reg_1_reg_c_4233_c_n_0;
  wire alpha_reg_1_reg_c_4234_c_n_0;
  wire alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c_n_1;
  wire alpha_reg_1_reg_c_4235_c_n_0;
  wire alpha_reg_1_reg_c_4236_c_n_0;
  wire alpha_reg_1_reg_c_4237_c_n_0;
  wire alpha_reg_1_reg_c_4238_c_n_0;
  wire alpha_reg_1_reg_c_4239_c_n_0;
  wire alpha_reg_1_reg_c_4240_c_n_0;
  wire alpha_reg_1_reg_c_4241_c_n_0;
  wire alpha_reg_1_reg_c_4242_c_n_0;
  wire alpha_reg_1_reg_c_4243_c_n_0;
  wire alpha_reg_1_reg_c_4244_c_n_0;
  wire alpha_reg_1_reg_c_4245_c_n_0;
  wire alpha_reg_1_reg_c_4246_c_n_0;
  wire alpha_reg_1_reg_c_4247_c_n_0;
  wire alpha_reg_1_reg_c_4248_c_n_0;
  wire alpha_reg_1_reg_c_4249_c_n_0;
  wire alpha_reg_1_reg_c_4250_c_n_0;
  wire alpha_reg_1_reg_c_4251_c_n_0;
  wire alpha_reg_1_reg_c_4252_c_n_0;
  wire alpha_reg_1_reg_c_4253_c_n_0;
  wire alpha_reg_1_reg_c_4254_c_n_0;
  wire alpha_reg_1_reg_c_4255_c_n_0;
  wire alpha_reg_1_reg_c_4256_c_n_0;
  wire alpha_reg_1_reg_c_4257_c_n_0;
  wire alpha_reg_1_reg_c_4258_c_n_0;
  wire alpha_reg_1_reg_c_4259_c_n_0;
  wire alpha_reg_1_reg_c_4260_c_n_0;
  wire alpha_reg_1_reg_c_4261_c_n_0;
  wire alpha_reg_1_reg_c_4262_c_n_0;
  wire alpha_reg_1_reg_c_4263_c_n_0;
  wire alpha_reg_1_reg_c_4264_c_n_0;
  wire alpha_reg_1_reg_c_4265_c_n_0;
  wire alpha_reg_1_reg_c_4266_c_n_0;
  wire alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c_n_1;
  wire alpha_reg_1_reg_c_4267_c_n_0;
  wire alpha_reg_1_reg_c_4268_c_n_0;
  wire alpha_reg_1_reg_c_4269_c_n_0;
  wire alpha_reg_1_reg_c_4270_c_n_0;
  wire alpha_reg_1_reg_c_4271_c_n_0;
  wire alpha_reg_1_reg_c_4272_c_n_0;
  wire alpha_reg_1_reg_c_4273_c_n_0;
  wire alpha_reg_1_reg_c_4274_c_n_0;
  wire alpha_reg_1_reg_c_4275_c_n_0;
  wire alpha_reg_1_reg_c_4276_c_n_0;
  wire alpha_reg_1_reg_c_4277_c_n_0;
  wire alpha_reg_1_reg_c_4278_c_n_0;
  wire alpha_reg_1_reg_c_4279_c_n_0;
  wire alpha_reg_1_reg_c_4280_c_n_0;
  wire alpha_reg_1_reg_c_4281_c_n_0;
  wire alpha_reg_1_reg_c_4282_c_n_0;
  wire alpha_reg_1_reg_c_4283_c_n_0;
  wire alpha_reg_1_reg_c_4284_c_n_0;
  wire alpha_reg_1_reg_c_4285_c_n_0;
  wire alpha_reg_1_reg_c_4286_c_n_0;
  wire alpha_reg_1_reg_c_4287_c_n_0;
  wire alpha_reg_1_reg_c_4288_c_n_0;
  wire alpha_reg_1_reg_c_4289_c_n_0;
  wire alpha_reg_1_reg_c_4290_c_n_0;
  wire alpha_reg_1_reg_c_4291_c_n_0;
  wire alpha_reg_1_reg_c_4292_c_n_0;
  wire alpha_reg_1_reg_c_4293_c_n_0;
  wire alpha_reg_1_reg_c_4294_c_n_0;
  wire alpha_reg_1_reg_c_4295_c_n_0;
  wire alpha_reg_1_reg_c_4296_c_n_0;
  wire alpha_reg_1_reg_c_4297_c_n_0;
  wire alpha_reg_1_reg_c_4298_c_n_0;
  wire alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c_n_1;
  wire alpha_reg_1_reg_c_4299_c_n_0;
  wire alpha_reg_1_reg_c_4300_c_n_0;
  wire alpha_reg_1_reg_c_4301_c_n_0;
  wire alpha_reg_1_reg_c_4302_c_n_0;
  wire alpha_reg_1_reg_c_4303_c_n_0;
  wire alpha_reg_1_reg_c_4304_c_n_0;
  wire alpha_reg_1_reg_c_4305_c_n_0;
  wire alpha_reg_1_reg_c_4306_c_n_0;
  wire alpha_reg_1_reg_c_4307_c_n_0;
  wire alpha_reg_1_reg_c_4308_c_n_0;
  wire alpha_reg_1_reg_c_4309_c_n_0;
  wire alpha_reg_1_reg_c_4310_c_n_0;
  wire alpha_reg_1_reg_c_4311_c_n_0;
  wire alpha_reg_1_reg_c_4312_c_n_0;
  wire alpha_reg_1_reg_c_4313_c_n_0;
  wire alpha_reg_1_reg_c_4314_c_n_0;
  wire alpha_reg_1_reg_c_4315_c_n_0;
  wire alpha_reg_1_reg_c_4316_c_n_0;
  wire alpha_reg_1_reg_c_4317_c_n_0;
  wire alpha_reg_1_reg_c_4318_c_n_0;
  wire alpha_reg_1_reg_c_4319_c_n_0;
  wire alpha_reg_1_reg_c_4320_c_n_0;
  wire alpha_reg_1_reg_c_4321_c_n_0;
  wire alpha_reg_1_reg_c_4322_c_n_0;
  wire alpha_reg_1_reg_c_4323_c_n_0;
  wire alpha_reg_1_reg_c_4324_c_n_0;
  wire alpha_reg_1_reg_c_4325_c_n_0;
  wire alpha_reg_1_reg_c_4326_c_n_0;
  wire alpha_reg_1_reg_c_4327_c_n_0;
  wire alpha_reg_1_reg_c_4328_c_n_0;
  wire alpha_reg_1_reg_c_4329_c_n_0;
  wire alpha_reg_1_reg_c_4330_c_n_0;
  wire alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c_n_0;
  wire alpha_reg_1_reg_c_4331_c_n_0;
  wire alpha_reg_1_reg_c_4332_c_n_0;
  wire alpha_reg_1_reg_c_4333_c_n_0;
  wire alpha_reg_1_reg_c_4334_c_n_0;
  wire alpha_reg_1_reg_c_4335_c_n_0;
  wire alpha_reg_1_reg_c_4336_c_n_0;
  wire alpha_reg_1_reg_c_4337_c_n_0;
  wire alpha_reg_1_reg_c_4338_c_n_0;
  wire alpha_reg_1_reg_c_4339_c_n_0;
  wire alpha_reg_1_reg_c_4340_c_n_0;
  wire alpha_reg_1_reg_c_4341_c_n_0;
  wire alpha_reg_1_reg_c_4342_c_n_0;
  wire alpha_reg_1_reg_c_4343_c_n_0;
  wire alpha_reg_1_reg_c_4344_c_n_0;
  wire alpha_reg_1_reg_c_4345_c_n_0;
  wire alpha_reg_1_reg_c_4346_c_n_0;
  wire alpha_reg_1_reg_c_4347_c_n_0;
  wire alpha_reg_1_reg_c_4348_c_n_0;
  wire alpha_reg_1_reg_c_4349_c_n_0;
  wire alpha_reg_1_reg_c_4350_c_n_0;
  wire alpha_reg_1_reg_c_4351_c_n_0;
  wire alpha_reg_1_reg_c_4352_c_n_0;
  wire alpha_reg_1_reg_c_4353_c_n_0;
  wire alpha_reg_1_reg_c_4354_c_n_0;
  wire alpha_reg_1_reg_c_4355_c_n_0;
  wire alpha_reg_1_reg_c_4356_c_n_0;
  wire alpha_reg_1_reg_c_4357_c_n_0;
  wire alpha_reg_1_reg_c_4358_c_n_0;
  wire alpha_reg_1_reg_c_4359_c_n_0;
  wire alpha_reg_1_reg_c_4360_c_n_0;
  wire alpha_reg_1_reg_c_4361_c_n_0;
  wire alpha_reg_1_reg_c_4362_c_n_0;
  wire alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c_n_1;
  wire alpha_reg_1_reg_c_4363_c_n_0;
  wire alpha_reg_1_reg_c_4364_c_n_0;
  wire alpha_reg_1_reg_c_4365_c_n_0;
  wire alpha_reg_1_reg_c_4366_c_n_0;
  wire alpha_reg_1_reg_c_4367_c_n_0;
  wire alpha_reg_1_reg_c_4368_c_n_0;
  wire alpha_reg_1_reg_c_4369_c_n_0;
  wire alpha_reg_1_reg_c_4370_c_n_0;
  wire alpha_reg_1_reg_c_4371_c_n_0;
  wire alpha_reg_1_reg_c_4372_c_n_0;
  wire alpha_reg_1_reg_c_4373_c_n_0;
  wire alpha_reg_1_reg_c_4374_c_n_0;
  wire alpha_reg_1_reg_c_4375_c_n_0;
  wire alpha_reg_1_reg_c_4376_c_n_0;
  wire alpha_reg_1_reg_c_4377_c_n_0;
  wire alpha_reg_1_reg_c_4378_c_n_0;
  wire alpha_reg_1_reg_c_4379_c_n_0;
  wire alpha_reg_1_reg_c_4380_c_n_0;
  wire alpha_reg_1_reg_c_4381_c_n_0;
  wire alpha_reg_1_reg_c_4382_c_n_0;
  wire alpha_reg_1_reg_c_4383_c_n_0;
  wire alpha_reg_1_reg_c_4384_c_n_0;
  wire alpha_reg_1_reg_c_4385_c_n_0;
  wire alpha_reg_1_reg_c_4386_c_n_0;
  wire alpha_reg_1_reg_c_4387_c_n_0;
  wire alpha_reg_1_reg_c_4388_c_n_0;
  wire alpha_reg_1_reg_c_4389_c_n_0;
  wire alpha_reg_1_reg_c_4390_c_n_0;
  wire alpha_reg_1_reg_c_4391_c_n_0;
  wire alpha_reg_1_reg_c_4392_c_n_0;
  wire alpha_reg_1_reg_c_4393_c_n_0;
  wire alpha_reg_1_reg_c_4394_c_n_0;
  wire alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c_n_1;
  wire alpha_reg_1_reg_c_4395_c_n_0;
  wire alpha_reg_1_reg_c_4396_c_n_0;
  wire alpha_reg_1_reg_c_4397_c_n_0;
  wire alpha_reg_1_reg_c_4398_c_n_0;
  wire alpha_reg_1_reg_c_4399_c_n_0;
  wire alpha_reg_1_reg_c_4400_c_n_0;
  wire alpha_reg_1_reg_c_4401_c_n_0;
  wire alpha_reg_1_reg_c_4402_c_n_0;
  wire alpha_reg_1_reg_c_4403_c_n_0;
  wire alpha_reg_1_reg_c_4404_c_n_0;
  wire alpha_reg_1_reg_c_4405_c_n_0;
  wire alpha_reg_1_reg_c_4406_c_n_0;
  wire alpha_reg_1_reg_c_4407_c_n_0;
  wire alpha_reg_1_reg_c_4408_c_n_0;
  wire alpha_reg_1_reg_c_4409_c_n_0;
  wire alpha_reg_1_reg_c_4410_c_n_0;
  wire alpha_reg_1_reg_c_4411_c_n_0;
  wire alpha_reg_1_reg_c_4412_c_n_0;
  wire alpha_reg_1_reg_c_4413_c_n_0;
  wire alpha_reg_1_reg_c_4414_c_n_0;
  wire alpha_reg_1_reg_c_4415_c_n_0;
  wire alpha_reg_1_reg_c_4416_c_n_0;
  wire alpha_reg_1_reg_c_4417_c_n_0;
  wire alpha_reg_1_reg_c_4418_c_n_0;
  wire alpha_reg_1_reg_c_4419_c_n_0;
  wire alpha_reg_1_reg_c_4420_c_n_0;
  wire alpha_reg_1_reg_c_4421_c_n_0;
  wire alpha_reg_1_reg_c_4422_c_n_0;
  wire alpha_reg_1_reg_c_4423_c_n_0;
  wire alpha_reg_1_reg_c_4424_c_n_0;
  wire alpha_reg_1_reg_c_4425_c_n_0;
  wire alpha_reg_1_reg_c_4426_c_n_0;
  wire alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c_n_1;
  wire alpha_reg_1_reg_c_4427_c_n_0;
  wire alpha_reg_1_reg_c_4428_c_n_0;
  wire alpha_reg_1_reg_c_4429_c_n_0;
  wire alpha_reg_1_reg_c_4430_c_n_0;
  wire alpha_reg_1_reg_c_4431_c_n_0;
  wire alpha_reg_1_reg_c_4432_c_n_0;
  wire alpha_reg_1_reg_c_4433_c_n_0;
  wire alpha_reg_1_reg_c_4434_c_n_0;
  wire alpha_reg_1_reg_c_4435_c_n_0;
  wire alpha_reg_1_reg_c_4436_c_n_0;
  wire alpha_reg_1_reg_c_4437_c_n_0;
  wire alpha_reg_1_reg_c_4438_c_n_0;
  wire alpha_reg_1_reg_c_4439_c_n_0;
  wire alpha_reg_1_reg_c_4440_c_n_0;
  wire alpha_reg_1_reg_c_4441_c_n_0;
  wire alpha_reg_1_reg_c_4442_c_n_0;
  wire alpha_reg_1_reg_c_4443_c_n_0;
  wire alpha_reg_1_reg_c_4444_c_n_0;
  wire alpha_reg_1_reg_c_4445_c_n_0;
  wire alpha_reg_1_reg_c_4446_c_n_0;
  wire alpha_reg_1_reg_c_4447_c_n_0;
  wire alpha_reg_1_reg_c_4448_c_n_0;
  wire alpha_reg_1_reg_c_4449_c_n_0;
  wire alpha_reg_1_reg_c_4450_c_n_0;
  wire alpha_reg_1_reg_c_4451_c_n_0;
  wire alpha_reg_1_reg_c_4452_c_n_0;
  wire alpha_reg_1_reg_c_4453_c_n_0;
  wire alpha_reg_1_reg_c_4454_c_n_0;
  wire alpha_reg_1_reg_c_4455_c_n_0;
  wire alpha_reg_1_reg_c_4456_c_n_0;
  wire alpha_reg_1_reg_c_4457_c_n_0;
  wire alpha_reg_1_reg_c_4458_c_n_0;
  wire alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c_n_0;
  wire alpha_reg_1_reg_c_4459_c_n_0;
  wire alpha_reg_1_reg_c_4460_c_n_0;
  wire alpha_reg_1_reg_c_4461_c_n_0;
  wire alpha_reg_1_reg_c_4462_c_n_0;
  wire alpha_reg_1_reg_c_4463_c_n_0;
  wire alpha_reg_1_reg_c_4464_c_n_0;
  wire alpha_reg_1_reg_c_4465_c_n_0;
  wire alpha_reg_1_reg_c_4466_c_n_0;
  wire alpha_reg_1_reg_c_4467_c_n_0;
  wire alpha_reg_1_reg_c_4468_c_n_0;
  wire alpha_reg_1_reg_c_4469_c_n_0;
  wire alpha_reg_1_reg_c_4470_c_n_0;
  wire alpha_reg_1_reg_c_4471_c_n_0;
  wire alpha_reg_1_reg_c_4472_c_n_0;
  wire alpha_reg_1_reg_c_4473_c_n_0;
  wire alpha_reg_1_reg_c_4474_c_n_0;
  wire alpha_reg_1_reg_c_4475_c_n_0;
  wire alpha_reg_1_reg_c_4476_c_n_0;
  wire alpha_reg_1_reg_c_4477_c_n_0;
  wire alpha_reg_1_reg_c_4478_c_n_0;
  wire alpha_reg_1_reg_c_4479_c_n_0;
  wire alpha_reg_1_reg_c_4480_c_n_0;
  wire alpha_reg_1_reg_c_4481_c_n_0;
  wire alpha_reg_1_reg_c_4482_c_n_0;
  wire alpha_reg_1_reg_c_4483_c_n_0;
  wire alpha_reg_1_reg_c_4484_c_n_0;
  wire alpha_reg_1_reg_c_4485_c_n_0;
  wire alpha_reg_1_reg_c_4486_c_n_0;
  wire alpha_reg_1_reg_c_4487_c_n_0;
  wire alpha_reg_1_reg_c_4488_c_n_0;
  wire alpha_reg_1_reg_c_4489_c_n_0;
  wire alpha_reg_1_reg_c_4490_c_n_0;
  wire alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c_n_1;
  wire alpha_reg_1_reg_c_4491_c_n_0;
  wire alpha_reg_1_reg_c_4492_c_n_0;
  wire alpha_reg_1_reg_c_4493_c_n_0;
  wire alpha_reg_1_reg_c_4494_c_n_0;
  wire alpha_reg_1_reg_c_4495_c_n_0;
  wire alpha_reg_1_reg_c_4496_c_n_0;
  wire alpha_reg_1_reg_c_4497_c_n_0;
  wire alpha_reg_1_reg_c_4498_c_n_0;
  wire alpha_reg_1_reg_c_4499_c_n_0;
  wire alpha_reg_1_reg_c_4500_c_n_0;
  wire alpha_reg_1_reg_c_4501_c_n_0;
  wire alpha_reg_1_reg_c_4502_c_n_0;
  wire alpha_reg_1_reg_c_4503_c_n_0;
  wire alpha_reg_1_reg_c_4504_c_n_0;
  wire alpha_reg_1_reg_c_4505_c_n_0;
  wire alpha_reg_1_reg_c_4506_c_n_0;
  wire alpha_reg_1_reg_c_4507_c_n_0;
  wire alpha_reg_1_reg_c_4508_c_n_0;
  wire alpha_reg_1_reg_c_4509_c_n_0;
  wire alpha_reg_1_reg_c_4510_c_n_0;
  wire alpha_reg_1_reg_c_4511_c_n_0;
  wire alpha_reg_1_reg_c_4512_c_n_0;
  wire alpha_reg_1_reg_c_4513_c_n_0;
  wire alpha_reg_1_reg_c_4514_c_n_0;
  wire alpha_reg_1_reg_c_4515_c_n_0;
  wire alpha_reg_1_reg_c_4516_c_n_0;
  wire alpha_reg_1_reg_c_4517_c_n_0;
  wire alpha_reg_1_reg_c_4518_c_n_0;
  wire alpha_reg_1_reg_c_4519_c_n_0;
  wire alpha_reg_1_reg_c_4520_c_n_0;
  wire alpha_reg_1_reg_c_4521_c_n_0;
  wire alpha_reg_1_reg_c_4522_c_n_0;
  wire alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c_n_1;
  wire alpha_reg_1_reg_c_4523_c_n_0;
  wire alpha_reg_1_reg_c_4524_c_n_0;
  wire alpha_reg_1_reg_c_4525_c_n_0;
  wire alpha_reg_1_reg_c_4526_c_n_0;
  wire alpha_reg_1_reg_c_4527_c_n_0;
  wire alpha_reg_1_reg_c_4528_c_n_0;
  wire alpha_reg_1_reg_c_4529_c_n_0;
  wire alpha_reg_1_reg_c_4530_c_n_0;
  wire alpha_reg_1_reg_c_4531_c_n_0;
  wire alpha_reg_1_reg_c_4532_c_n_0;
  wire alpha_reg_1_reg_c_4533_c_n_0;
  wire alpha_reg_1_reg_c_4534_c_n_0;
  wire alpha_reg_1_reg_c_4535_c_n_0;
  wire alpha_reg_1_reg_c_4536_c_n_0;
  wire alpha_reg_1_reg_c_4537_c_n_0;
  wire alpha_reg_1_reg_c_4538_c_n_0;
  wire alpha_reg_1_reg_c_4539_c_n_0;
  wire alpha_reg_1_reg_c_4540_c_n_0;
  wire alpha_reg_1_reg_c_4541_c_n_0;
  wire alpha_reg_1_reg_c_4542_c_n_0;
  wire alpha_reg_1_reg_c_4543_c_n_0;
  wire alpha_reg_1_reg_c_4544_c_n_0;
  wire alpha_reg_1_reg_c_4545_c_n_0;
  wire alpha_reg_1_reg_c_4546_c_n_0;
  wire alpha_reg_1_reg_c_4547_c_n_0;
  wire alpha_reg_1_reg_c_4548_c_n_0;
  wire alpha_reg_1_reg_c_4549_c_n_0;
  wire alpha_reg_1_reg_c_4550_c_n_0;
  wire alpha_reg_1_reg_c_4551_c_n_0;
  wire alpha_reg_1_reg_c_4552_c_n_0;
  wire alpha_reg_1_reg_c_4553_c_n_0;
  wire alpha_reg_1_reg_c_4554_c_n_0;
  wire alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c_n_1;
  wire alpha_reg_1_reg_c_4555_c_n_0;
  wire alpha_reg_1_reg_c_4556_c_n_0;
  wire alpha_reg_1_reg_c_4557_c_n_0;
  wire alpha_reg_1_reg_c_4558_c_n_0;
  wire alpha_reg_1_reg_c_4559_c_n_0;
  wire alpha_reg_1_reg_c_4560_c_n_0;
  wire alpha_reg_1_reg_c_4561_c_n_0;
  wire alpha_reg_1_reg_c_4562_c_n_0;
  wire alpha_reg_1_reg_c_4563_c_n_0;
  wire alpha_reg_1_reg_c_4564_c_n_0;
  wire alpha_reg_1_reg_c_4565_c_n_0;
  wire alpha_reg_1_reg_c_4566_c_n_0;
  wire alpha_reg_1_reg_c_4567_c_n_0;
  wire alpha_reg_1_reg_c_4568_c_n_0;
  wire alpha_reg_1_reg_c_4569_c_n_0;
  wire alpha_reg_1_reg_c_4570_c_n_0;
  wire alpha_reg_1_reg_c_4571_c_n_0;
  wire alpha_reg_1_reg_c_4572_c_n_0;
  wire alpha_reg_1_reg_c_4573_c_n_0;
  wire alpha_reg_1_reg_c_4574_c_n_0;
  wire alpha_reg_1_reg_c_4575_c_n_0;
  wire alpha_reg_1_reg_c_4576_c_n_0;
  wire alpha_reg_1_reg_c_4577_c_n_0;
  wire alpha_reg_1_reg_c_4578_c_n_0;
  wire alpha_reg_1_reg_c_4579_c_n_0;
  wire alpha_reg_1_reg_c_4580_c_n_0;
  wire alpha_reg_1_reg_c_4581_c_n_0;
  wire alpha_reg_1_reg_c_4582_c_n_0;
  wire alpha_reg_1_reg_c_4583_c_n_0;
  wire alpha_reg_1_reg_c_4584_c_n_0;
  wire alpha_reg_1_reg_c_4585_c_n_0;
  wire alpha_reg_1_reg_c_4586_c_n_0;
  wire alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c_n_0;
  wire alpha_reg_1_reg_c_4587_c_n_0;
  wire alpha_reg_1_reg_c_4588_c_n_0;
  wire alpha_reg_1_reg_c_4589_c_n_0;
  wire alpha_reg_1_reg_c_4590_c_n_0;
  wire alpha_reg_1_reg_c_4591_c_n_0;
  wire alpha_reg_1_reg_c_4592_c_n_0;
  wire alpha_reg_1_reg_c_4593_c_n_0;
  wire alpha_reg_1_reg_c_4594_c_n_0;
  wire alpha_reg_1_reg_c_4595_c_n_0;
  wire alpha_reg_1_reg_c_4596_c_n_0;
  wire alpha_reg_1_reg_c_4597_c_n_0;
  wire alpha_reg_1_reg_c_4598_c_n_0;
  wire alpha_reg_1_reg_c_4599_c_n_0;
  wire alpha_reg_1_reg_c_4600_c_n_0;
  wire alpha_reg_1_reg_c_4601_c_n_0;
  wire alpha_reg_1_reg_c_4602_c_n_0;
  wire alpha_reg_1_reg_c_4603_c_n_0;
  wire alpha_reg_1_reg_c_4604_c_n_0;
  wire alpha_reg_1_reg_c_4605_c_n_0;
  wire alpha_reg_1_reg_c_4606_c_n_0;
  wire alpha_reg_1_reg_c_4607_c_n_0;
  wire alpha_reg_1_reg_c_4608_c_n_0;
  wire alpha_reg_1_reg_c_4609_c_n_0;
  wire alpha_reg_1_reg_c_4610_c_n_0;
  wire alpha_reg_1_reg_c_4611_c_n_0;
  wire alpha_reg_1_reg_c_4612_c_n_0;
  wire alpha_reg_1_reg_c_4613_c_n_0;
  wire alpha_reg_1_reg_c_4614_c_n_0;
  wire alpha_reg_1_reg_c_4615_c_n_0;
  wire alpha_reg_1_reg_c_4616_c_n_0;
  wire alpha_reg_1_reg_c_4617_c_n_0;
  wire alpha_reg_1_reg_c_4618_c_n_0;
  wire alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c_n_1;
  wire alpha_reg_1_reg_c_4619_c_n_0;
  wire alpha_reg_1_reg_c_4620_c_n_0;
  wire alpha_reg_1_reg_c_4621_c_n_0;
  wire alpha_reg_1_reg_c_4622_c_n_0;
  wire alpha_reg_1_reg_c_4623_c_n_0;
  wire alpha_reg_1_reg_c_4624_c_n_0;
  wire alpha_reg_1_reg_c_4625_c_n_0;
  wire alpha_reg_1_reg_c_4626_c_n_0;
  wire alpha_reg_1_reg_c_4627_c_n_0;
  wire alpha_reg_1_reg_c_4628_c_n_0;
  wire alpha_reg_1_reg_c_4629_c_n_0;
  wire alpha_reg_1_reg_c_4630_c_n_0;
  wire alpha_reg_1_reg_c_4631_c_n_0;
  wire alpha_reg_1_reg_c_4632_c_n_0;
  wire alpha_reg_1_reg_c_4633_c_n_0;
  wire alpha_reg_1_reg_c_4634_c_n_0;
  wire alpha_reg_1_reg_c_4635_c_n_0;
  wire alpha_reg_1_reg_c_4636_c_n_0;
  wire alpha_reg_1_reg_c_4637_c_n_0;
  wire alpha_reg_1_reg_c_4638_c_n_0;
  wire alpha_reg_1_reg_c_4639_c_n_0;
  wire alpha_reg_1_reg_c_4640_c_n_0;
  wire alpha_reg_1_reg_c_4641_c_n_0;
  wire alpha_reg_1_reg_c_4642_c_n_0;
  wire alpha_reg_1_reg_c_4643_c_n_0;
  wire alpha_reg_1_reg_c_4644_c_n_0;
  wire alpha_reg_1_reg_c_4645_c_n_0;
  wire alpha_reg_1_reg_c_4646_c_n_0;
  wire alpha_reg_1_reg_c_4647_c_n_0;
  wire alpha_reg_1_reg_c_4648_c_n_0;
  wire alpha_reg_1_reg_c_4649_c_n_0;
  wire alpha_reg_1_reg_c_4650_c_n_0;
  wire alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c_n_1;
  wire alpha_reg_1_reg_c_4651_c_n_0;
  wire alpha_reg_1_reg_c_4652_c_n_0;
  wire alpha_reg_1_reg_c_4653_c_n_0;
  wire alpha_reg_1_reg_c_4654_c_n_0;
  wire alpha_reg_1_reg_c_4655_c_n_0;
  wire alpha_reg_1_reg_c_4656_c_n_0;
  wire alpha_reg_1_reg_c_4657_c_n_0;
  wire alpha_reg_1_reg_c_4658_c_n_0;
  wire alpha_reg_1_reg_c_4659_c_n_0;
  wire alpha_reg_1_reg_c_4660_c_n_0;
  wire alpha_reg_1_reg_c_4661_c_n_0;
  wire alpha_reg_1_reg_c_4662_c_n_0;
  wire alpha_reg_1_reg_c_4663_c_n_0;
  wire alpha_reg_1_reg_c_4664_c_n_0;
  wire alpha_reg_1_reg_c_4665_c_n_0;
  wire alpha_reg_1_reg_c_4666_c_n_0;
  wire alpha_reg_1_reg_c_4667_c_n_0;
  wire alpha_reg_1_reg_c_4668_c_n_0;
  wire alpha_reg_1_reg_c_4669_c_n_0;
  wire alpha_reg_1_reg_c_4670_c_n_0;
  wire alpha_reg_1_reg_c_4671_c_n_0;
  wire alpha_reg_1_reg_c_4672_c_n_0;
  wire alpha_reg_1_reg_c_4673_c_n_0;
  wire alpha_reg_1_reg_c_4674_c_n_0;
  wire alpha_reg_1_reg_c_4675_c_n_0;
  wire alpha_reg_1_reg_c_4676_c_n_0;
  wire alpha_reg_1_reg_c_4677_c_n_0;
  wire alpha_reg_1_reg_c_4678_c_n_0;
  wire alpha_reg_1_reg_c_4679_c_n_0;
  wire alpha_reg_1_reg_c_4680_c_n_0;
  wire alpha_reg_1_reg_c_4681_c_n_0;
  wire alpha_reg_1_reg_c_4682_c_n_0;
  wire alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c_n_1;
  wire alpha_reg_1_reg_c_4683_c_n_0;
  wire alpha_reg_1_reg_c_4684_c_n_0;
  wire alpha_reg_1_reg_c_4685_c_n_0;
  wire alpha_reg_1_reg_c_4686_c_n_0;
  wire alpha_reg_1_reg_c_4687_c_n_0;
  wire alpha_reg_1_reg_c_4688_c_n_0;
  wire alpha_reg_1_reg_c_4689_c_n_0;
  wire alpha_reg_1_reg_c_4690_c_n_0;
  wire alpha_reg_1_reg_c_4691_c_n_0;
  wire alpha_reg_1_reg_c_4692_c_n_0;
  wire alpha_reg_1_reg_c_4693_c_n_0;
  wire alpha_reg_1_reg_c_4694_c_n_0;
  wire alpha_reg_1_reg_c_4695_c_n_0;
  wire alpha_reg_1_reg_c_4696_c_n_0;
  wire alpha_reg_1_reg_c_4697_c_n_0;
  wire alpha_reg_1_reg_c_4698_c_n_0;
  wire alpha_reg_1_reg_c_4699_c_n_0;
  wire alpha_reg_1_reg_c_4700_c_n_0;
  wire alpha_reg_1_reg_c_4701_c_n_0;
  wire alpha_reg_1_reg_c_4702_c_n_0;
  wire alpha_reg_1_reg_c_4703_c_n_0;
  wire alpha_reg_1_reg_c_4704_c_n_0;
  wire alpha_reg_1_reg_c_4705_c_n_0;
  wire alpha_reg_1_reg_c_4706_c_n_0;
  wire alpha_reg_1_reg_c_4707_c_n_0;
  wire alpha_reg_1_reg_c_4708_c_n_0;
  wire alpha_reg_1_reg_c_4709_c_n_0;
  wire alpha_reg_1_reg_c_4710_c_n_0;
  wire alpha_reg_1_reg_c_4711_c_n_0;
  wire alpha_reg_1_reg_c_4712_c_n_0;
  wire alpha_reg_1_reg_c_4713_c_n_0;
  wire alpha_reg_1_reg_c_4714_c_n_0;
  wire alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c_n_0;
  wire alpha_reg_1_reg_c_4715_c_n_0;
  wire alpha_reg_1_reg_c_4716_c_n_0;
  wire alpha_reg_1_reg_c_4717_c_n_0;
  wire alpha_reg_1_reg_c_4718_c_n_0;
  wire alpha_reg_1_reg_c_4719_c_n_0;
  wire alpha_reg_1_reg_c_4720_c_n_0;
  wire alpha_reg_1_reg_c_4721_c_n_0;
  wire alpha_reg_1_reg_c_4722_c_n_0;
  wire alpha_reg_1_reg_c_4723_c_n_0;
  wire alpha_reg_1_reg_c_4724_c_n_0;
  wire alpha_reg_1_reg_c_4725_c_n_0;
  wire alpha_reg_1_reg_c_4726_c_n_0;
  wire alpha_reg_1_reg_c_4727_c_n_0;
  wire alpha_reg_1_reg_c_4728_c_n_0;
  wire alpha_reg_1_reg_c_4729_c_n_0;
  wire alpha_reg_1_reg_c_4730_c_n_0;
  wire alpha_reg_1_reg_c_4731_c_n_0;
  wire alpha_reg_1_reg_c_4732_c_n_0;
  wire alpha_reg_1_reg_c_4733_c_n_0;
  wire alpha_reg_1_reg_c_4734_c_n_0;
  wire alpha_reg_1_reg_c_4735_c_n_0;
  wire alpha_reg_1_reg_c_4736_c_n_0;
  wire alpha_reg_1_reg_c_4737_c_n_0;
  wire alpha_reg_1_reg_c_4738_c_n_0;
  wire alpha_reg_1_reg_c_4739_c_n_0;
  wire alpha_reg_1_reg_c_4740_c_n_0;
  wire alpha_reg_1_reg_c_4741_c_n_0;
  wire alpha_reg_1_reg_c_4742_c_n_0;
  wire alpha_reg_1_reg_c_4743_c_n_0;
  wire alpha_reg_1_reg_c_4744_c_n_0;
  wire alpha_reg_1_reg_c_4745_c_n_0;
  wire alpha_reg_1_reg_c_4746_c_n_0;
  wire alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c_n_1;
  wire alpha_reg_1_reg_c_4747_c_n_0;
  wire alpha_reg_1_reg_c_4748_c_n_0;
  wire alpha_reg_1_reg_c_4749_c_n_0;
  wire alpha_reg_1_reg_c_4750_c_n_0;
  wire alpha_reg_1_reg_c_4751_c_n_0;
  wire alpha_reg_1_reg_c_4752_c_n_0;
  wire alpha_reg_1_reg_c_4753_c_n_0;
  wire alpha_reg_1_reg_c_4754_c_n_0;
  wire alpha_reg_1_reg_c_4755_c_n_0;
  wire alpha_reg_1_reg_c_4756_c_n_0;
  wire alpha_reg_1_reg_c_4757_c_n_0;
  wire alpha_reg_1_reg_c_4758_c_n_0;
  wire alpha_reg_1_reg_c_4759_c_n_0;
  wire alpha_reg_1_reg_c_4760_c_n_0;
  wire alpha_reg_1_reg_c_4761_c_n_0;
  wire alpha_reg_1_reg_c_4762_c_n_0;
  wire alpha_reg_1_reg_c_4763_c_n_0;
  wire alpha_reg_1_reg_c_4764_c_n_0;
  wire alpha_reg_1_reg_c_4765_c_n_0;
  wire alpha_reg_1_reg_c_4766_c_n_0;
  wire alpha_reg_1_reg_c_4767_c_n_0;
  wire alpha_reg_1_reg_c_4768_c_n_0;
  wire alpha_reg_1_reg_c_4769_c_n_0;
  wire alpha_reg_1_reg_c_4770_c_n_0;
  wire alpha_reg_1_reg_c_4771_c_n_0;
  wire alpha_reg_1_reg_c_4772_c_n_0;
  wire alpha_reg_1_reg_c_4773_c_n_0;
  wire alpha_reg_1_reg_c_4774_c_n_0;
  wire alpha_reg_1_reg_c_4775_c_n_0;
  wire alpha_reg_1_reg_c_4776_c_n_0;
  wire alpha_reg_1_reg_c_4777_c_n_0;
  wire alpha_reg_1_reg_c_4778_c_n_0;
  wire alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c_n_1;
  wire alpha_reg_1_reg_c_4779_c_n_0;
  wire alpha_reg_1_reg_c_4780_c_n_0;
  wire alpha_reg_1_reg_c_4781_c_n_0;
  wire alpha_reg_1_reg_c_4782_c_n_0;
  wire alpha_reg_1_reg_c_4783_c_n_0;
  wire alpha_reg_1_reg_c_4784_c_n_0;
  wire alpha_reg_1_reg_c_4785_c_n_0;
  wire alpha_reg_1_reg_c_4786_c_n_0;
  wire alpha_reg_1_reg_c_4787_c_n_0;
  wire alpha_reg_1_reg_c_4788_c_n_0;
  wire alpha_reg_1_reg_c_4789_c_n_0;
  wire alpha_reg_1_reg_c_4790_c_n_0;
  wire alpha_reg_1_reg_c_4791_c_n_0;
  wire alpha_reg_1_reg_c_4792_c_n_0;
  wire alpha_reg_1_reg_c_4793_c_n_0;
  wire alpha_reg_1_reg_c_4794_c_n_0;
  wire alpha_reg_1_reg_c_4795_c_n_0;
  wire alpha_reg_1_reg_c_4796_c_n_0;
  wire alpha_reg_1_reg_c_4797_c_n_0;
  wire alpha_reg_1_reg_c_4798_c_n_0;
  wire alpha_reg_1_reg_c_4799_c_n_0;
  wire alpha_reg_1_reg_c_4800_c_n_0;
  wire alpha_reg_1_reg_c_4801_c_n_0;
  wire alpha_reg_1_reg_c_4802_c_n_0;
  wire alpha_reg_1_reg_c_4803_c_n_0;
  wire alpha_reg_1_reg_c_4804_c_n_0;
  wire alpha_reg_1_reg_c_4805_c_n_0;
  wire alpha_reg_1_reg_c_4806_c_n_0;
  wire alpha_reg_1_reg_c_4807_c_n_0;
  wire alpha_reg_1_reg_c_4808_c_n_0;
  wire alpha_reg_1_reg_c_4809_c_n_0;
  wire alpha_reg_1_reg_c_4810_c_n_0;
  wire alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c_n_1;
  wire alpha_reg_1_reg_c_4811_c_n_0;
  wire alpha_reg_1_reg_c_4812_c_n_0;
  wire alpha_reg_1_reg_c_4813_c_n_0;
  wire alpha_reg_1_reg_c_4814_c_n_0;
  wire alpha_reg_1_reg_c_4815_c_n_0;
  wire alpha_reg_1_reg_c_4816_c_n_0;
  wire alpha_reg_1_reg_c_4817_c_n_0;
  wire alpha_reg_1_reg_c_4818_c_n_0;
  wire alpha_reg_1_reg_c_4819_c_n_0;
  wire alpha_reg_1_reg_c_4820_c_n_0;
  wire alpha_reg_1_reg_c_4821_c_n_0;
  wire alpha_reg_1_reg_c_4822_c_n_0;
  wire alpha_reg_1_reg_c_4823_c_n_0;
  wire alpha_reg_1_reg_c_4824_c_n_0;
  wire alpha_reg_1_reg_c_4825_c_n_0;
  wire alpha_reg_1_reg_c_4826_c_n_0;
  wire alpha_reg_1_reg_c_4827_c_n_0;
  wire alpha_reg_1_reg_c_4828_c_n_0;
  wire alpha_reg_1_reg_c_4829_c_n_0;
  wire alpha_reg_1_reg_c_4830_c_n_0;
  wire alpha_reg_1_reg_c_4831_c_n_0;
  wire alpha_reg_1_reg_c_4832_c_n_0;
  wire alpha_reg_1_reg_c_4833_c_n_0;
  wire alpha_reg_1_reg_c_4834_c_n_0;
  wire alpha_reg_1_reg_c_4835_c_n_0;
  wire alpha_reg_1_reg_c_4836_c_n_0;
  wire alpha_reg_1_reg_c_4837_c_n_0;
  wire alpha_reg_1_reg_c_4838_c_n_0;
  wire alpha_reg_1_reg_c_4839_c_n_0;
  wire alpha_reg_1_reg_c_4840_c_n_0;
  wire alpha_reg_1_reg_c_4841_c_n_0;
  wire alpha_reg_1_reg_c_4842_c_n_0;
  wire alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c_n_0;
  wire alpha_reg_1_reg_c_4843_c_n_0;
  wire alpha_reg_1_reg_c_4844_c_n_0;
  wire alpha_reg_1_reg_c_4845_c_n_0;
  wire alpha_reg_1_reg_c_4846_c_n_0;
  wire alpha_reg_1_reg_c_4847_c_n_0;
  wire alpha_reg_1_reg_c_4848_c_n_0;
  wire alpha_reg_1_reg_c_4849_c_n_0;
  wire alpha_reg_1_reg_c_4850_c_n_0;
  wire alpha_reg_1_reg_c_4851_c_n_0;
  wire alpha_reg_1_reg_c_4852_c_n_0;
  wire alpha_reg_1_reg_c_4853_c_n_0;
  wire alpha_reg_1_reg_c_4854_c_n_0;
  wire alpha_reg_1_reg_c_4855_c_n_0;
  wire alpha_reg_1_reg_c_4856_c_n_0;
  wire alpha_reg_1_reg_c_4857_c_n_0;
  wire alpha_reg_1_reg_c_4858_c_n_0;
  wire alpha_reg_1_reg_c_4859_c_n_0;
  wire alpha_reg_1_reg_c_4860_c_n_0;
  wire alpha_reg_1_reg_c_4861_c_n_0;
  wire alpha_reg_1_reg_c_4862_c_n_0;
  wire alpha_reg_1_reg_c_4863_c_n_0;
  wire alpha_reg_1_reg_c_4864_c_n_0;
  wire alpha_reg_1_reg_c_4865_c_n_0;
  wire alpha_reg_1_reg_c_4866_c_n_0;
  wire alpha_reg_1_reg_c_4867_c_n_0;
  wire alpha_reg_1_reg_c_4868_c_n_0;
  wire alpha_reg_1_reg_c_4869_c_n_0;
  wire alpha_reg_1_reg_c_4870_c_n_0;
  wire alpha_reg_1_reg_c_4871_c_n_0;
  wire alpha_reg_1_reg_c_4872_c_n_0;
  wire alpha_reg_1_reg_c_4873_c_n_0;
  wire alpha_reg_1_reg_c_4874_c_n_0;
  wire alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c_n_1;
  wire alpha_reg_1_reg_c_4875_c_n_0;
  wire alpha_reg_1_reg_c_4876_c_n_0;
  wire alpha_reg_1_reg_c_4877_c_n_0;
  wire alpha_reg_1_reg_c_4878_c_n_0;
  wire alpha_reg_1_reg_c_4879_c_n_0;
  wire alpha_reg_1_reg_c_4880_c_n_0;
  wire alpha_reg_1_reg_c_4881_c_n_0;
  wire alpha_reg_1_reg_c_4882_c_n_0;
  wire alpha_reg_1_reg_c_4883_c_n_0;
  wire alpha_reg_1_reg_c_4884_c_n_0;
  wire alpha_reg_1_reg_c_4885_c_n_0;
  wire alpha_reg_1_reg_c_4886_c_n_0;
  wire alpha_reg_1_reg_c_4887_c_n_0;
  wire alpha_reg_1_reg_c_4888_c_n_0;
  wire alpha_reg_1_reg_c_4889_c_n_0;
  wire alpha_reg_1_reg_c_4890_c_n_0;
  wire alpha_reg_1_reg_c_4891_c_n_0;
  wire alpha_reg_1_reg_c_4892_c_n_0;
  wire alpha_reg_1_reg_c_4893_c_n_0;
  wire alpha_reg_1_reg_c_4894_c_n_0;
  wire alpha_reg_1_reg_c_4895_c_n_0;
  wire alpha_reg_1_reg_c_4896_c_n_0;
  wire alpha_reg_1_reg_c_4897_c_n_0;
  wire alpha_reg_1_reg_c_4898_c_n_0;
  wire alpha_reg_1_reg_c_4899_c_n_0;
  wire alpha_reg_1_reg_c_4900_c_n_0;
  wire alpha_reg_1_reg_c_4901_c_n_0;
  wire alpha_reg_1_reg_c_4902_c_n_0;
  wire alpha_reg_1_reg_c_4903_c_n_0;
  wire alpha_reg_1_reg_c_4904_c_n_0;
  wire alpha_reg_1_reg_c_4905_c_n_0;
  wire alpha_reg_1_reg_c_4906_c_n_0;
  wire alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c_n_1;
  wire alpha_reg_1_reg_c_4907_c_n_0;
  wire alpha_reg_1_reg_c_4908_c_n_0;
  wire alpha_reg_1_reg_c_4909_c_n_0;
  wire alpha_reg_1_reg_c_4910_c_n_0;
  wire alpha_reg_1_reg_c_4911_c_n_0;
  wire alpha_reg_1_reg_c_4912_c_n_0;
  wire alpha_reg_1_reg_c_4913_c_n_0;
  wire alpha_reg_1_reg_c_4914_c_n_0;
  wire alpha_reg_1_reg_c_4915_c_n_0;
  wire alpha_reg_1_reg_c_4916_c_n_0;
  wire alpha_reg_1_reg_c_4917_c_n_0;
  wire alpha_reg_1_reg_c_4918_c_n_0;
  wire alpha_reg_1_reg_c_4919_c_n_0;
  wire alpha_reg_1_reg_c_4920_c_n_0;
  wire alpha_reg_1_reg_c_4921_c_n_0;
  wire alpha_reg_1_reg_c_4922_c_n_0;
  wire alpha_reg_1_reg_c_4923_c_n_0;
  wire alpha_reg_1_reg_c_4924_c_n_0;
  wire alpha_reg_1_reg_c_4925_c_n_0;
  wire alpha_reg_1_reg_c_4926_c_n_0;
  wire alpha_reg_1_reg_c_4927_c_n_0;
  wire alpha_reg_1_reg_c_4928_c_n_0;
  wire alpha_reg_1_reg_c_4929_c_n_0;
  wire alpha_reg_1_reg_c_4930_c_n_0;
  wire alpha_reg_1_reg_c_4931_c_n_0;
  wire alpha_reg_1_reg_c_4932_c_n_0;
  wire alpha_reg_1_reg_c_4933_c_n_0;
  wire alpha_reg_1_reg_c_4934_c_n_0;
  wire alpha_reg_1_reg_c_4935_c_n_0;
  wire alpha_reg_1_reg_c_4936_c_n_0;
  wire alpha_reg_1_reg_c_4937_c_n_0;
  wire alpha_reg_1_reg_c_4938_c_n_0;
  wire alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c_n_1;
  wire alpha_reg_1_reg_c_4939_c_n_0;
  wire alpha_reg_1_reg_c_4940_c_n_0;
  wire alpha_reg_1_reg_c_4941_c_n_0;
  wire alpha_reg_1_reg_c_4942_c_n_0;
  wire alpha_reg_1_reg_c_4943_c_n_0;
  wire alpha_reg_1_reg_c_4944_c_n_0;
  wire alpha_reg_1_reg_c_4945_c_n_0;
  wire alpha_reg_1_reg_c_4946_c_n_0;
  wire alpha_reg_1_reg_c_4947_c_n_0;
  wire alpha_reg_1_reg_c_4948_c_n_0;
  wire alpha_reg_1_reg_c_4949_c_n_0;
  wire alpha_reg_1_reg_c_4950_c_n_0;
  wire alpha_reg_1_reg_c_4951_c_n_0;
  wire alpha_reg_1_reg_c_4952_c_n_0;
  wire alpha_reg_1_reg_c_4953_c_n_0;
  wire alpha_reg_1_reg_c_4954_c_n_0;
  wire alpha_reg_1_reg_c_4955_c_n_0;
  wire alpha_reg_1_reg_c_4956_c_n_0;
  wire alpha_reg_1_reg_c_4957_c_n_0;
  wire alpha_reg_1_reg_c_4958_c_n_0;
  wire alpha_reg_1_reg_c_4959_c_n_0;
  wire alpha_reg_1_reg_c_4960_c_n_0;
  wire alpha_reg_1_reg_c_4961_c_n_0;
  wire alpha_reg_1_reg_c_4962_c_n_0;
  wire alpha_reg_1_reg_c_4963_c_n_0;
  wire alpha_reg_1_reg_c_4964_c_n_0;
  wire alpha_reg_1_reg_c_4965_c_n_0;
  wire alpha_reg_1_reg_c_4966_c_n_0;
  wire alpha_reg_1_reg_c_4967_c_n_0;
  wire alpha_reg_1_reg_c_4968_c_n_0;
  wire alpha_reg_1_reg_c_4969_c_n_0;
  wire alpha_reg_1_reg_c_4970_c_n_0;
  wire alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c_n_0;
  wire alpha_reg_1_reg_c_4971_c_n_0;
  wire alpha_reg_1_reg_c_4972_c_n_0;
  wire alpha_reg_1_reg_c_4973_c_n_0;
  wire alpha_reg_1_reg_c_4974_c_n_0;
  wire alpha_reg_1_reg_c_4975_c_n_0;
  wire alpha_reg_1_reg_c_4976_c_n_0;
  wire alpha_reg_1_reg_c_4977_c_n_0;
  wire alpha_reg_1_reg_c_4978_c_n_0;
  wire alpha_reg_1_reg_c_4979_c_n_0;
  wire alpha_reg_1_reg_c_4980_c_n_0;
  wire alpha_reg_1_reg_c_4981_c_n_0;
  wire alpha_reg_1_reg_c_4982_c_n_0;
  wire alpha_reg_1_reg_c_4983_c_n_0;
  wire alpha_reg_1_reg_c_4984_c_n_0;
  wire alpha_reg_1_reg_c_4985_c_n_0;
  wire alpha_reg_1_reg_c_4986_c_n_0;
  wire alpha_reg_1_reg_c_4987_c_n_0;
  wire alpha_reg_1_reg_c_4988_c_n_0;
  wire alpha_reg_1_reg_c_4989_c_n_0;
  wire alpha_reg_1_reg_c_4990_c_n_0;
  wire alpha_reg_1_reg_c_4991_c_n_0;
  wire alpha_reg_1_reg_c_4992_c_n_0;
  wire alpha_reg_1_reg_c_4993_c_n_0;
  wire alpha_reg_1_reg_c_4994_c_n_0;
  wire alpha_reg_1_reg_c_4995_c_n_0;
  wire alpha_reg_1_reg_c_4996_c_n_0;
  wire alpha_reg_1_reg_c_4997_c_n_0;
  wire alpha_reg_1_reg_c_4998_c_n_0;
  wire alpha_reg_1_reg_c_4999_c_n_0;
  wire alpha_reg_1_reg_c_5000_c_n_0;
  wire alpha_reg_1_reg_c_5001_c_n_0;
  wire alpha_reg_1_reg_c_5002_c_n_0;
  wire alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c_n_1;
  wire alpha_reg_1_reg_c_5003_c_n_0;
  wire alpha_reg_1_reg_c_5004_c_n_0;
  wire alpha_reg_1_reg_c_5005_c_n_0;
  wire alpha_reg_1_reg_c_5006_c_n_0;
  wire alpha_reg_1_reg_c_5007_c_n_0;
  wire alpha_reg_1_reg_c_5008_c_n_0;
  wire alpha_reg_1_reg_c_5009_c_n_0;
  wire alpha_reg_1_reg_c_5010_c_n_0;
  wire alpha_reg_1_reg_c_5011_c_n_0;
  wire alpha_reg_1_reg_c_5012_c_n_0;
  wire alpha_reg_1_reg_c_5013_c_n_0;
  wire alpha_reg_1_reg_c_5014_c_n_0;
  wire alpha_reg_1_reg_c_5015_c_n_0;
  wire alpha_reg_1_reg_c_5016_c_n_0;
  wire alpha_reg_1_reg_c_5017_c_n_0;
  wire alpha_reg_1_reg_c_5018_c_n_0;
  wire alpha_reg_1_reg_c_5019_c_n_0;
  wire alpha_reg_1_reg_c_5020_c_n_0;
  wire alpha_reg_1_reg_c_5021_c_n_0;
  wire alpha_reg_1_reg_c_5022_c_n_0;
  wire alpha_reg_1_reg_c_5023_c_n_0;
  wire alpha_reg_1_reg_c_5024_c_n_0;
  wire alpha_reg_1_reg_c_5025_c_n_0;
  wire alpha_reg_1_reg_c_5026_c_n_0;
  wire alpha_reg_1_reg_c_5027_c_n_0;
  wire alpha_reg_1_reg_c_5028_c_n_0;
  wire alpha_reg_1_reg_c_5029_c_n_0;
  wire alpha_reg_1_reg_c_5030_c_n_0;
  wire alpha_reg_1_reg_c_5031_c_n_0;
  wire alpha_reg_1_reg_c_5032_c_n_0;
  wire alpha_reg_1_reg_c_5033_c_n_0;
  wire alpha_reg_1_reg_c_5034_c_n_0;
  wire alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c_n_1;
  wire alpha_reg_1_reg_c_5035_c_n_0;
  wire alpha_reg_1_reg_c_5036_c_n_0;
  wire alpha_reg_1_reg_c_5037_c_n_0;
  wire alpha_reg_1_reg_c_5038_c_n_0;
  wire alpha_reg_1_reg_c_5039_c_n_0;
  wire alpha_reg_1_reg_c_5040_c_n_0;
  wire alpha_reg_1_reg_c_5041_c_n_0;
  wire alpha_reg_1_reg_c_5042_c_n_0;
  wire alpha_reg_1_reg_c_5043_c_n_0;
  wire alpha_reg_1_reg_c_5044_c_n_0;
  wire alpha_reg_1_reg_c_5045_c_n_0;
  wire alpha_reg_1_reg_c_5046_c_n_0;
  wire alpha_reg_1_reg_c_5047_c_n_0;
  wire alpha_reg_1_reg_c_5048_c_n_0;
  wire alpha_reg_1_reg_c_5049_c_n_0;
  wire alpha_reg_1_reg_c_5050_c_n_0;
  wire alpha_reg_1_reg_c_5051_c_n_0;
  wire alpha_reg_1_reg_c_5052_c_n_0;
  wire alpha_reg_1_reg_c_5053_c_n_0;
  wire alpha_reg_1_reg_c_5054_c_n_0;
  wire alpha_reg_1_reg_c_5055_c_n_0;
  wire alpha_reg_1_reg_c_5056_c_n_0;
  wire alpha_reg_1_reg_c_5057_c_n_0;
  wire alpha_reg_1_reg_c_5058_c_n_0;
  wire alpha_reg_1_reg_c_5059_c_n_0;
  wire alpha_reg_1_reg_c_5060_c_n_0;
  wire alpha_reg_1_reg_c_5061_c_n_0;
  wire alpha_reg_1_reg_c_5062_c_n_0;
  wire alpha_reg_1_reg_c_5063_c_n_0;
  wire alpha_reg_1_reg_c_5064_c_n_0;
  wire alpha_reg_1_reg_c_5065_c_n_0;
  wire alpha_reg_1_reg_c_5066_c_n_0;
  wire alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c_n_1;
  wire alpha_reg_1_reg_c_5067_c_n_0;
  wire alpha_reg_1_reg_c_5068_c_n_0;
  wire alpha_reg_1_reg_c_5069_c_n_0;
  wire alpha_reg_1_reg_c_5070_c_n_0;
  wire alpha_reg_1_reg_c_5071_c_n_0;
  wire alpha_reg_1_reg_c_5072_c_n_0;
  wire alpha_reg_1_reg_c_5073_c_n_0;
  wire alpha_reg_1_reg_c_5074_c_n_0;
  wire alpha_reg_1_reg_c_5075_c_n_0;
  wire alpha_reg_1_reg_c_5076_c_n_0;
  wire alpha_reg_1_reg_c_5077_c_n_0;
  wire alpha_reg_1_reg_c_5078_c_n_0;
  wire alpha_reg_1_reg_c_5079_c_n_0;
  wire alpha_reg_1_reg_c_5080_c_n_0;
  wire alpha_reg_1_reg_c_5081_c_n_0;
  wire alpha_reg_1_reg_c_5082_c_n_0;
  wire alpha_reg_1_reg_c_5083_c_n_0;
  wire alpha_reg_1_reg_c_5084_c_n_0;
  wire alpha_reg_1_reg_c_5085_c_n_0;
  wire alpha_reg_1_reg_c_5086_c_n_0;
  wire alpha_reg_1_reg_c_5087_c_n_0;
  wire alpha_reg_1_reg_c_5088_c_n_0;
  wire alpha_reg_1_reg_c_5089_c_n_0;
  wire alpha_reg_1_reg_c_5090_c_n_0;
  wire alpha_reg_1_reg_c_5091_c_n_0;
  wire alpha_reg_1_reg_c_5092_c_n_0;
  wire alpha_reg_1_reg_c_5093_c_n_0;
  wire alpha_reg_1_reg_c_5094_c_n_0;
  wire alpha_reg_1_reg_c_5095_c_n_0;
  wire alpha_reg_1_reg_c_5096_c_n_0;
  wire alpha_reg_1_reg_c_5097_c_n_0;
  wire alpha_reg_1_reg_c_5098_c_n_0;
  wire alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c_n_0;
  wire alpha_reg_1_reg_c_5099_c_n_0;
  wire alpha_reg_1_reg_c_5100_c_n_0;
  wire alpha_reg_1_reg_c_5101_c_n_0;
  wire alpha_reg_1_reg_c_5102_c_n_0;
  wire alpha_reg_1_reg_c_5103_c_n_0;
  wire alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c_n_0;
  wire alpha_reg_1_reg_c_5104_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5104_c_n_0;
  wire alpha_reg_1_reg_c_5104_c_n_0;
  wire alpha_reg_1_reg_c_5104_gate_n_0;
  wire alpha_reg_1_reg_c_5105_n_0;
  wire alpha_reg_1_reg_c_c_n_0;
  wire alpha_reg_1_reg_gate_n_0;
  wire \alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ;
  wire \alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ;
  wire \alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ;
  wire \alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ;
  wire \alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ;
  wire \alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ;
  wire \alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ;
  wire \alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ;
  wire \alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ;
  wire \alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ;
  wire \alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ;
  wire \alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ;
  wire \alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ;
  wire \alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ;
  wire \alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ;
  wire \alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ;
  wire \alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ;
  wire \alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ;
  wire \alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ;
  wire \alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ;
  wire \alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ;
  wire \alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ;
  wire \alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ;
  wire \alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ;
  wire \alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ;
  wire \alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ;
  wire \alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ;
  wire \alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ;
  wire \alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ;
  wire \alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ;
  wire \alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ;
  wire \alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ;
  wire \alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ;
  wire \alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ;
  wire \alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ;
  wire \alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ;
  wire \alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ;
  wire \alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ;
  wire \alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ;
  wire \alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ;
  wire \alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ;
  wire \alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ;
  wire \alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ;
  wire \alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ;
  wire \alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ;
  wire \alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ;
  wire \alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ;
  wire \alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ;
  wire \alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ;
  wire \alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ;
  wire \alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ;
  wire \alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ;
  wire \alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ;
  wire \alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ;
  wire \alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ;
  wire \alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ;
  wire \alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ;
  wire \alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ;
  wire \alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ;
  wire \alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ;
  wire \alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ;
  wire \alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ;
  wire \alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ;
  wire \alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ;
  wire \alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ;
  wire \alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ;
  wire \alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ;
  wire \alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ;
  wire \alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ;
  wire \alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ;
  wire \alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ;
  wire \alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ;
  wire \alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ;
  wire \alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ;
  wire \alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ;
  wire \alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ;
  wire \alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ;
  wire \alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ;
  wire \alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ;
  wire \alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ;
  wire \alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ;
  wire \alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ;
  wire \alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ;
  wire \alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ;
  wire \alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ;
  wire \alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ;
  wire \alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ;
  wire \alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ;
  wire \alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ;
  wire \alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ;
  wire \alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ;
  wire \alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ;
  wire \alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ;
  wire \alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ;
  wire \alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ;
  wire \alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ;
  wire \alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ;
  wire \alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ;
  wire \alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ;
  wire \alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ;
  wire \alpha_reg_2_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ;
  wire \alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ;
  wire \alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ;
  wire \alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ;
  wire \alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ;
  wire \alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ;
  wire \alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ;
  wire \alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ;
  wire \alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ;
  wire \alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ;
  wire \alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ;
  wire \alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ;
  wire \alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ;
  wire \alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ;
  wire \alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ;
  wire \alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ;
  wire \alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ;
  wire \alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ;
  wire \alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ;
  wire \alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ;
  wire \alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ;
  wire \alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ;
  wire alpha_reg_2_reg_gate_n_0;
  wire \alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ;
  wire \alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ;
  wire \alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ;
  wire \alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ;
  wire \alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ;
  wire \alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ;
  wire \alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ;
  wire \alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ;
  wire \alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ;
  wire \alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ;
  wire \alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ;
  wire \alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ;
  wire \alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ;
  wire \alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ;
  wire \alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ;
  wire \alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ;
  wire \alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ;
  wire \alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ;
  wire \alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ;
  wire \alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ;
  wire \alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ;
  wire \alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ;
  wire \alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ;
  wire \alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ;
  wire \alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ;
  wire \alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ;
  wire \alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ;
  wire \alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ;
  wire \alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ;
  wire \alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ;
  wire \alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ;
  wire \alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ;
  wire \alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ;
  wire \alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ;
  wire \alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ;
  wire \alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ;
  wire \alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ;
  wire \alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ;
  wire \alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ;
  wire \alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ;
  wire \alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ;
  wire \alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ;
  wire \alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ;
  wire \alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ;
  wire \alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ;
  wire \alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ;
  wire \alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ;
  wire \alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ;
  wire \alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ;
  wire \alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ;
  wire \alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ;
  wire \alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ;
  wire \alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ;
  wire \alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ;
  wire \alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ;
  wire \alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ;
  wire \alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ;
  wire \alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ;
  wire \alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ;
  wire \alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ;
  wire \alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ;
  wire \alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ;
  wire \alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ;
  wire \alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ;
  wire \alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ;
  wire \alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ;
  wire \alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ;
  wire \alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ;
  wire \alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ;
  wire \alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ;
  wire \alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ;
  wire \alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ;
  wire \alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ;
  wire \alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ;
  wire \alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ;
  wire \alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ;
  wire \alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ;
  wire \alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ;
  wire \alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ;
  wire \alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ;
  wire \alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ;
  wire \alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ;
  wire \alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ;
  wire \alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ;
  wire \alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ;
  wire \alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ;
  wire \alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ;
  wire \alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ;
  wire \alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ;
  wire \alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ;
  wire \alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ;
  wire \alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ;
  wire \alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ;
  wire \alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ;
  wire \alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ;
  wire \alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ;
  wire \alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ;
  wire \alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ;
  wire \alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ;
  wire \alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ;
  wire \alpha_reg_4_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ;
  wire \alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ;
  wire \alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ;
  wire \alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ;
  wire \alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ;
  wire \alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ;
  wire \alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ;
  wire \alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ;
  wire \alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ;
  wire \alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ;
  wire \alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ;
  wire \alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ;
  wire \alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ;
  wire \alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ;
  wire \alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ;
  wire \alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ;
  wire \alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ;
  wire \alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ;
  wire \alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ;
  wire \alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ;
  wire \alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ;
  wire \alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ;
  wire alpha_reg_4_reg_gate_n_0;
  wire ctrlOut_hEnd;
  wire ctrlOut_vStart;
  wire ctrlOut_valid;
  wire dut_enable;
  wire [29:0]frameOut;
  wire ram_reg_0_3_0_5_i_10_n_0;
  wire ram_reg_0_3_0_5_i_11_n_0;
  wire ram_reg_0_3_0_5_i_12_n_0;
  wire ram_reg_0_3_0_5_i_13_n_0;
  wire ram_reg_0_3_0_5_i_14_n_0;
  wire ram_reg_0_3_0_5_i_15_n_0;
  wire ram_reg_0_3_0_5_i_16_n_0;
  wire ram_reg_0_3_0_5_i_17_n_0;
  wire ram_reg_0_3_0_5_i_18_n_0;
  wire ram_reg_0_3_0_5_i_19_n_0;
  wire ram_reg_0_3_0_5_i_20_n_0;
  wire ram_reg_0_3_0_5_i_21_n_0;
  wire ram_reg_0_3_0_5_i_22_n_0;
  wire ram_reg_0_3_0_5_i_23_n_0;
  wire ram_reg_0_3_0_5_i_24_n_0;
  wire ram_reg_0_3_0_5_i_25_n_0;
  wire ram_reg_0_3_0_5_i_26_n_0;
  wire ram_reg_0_3_0_5_i_27_n_0;
  wire ram_reg_0_3_0_5_i_28_n_0;
  wire ram_reg_0_3_0_5_i_29_n_0;
  wire ram_reg_0_3_0_5_i_2_n_1;
  wire ram_reg_0_3_0_5_i_2_n_2;
  wire ram_reg_0_3_0_5_i_2_n_3;
  wire ram_reg_0_3_0_5_i_30_n_0;
  wire ram_reg_0_3_0_5_i_31_n_0;
  wire ram_reg_0_3_0_5_i_32_n_0;
  wire ram_reg_0_3_0_5_i_33_n_0;
  wire ram_reg_0_3_0_5_i_34_n_0;
  wire ram_reg_0_3_0_5_i_35_n_0;
  wire ram_reg_0_3_0_5_i_36_n_0;
  wire ram_reg_0_3_0_5_i_37_n_0;
  wire ram_reg_0_3_0_5_i_38_n_0;
  wire ram_reg_0_3_0_5_i_39_n_0;
  wire ram_reg_0_3_0_5_i_3_n_1;
  wire ram_reg_0_3_0_5_i_3_n_2;
  wire ram_reg_0_3_0_5_i_3_n_3;
  wire ram_reg_0_3_0_5_i_40_n_0;
  wire ram_reg_0_3_0_5_i_41_n_0;
  wire ram_reg_0_3_0_5_i_42_n_0;
  wire ram_reg_0_3_0_5_i_43_n_0;
  wire ram_reg_0_3_0_5_i_44_n_0;
  wire ram_reg_0_3_0_5_i_45_n_0;
  wire ram_reg_0_3_0_5_i_46_n_0;
  wire ram_reg_0_3_0_5_i_47_n_0;
  wire ram_reg_0_3_0_5_i_48_n_0;
  wire ram_reg_0_3_0_5_i_49_n_0;
  wire ram_reg_0_3_0_5_i_4_n_1;
  wire ram_reg_0_3_0_5_i_4_n_2;
  wire ram_reg_0_3_0_5_i_4_n_3;
  wire ram_reg_0_3_0_5_i_50_n_0;
  wire ram_reg_0_3_0_5_i_51_n_0;
  wire ram_reg_0_3_0_5_i_52_n_0;
  wire ram_reg_0_3_0_5_i_53_n_0;
  wire ram_reg_0_3_0_5_i_54_n_0;
  wire ram_reg_0_3_0_5_i_55_n_0;
  wire ram_reg_0_3_0_5_i_5_n_1;
  wire ram_reg_0_3_0_5_i_5_n_2;
  wire ram_reg_0_3_0_5_i_5_n_3;
  wire ram_reg_0_3_0_5_i_6_n_1;
  wire ram_reg_0_3_0_5_i_6_n_2;
  wire ram_reg_0_3_0_5_i_6_n_3;
  wire ram_reg_0_3_0_5_i_7_n_1;
  wire ram_reg_0_3_0_5_i_7_n_2;
  wire ram_reg_0_3_0_5_i_7_n_3;
  wire ram_reg_0_3_0_5_i_8_n_0;
  wire ram_reg_0_3_0_5_i_9_n_0;
  wire ram_reg_0_3_12_17_i_10_n_0;
  wire ram_reg_0_3_12_17_i_11_n_0;
  wire ram_reg_0_3_12_17_i_12_n_0;
  wire ram_reg_0_3_12_17_i_13_n_0;
  wire ram_reg_0_3_12_17_i_14_n_0;
  wire ram_reg_0_3_12_17_i_15_n_0;
  wire ram_reg_0_3_12_17_i_16_n_0;
  wire ram_reg_0_3_12_17_i_17_n_0;
  wire ram_reg_0_3_12_17_i_18_n_0;
  wire ram_reg_0_3_12_17_i_19_n_0;
  wire ram_reg_0_3_12_17_i_1_n_1;
  wire ram_reg_0_3_12_17_i_1_n_2;
  wire ram_reg_0_3_12_17_i_1_n_3;
  wire ram_reg_0_3_12_17_i_20_n_0;
  wire ram_reg_0_3_12_17_i_21_n_0;
  wire ram_reg_0_3_12_17_i_22_n_0;
  wire ram_reg_0_3_12_17_i_23_n_0;
  wire ram_reg_0_3_12_17_i_24_n_0;
  wire ram_reg_0_3_12_17_i_25_n_0;
  wire ram_reg_0_3_12_17_i_26_n_0;
  wire ram_reg_0_3_12_17_i_27_n_0;
  wire ram_reg_0_3_12_17_i_28_n_0;
  wire ram_reg_0_3_12_17_i_29_n_0;
  wire ram_reg_0_3_12_17_i_2_n_1;
  wire ram_reg_0_3_12_17_i_2_n_2;
  wire ram_reg_0_3_12_17_i_2_n_3;
  wire ram_reg_0_3_12_17_i_30_n_0;
  wire ram_reg_0_3_12_17_i_31_n_0;
  wire ram_reg_0_3_12_17_i_32_n_0;
  wire ram_reg_0_3_12_17_i_33_n_0;
  wire ram_reg_0_3_12_17_i_34_n_0;
  wire ram_reg_0_3_12_17_i_35_n_0;
  wire ram_reg_0_3_12_17_i_36_n_0;
  wire ram_reg_0_3_12_17_i_37_n_0;
  wire ram_reg_0_3_12_17_i_38_n_0;
  wire ram_reg_0_3_12_17_i_39_n_0;
  wire ram_reg_0_3_12_17_i_3_n_1;
  wire ram_reg_0_3_12_17_i_3_n_2;
  wire ram_reg_0_3_12_17_i_3_n_3;
  wire ram_reg_0_3_12_17_i_40_n_0;
  wire ram_reg_0_3_12_17_i_41_n_0;
  wire ram_reg_0_3_12_17_i_42_n_0;
  wire ram_reg_0_3_12_17_i_43_n_0;
  wire ram_reg_0_3_12_17_i_44_n_0;
  wire ram_reg_0_3_12_17_i_45_n_0;
  wire ram_reg_0_3_12_17_i_46_n_0;
  wire ram_reg_0_3_12_17_i_47_n_0;
  wire ram_reg_0_3_12_17_i_48_n_0;
  wire ram_reg_0_3_12_17_i_49_n_0;
  wire ram_reg_0_3_12_17_i_4_n_1;
  wire ram_reg_0_3_12_17_i_4_n_2;
  wire ram_reg_0_3_12_17_i_4_n_3;
  wire ram_reg_0_3_12_17_i_50_n_0;
  wire ram_reg_0_3_12_17_i_51_n_0;
  wire ram_reg_0_3_12_17_i_52_n_0;
  wire ram_reg_0_3_12_17_i_53_n_0;
  wire ram_reg_0_3_12_17_i_54_n_0;
  wire ram_reg_0_3_12_17_i_5_n_1;
  wire ram_reg_0_3_12_17_i_5_n_2;
  wire ram_reg_0_3_12_17_i_5_n_3;
  wire ram_reg_0_3_12_17_i_6_n_1;
  wire ram_reg_0_3_12_17_i_6_n_2;
  wire ram_reg_0_3_12_17_i_6_n_3;
  wire ram_reg_0_3_12_17_i_7_n_0;
  wire ram_reg_0_3_12_17_i_8_n_0;
  wire ram_reg_0_3_12_17_i_9_n_0;
  wire ram_reg_0_3_18_23_i_10_n_0;
  wire ram_reg_0_3_18_23_i_11_n_0;
  wire ram_reg_0_3_18_23_i_12_n_0;
  wire ram_reg_0_3_18_23_i_13_n_0;
  wire ram_reg_0_3_18_23_i_14_n_0;
  wire ram_reg_0_3_18_23_i_15_n_0;
  wire ram_reg_0_3_18_23_i_16_n_0;
  wire ram_reg_0_3_18_23_i_17_n_0;
  wire ram_reg_0_3_18_23_i_18_n_0;
  wire ram_reg_0_3_18_23_i_19_n_0;
  wire ram_reg_0_3_18_23_i_1_n_1;
  wire ram_reg_0_3_18_23_i_1_n_2;
  wire ram_reg_0_3_18_23_i_1_n_3;
  wire ram_reg_0_3_18_23_i_20_n_0;
  wire ram_reg_0_3_18_23_i_21_n_0;
  wire ram_reg_0_3_18_23_i_22_n_0;
  wire ram_reg_0_3_18_23_i_23_n_0;
  wire ram_reg_0_3_18_23_i_24_n_0;
  wire ram_reg_0_3_18_23_i_25_n_0;
  wire ram_reg_0_3_18_23_i_26_n_0;
  wire ram_reg_0_3_18_23_i_27_n_0;
  wire ram_reg_0_3_18_23_i_28_n_0;
  wire ram_reg_0_3_18_23_i_29_n_0;
  wire ram_reg_0_3_18_23_i_2_n_1;
  wire ram_reg_0_3_18_23_i_2_n_2;
  wire ram_reg_0_3_18_23_i_2_n_3;
  wire ram_reg_0_3_18_23_i_30_n_0;
  wire ram_reg_0_3_18_23_i_31_n_0;
  wire ram_reg_0_3_18_23_i_32_n_0;
  wire ram_reg_0_3_18_23_i_33_n_0;
  wire ram_reg_0_3_18_23_i_34_n_0;
  wire ram_reg_0_3_18_23_i_35_n_0;
  wire ram_reg_0_3_18_23_i_36_n_0;
  wire ram_reg_0_3_18_23_i_37_n_0;
  wire ram_reg_0_3_18_23_i_38_n_0;
  wire ram_reg_0_3_18_23_i_39_n_0;
  wire ram_reg_0_3_18_23_i_3_n_1;
  wire ram_reg_0_3_18_23_i_3_n_2;
  wire ram_reg_0_3_18_23_i_3_n_3;
  wire ram_reg_0_3_18_23_i_40_n_0;
  wire ram_reg_0_3_18_23_i_41_n_0;
  wire ram_reg_0_3_18_23_i_42_n_0;
  wire ram_reg_0_3_18_23_i_43_n_0;
  wire ram_reg_0_3_18_23_i_44_n_0;
  wire ram_reg_0_3_18_23_i_45_n_0;
  wire ram_reg_0_3_18_23_i_46_n_0;
  wire ram_reg_0_3_18_23_i_47_n_0;
  wire ram_reg_0_3_18_23_i_48_n_0;
  wire ram_reg_0_3_18_23_i_49_n_0;
  wire ram_reg_0_3_18_23_i_4_n_1;
  wire ram_reg_0_3_18_23_i_4_n_2;
  wire ram_reg_0_3_18_23_i_4_n_3;
  wire ram_reg_0_3_18_23_i_50_n_0;
  wire ram_reg_0_3_18_23_i_51_n_0;
  wire ram_reg_0_3_18_23_i_52_n_0;
  wire ram_reg_0_3_18_23_i_53_n_0;
  wire ram_reg_0_3_18_23_i_54_n_0;
  wire ram_reg_0_3_18_23_i_5_n_1;
  wire ram_reg_0_3_18_23_i_5_n_2;
  wire ram_reg_0_3_18_23_i_5_n_3;
  wire ram_reg_0_3_18_23_i_6_n_1;
  wire ram_reg_0_3_18_23_i_6_n_2;
  wire ram_reg_0_3_18_23_i_6_n_3;
  wire ram_reg_0_3_18_23_i_7_n_0;
  wire ram_reg_0_3_18_23_i_8_n_0;
  wire ram_reg_0_3_18_23_i_9_n_0;
  wire ram_reg_0_3_24_29_i_10_n_0;
  wire ram_reg_0_3_24_29_i_11_n_0;
  wire ram_reg_0_3_24_29_i_12_n_0;
  wire ram_reg_0_3_24_29_i_13_n_0;
  wire ram_reg_0_3_24_29_i_14_n_0;
  wire ram_reg_0_3_24_29_i_15_n_0;
  wire ram_reg_0_3_24_29_i_16_n_0;
  wire ram_reg_0_3_24_29_i_17_n_0;
  wire ram_reg_0_3_24_29_i_18_n_0;
  wire ram_reg_0_3_24_29_i_19_n_0;
  wire ram_reg_0_3_24_29_i_1_n_1;
  wire ram_reg_0_3_24_29_i_1_n_2;
  wire ram_reg_0_3_24_29_i_1_n_3;
  wire ram_reg_0_3_24_29_i_20_n_0;
  wire ram_reg_0_3_24_29_i_21_n_0;
  wire ram_reg_0_3_24_29_i_22_n_0;
  wire ram_reg_0_3_24_29_i_23_n_0;
  wire ram_reg_0_3_24_29_i_24_n_0;
  wire ram_reg_0_3_24_29_i_25_n_0;
  wire ram_reg_0_3_24_29_i_26_n_0;
  wire ram_reg_0_3_24_29_i_27_n_0;
  wire ram_reg_0_3_24_29_i_28_n_0;
  wire ram_reg_0_3_24_29_i_29_n_0;
  wire ram_reg_0_3_24_29_i_2_n_1;
  wire ram_reg_0_3_24_29_i_2_n_2;
  wire ram_reg_0_3_24_29_i_2_n_3;
  wire ram_reg_0_3_24_29_i_30_n_0;
  wire ram_reg_0_3_24_29_i_31_n_0;
  wire ram_reg_0_3_24_29_i_32_n_0;
  wire ram_reg_0_3_24_29_i_33_n_0;
  wire ram_reg_0_3_24_29_i_34_n_0;
  wire ram_reg_0_3_24_29_i_35_n_0;
  wire ram_reg_0_3_24_29_i_36_n_0;
  wire ram_reg_0_3_24_29_i_37_n_0;
  wire ram_reg_0_3_24_29_i_38_n_0;
  wire ram_reg_0_3_24_29_i_39_n_0;
  wire ram_reg_0_3_24_29_i_3_n_1;
  wire ram_reg_0_3_24_29_i_3_n_2;
  wire ram_reg_0_3_24_29_i_3_n_3;
  wire ram_reg_0_3_24_29_i_40_n_0;
  wire ram_reg_0_3_24_29_i_41_n_0;
  wire ram_reg_0_3_24_29_i_42_n_0;
  wire ram_reg_0_3_24_29_i_43_n_0;
  wire ram_reg_0_3_24_29_i_44_n_0;
  wire ram_reg_0_3_24_29_i_45_n_0;
  wire ram_reg_0_3_24_29_i_46_n_0;
  wire ram_reg_0_3_24_29_i_47_n_0;
  wire ram_reg_0_3_24_29_i_48_n_0;
  wire ram_reg_0_3_24_29_i_49_n_0;
  wire ram_reg_0_3_24_29_i_4_n_1;
  wire ram_reg_0_3_24_29_i_4_n_2;
  wire ram_reg_0_3_24_29_i_4_n_3;
  wire ram_reg_0_3_24_29_i_50_n_0;
  wire ram_reg_0_3_24_29_i_51_n_0;
  wire ram_reg_0_3_24_29_i_52_n_0;
  wire ram_reg_0_3_24_29_i_53_n_0;
  wire ram_reg_0_3_24_29_i_54_n_0;
  wire ram_reg_0_3_24_29_i_5_n_1;
  wire ram_reg_0_3_24_29_i_5_n_2;
  wire ram_reg_0_3_24_29_i_5_n_3;
  wire ram_reg_0_3_24_29_i_6_n_1;
  wire ram_reg_0_3_24_29_i_6_n_2;
  wire ram_reg_0_3_24_29_i_6_n_3;
  wire ram_reg_0_3_24_29_i_7_n_0;
  wire ram_reg_0_3_24_29_i_8_n_0;
  wire ram_reg_0_3_24_29_i_9_n_0;
  wire ram_reg_0_3_6_11_i_10_n_0;
  wire ram_reg_0_3_6_11_i_11_n_0;
  wire ram_reg_0_3_6_11_i_12_n_0;
  wire ram_reg_0_3_6_11_i_13_n_0;
  wire ram_reg_0_3_6_11_i_14_n_0;
  wire ram_reg_0_3_6_11_i_15_n_0;
  wire ram_reg_0_3_6_11_i_16_n_0;
  wire ram_reg_0_3_6_11_i_17_n_0;
  wire ram_reg_0_3_6_11_i_18_n_0;
  wire ram_reg_0_3_6_11_i_19_n_0;
  wire ram_reg_0_3_6_11_i_1_n_1;
  wire ram_reg_0_3_6_11_i_1_n_2;
  wire ram_reg_0_3_6_11_i_1_n_3;
  wire ram_reg_0_3_6_11_i_20_n_0;
  wire ram_reg_0_3_6_11_i_21_n_0;
  wire ram_reg_0_3_6_11_i_22_n_0;
  wire ram_reg_0_3_6_11_i_23_n_0;
  wire ram_reg_0_3_6_11_i_24_n_0;
  wire ram_reg_0_3_6_11_i_25_n_0;
  wire ram_reg_0_3_6_11_i_26_n_0;
  wire ram_reg_0_3_6_11_i_27_n_0;
  wire ram_reg_0_3_6_11_i_28_n_0;
  wire ram_reg_0_3_6_11_i_29_n_0;
  wire ram_reg_0_3_6_11_i_2_n_1;
  wire ram_reg_0_3_6_11_i_2_n_2;
  wire ram_reg_0_3_6_11_i_2_n_3;
  wire ram_reg_0_3_6_11_i_30_n_0;
  wire ram_reg_0_3_6_11_i_31_n_0;
  wire ram_reg_0_3_6_11_i_32_n_0;
  wire ram_reg_0_3_6_11_i_33_n_0;
  wire ram_reg_0_3_6_11_i_34_n_0;
  wire ram_reg_0_3_6_11_i_35_n_0;
  wire ram_reg_0_3_6_11_i_36_n_0;
  wire ram_reg_0_3_6_11_i_37_n_0;
  wire ram_reg_0_3_6_11_i_38_n_0;
  wire ram_reg_0_3_6_11_i_39_n_0;
  wire ram_reg_0_3_6_11_i_3_n_1;
  wire ram_reg_0_3_6_11_i_3_n_2;
  wire ram_reg_0_3_6_11_i_3_n_3;
  wire ram_reg_0_3_6_11_i_40_n_0;
  wire ram_reg_0_3_6_11_i_41_n_0;
  wire ram_reg_0_3_6_11_i_42_n_0;
  wire ram_reg_0_3_6_11_i_43_n_0;
  wire ram_reg_0_3_6_11_i_44_n_0;
  wire ram_reg_0_3_6_11_i_45_n_0;
  wire ram_reg_0_3_6_11_i_46_n_0;
  wire ram_reg_0_3_6_11_i_47_n_0;
  wire ram_reg_0_3_6_11_i_48_n_0;
  wire ram_reg_0_3_6_11_i_49_n_0;
  wire ram_reg_0_3_6_11_i_4_n_1;
  wire ram_reg_0_3_6_11_i_4_n_2;
  wire ram_reg_0_3_6_11_i_4_n_3;
  wire ram_reg_0_3_6_11_i_50_n_0;
  wire ram_reg_0_3_6_11_i_51_n_0;
  wire ram_reg_0_3_6_11_i_52_n_0;
  wire ram_reg_0_3_6_11_i_53_n_0;
  wire ram_reg_0_3_6_11_i_54_n_0;
  wire ram_reg_0_3_6_11_i_5_n_1;
  wire ram_reg_0_3_6_11_i_5_n_2;
  wire ram_reg_0_3_6_11_i_5_n_3;
  wire ram_reg_0_3_6_11_i_6_n_1;
  wire ram_reg_0_3_6_11_i_6_n_2;
  wire ram_reg_0_3_6_11_i_6_n_3;
  wire ram_reg_0_3_6_11_i_7_n_0;
  wire ram_reg_0_3_6_11_i_8_n_0;
  wire ram_reg_0_3_6_11_i_9_n_0;
  wire reset;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire \NLW_Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire NLW_Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_Q31_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_Q31_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_Q31_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_Q31_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c_Q31_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_Q_UNCONNECTED;
  wire NLW_Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_Q_UNCONNECTED;
  wire \NLW_Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire NLW_Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_Q31_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_Q31_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c_Q31_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_Q31_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_Q31_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_Q_UNCONNECTED;
  wire NLW_Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_Q_UNCONNECTED;
  wire \NLW_Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250_Q_UNCONNECTED ;
  wire NLW_alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c_Q_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c_Q31_UNCONNECTED;
  wire NLW_alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c_Q31_UNCONNECTED;
  wire \NLW_alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154_Q31_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354_Q_UNCONNECTED ;
  wire \NLW_alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250_Q_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_3_0_5_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_0_5_i_3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_0_5_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_0_5_i_5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_0_5_i_6_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_0_5_i_7_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_12_17_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_12_17_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_12_17_i_3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_12_17_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_12_17_i_5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_12_17_i_6_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_18_23_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_18_23_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_18_23_i_3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_18_23_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_18_23_i_5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_18_23_i_6_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_24_29_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_24_29_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_24_29_i_3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_24_29_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_24_29_i_5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_24_29_i_6_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_6_11_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_6_11_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_6_11_i_3_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_6_11_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_6_11_i_5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_6_11_i_6_O_UNCONNECTED;

  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][0] ),
        .Q(\Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][1] ),
        .Q(\Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][2] ),
        .Q(\Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][3] ),
        .Q(\Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][4] ),
        .Q(\Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][5] ),
        .Q(\Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][6] ),
        .Q(\Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg_n_0_[631][7] ),
        .Q(\Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay10_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay10_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__6_n_0),
        .Q(\Delay10_reg_reg[8]_0 [0]));
  FDCE \Delay10_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__5_n_0),
        .Q(\Delay10_reg_reg[8]_0 [1]));
  FDCE \Delay10_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__4_n_0),
        .Q(\Delay10_reg_reg[8]_0 [2]));
  FDCE \Delay10_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__3_n_0),
        .Q(\Delay10_reg_reg[8]_0 [3]));
  FDCE \Delay10_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__2_n_0),
        .Q(\Delay10_reg_reg[8]_0 [4]));
  FDCE \Delay10_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__1_n_0),
        .Q(\Delay10_reg_reg[8]_0 [5]));
  FDCE \Delay10_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate__0_n_0),
        .Q(\Delay10_reg_reg[8]_0 [6]));
  FDCE \Delay10_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay10_reg_reg_gate_n_0),
        .Q(\Delay10_reg_reg[8]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate
       (.I0(\Delay10_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__0
       (.I0(\Delay10_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__1
       (.I0(\Delay10_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__2
       (.I0(\Delay10_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__3
       (.I0(\Delay10_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__4
       (.I0(\Delay10_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__5
       (.I0(\Delay10_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate__6
       (.I0(\Delay10_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay10_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [0]),
        .Q(\NLW_Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [1]),
        .Q(\NLW_Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [2]),
        .Q(\NLW_Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [3]),
        .Q(\NLW_Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [4]),
        .Q(\NLW_Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [5]),
        .Q(\NLW_Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [6]),
        .Q(\NLW_Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay18_reg_reg[8]_7 [7]),
        .Q(\NLW_Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  FDRE \Delay11_reg_reg[630][0]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][1]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][2]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][3]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][4]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][5]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][6]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[630][7]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay11_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay11_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDCE \Delay11_reg_reg[631][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__6_n_0),
        .Q(\Delay11_reg_reg[631]_53 [0]));
  FDCE \Delay11_reg_reg[631][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__5_n_0),
        .Q(\Delay11_reg_reg[631]_53 [1]));
  FDCE \Delay11_reg_reg[631][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__4_n_0),
        .Q(\Delay11_reg_reg[631]_53 [2]));
  FDCE \Delay11_reg_reg[631][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__3_n_0),
        .Q(\Delay11_reg_reg[631]_53 [3]));
  FDCE \Delay11_reg_reg[631][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__2_n_0),
        .Q(\Delay11_reg_reg[631]_53 [4]));
  FDCE \Delay11_reg_reg[631][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__1_n_0),
        .Q(\Delay11_reg_reg[631]_53 [5]));
  FDCE \Delay11_reg_reg[631][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate__0_n_0),
        .Q(\Delay11_reg_reg[631]_53 [6]));
  FDCE \Delay11_reg_reg[631][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_gate_n_0),
        .Q(\Delay11_reg_reg[631]_53 [7]));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay11_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c " *) 
  SRLC32E Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1),
        .Q(Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0),
        .Q31(NLW_Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c " *) 
  SRLC32E Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_126_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0),
        .Q(NLW_Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c " *) 
  SRLC32E Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_158_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c " *) 
  SRLC32E Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_190_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c " *) 
  SRLC32E Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_222_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1),
        .Q(Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0),
        .Q31(NLW_Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c " *) 
  SRLC32E Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_254_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0),
        .Q(NLW_Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c " *) 
  SRLC32E Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(1'b1),
        .Q(NLW_Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c " *) 
  SRLC32E Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_286_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c " *) 
  SRLC32E Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_318_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c " *) 
  SRLC32E Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_350_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1),
        .Q(Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0),
        .Q31(NLW_Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c " *) 
  SRLC32E Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_382_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0),
        .Q(NLW_Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c " *) 
  SRLC32E Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_414_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c " *) 
  SRLC32E Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_446_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c " *) 
  SRLC32E Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_478_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1),
        .Q(Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0),
        .Q31(NLW_Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c " *) 
  SRLC32E Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_510_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0),
        .Q(NLW_Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c " *) 
  SRLC32E Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_542_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c " *) 
  SRLC32E Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_574_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c " *) 
  SRLC32E Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_606_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1),
        .Q(Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c_n_0),
        .Q31(NLW_Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c_Q31_UNCONNECTED));
  FDRE Delay11_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1888_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(Delay11_reg_reg_c_627_srl21_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1887_c_n_0),
        .Q(Delay11_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1888_c_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_c_628_gate
       (.I0(Delay11_reg_reg_c_628_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1888_c_n_0),
        .I1(alpha_reg_1_reg_c_1888_c_n_0),
        .O(Delay11_reg_reg_c_628_gate_n_0));
  FDCE Delay11_reg_reg_c_629
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay11_reg_reg_c_628_gate_n_0),
        .Q(Delay11_reg_reg_c_629_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c " *) 
  SRLC32E Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_30_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c " *) 
  SRLC32E Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay11_reg_reg_c_62_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1),
        .Q(NLW_Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_Q_UNCONNECTED),
        .Q31(Delay11_reg_reg_c_94_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate
       (.I0(\Delay11_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__0
       (.I0(\Delay11_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__1
       (.I0(\Delay11_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__2
       (.I0(\Delay11_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__3
       (.I0(\Delay11_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__4
       (.I0(\Delay11_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__5
       (.I0(\Delay11_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate__6
       (.I0(\Delay11_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay11_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [0]),
        .Q(\Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [1]),
        .Q(\Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [2]),
        .Q(\Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [3]),
        .Q(\Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [4]),
        .Q(\Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [5]),
        .Q(\Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [6]),
        .Q(\Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay10_reg_reg[8]_0 [7]),
        .Q(\Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay12_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay12_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__6_n_0),
        .Q(\Delay12_reg_reg[8]_1 [0]));
  FDCE \Delay12_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__5_n_0),
        .Q(\Delay12_reg_reg[8]_1 [1]));
  FDCE \Delay12_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__4_n_0),
        .Q(\Delay12_reg_reg[8]_1 [2]));
  FDCE \Delay12_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__3_n_0),
        .Q(\Delay12_reg_reg[8]_1 [3]));
  FDCE \Delay12_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__2_n_0),
        .Q(\Delay12_reg_reg[8]_1 [4]));
  FDCE \Delay12_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__1_n_0),
        .Q(\Delay12_reg_reg[8]_1 [5]));
  FDCE \Delay12_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate__0_n_0),
        .Q(\Delay12_reg_reg[8]_1 [6]));
  FDCE \Delay12_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay12_reg_reg_gate_n_0),
        .Q(\Delay12_reg_reg[8]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate
       (.I0(\Delay12_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__0
       (.I0(\Delay12_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__1
       (.I0(\Delay12_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__2
       (.I0(\Delay12_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__3
       (.I0(\Delay12_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__4
       (.I0(\Delay12_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__5
       (.I0(\Delay12_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__6
       (.I0(\Delay12_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay12_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [0]),
        .Q(\Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [1]),
        .Q(\Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [2]),
        .Q(\Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [3]),
        .Q(\Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [4]),
        .Q(\Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [5]),
        .Q(\Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [6]),
        .Q(\Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay12_reg_reg[8]_1 [7]),
        .Q(\Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay13_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay13_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__6_n_0),
        .Q(\Delay13_reg_reg[8]_2 [0]));
  FDCE \Delay13_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__5_n_0),
        .Q(\Delay13_reg_reg[8]_2 [1]));
  FDCE \Delay13_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__4_n_0),
        .Q(\Delay13_reg_reg[8]_2 [2]));
  FDCE \Delay13_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__3_n_0),
        .Q(\Delay13_reg_reg[8]_2 [3]));
  FDCE \Delay13_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__2_n_0),
        .Q(\Delay13_reg_reg[8]_2 [4]));
  FDCE \Delay13_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__1_n_0),
        .Q(\Delay13_reg_reg[8]_2 [5]));
  FDCE \Delay13_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate__0_n_0),
        .Q(\Delay13_reg_reg[8]_2 [6]));
  FDCE \Delay13_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay13_reg_reg_gate_n_0),
        .Q(\Delay13_reg_reg[8]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate
       (.I0(\Delay13_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__0
       (.I0(\Delay13_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__1
       (.I0(\Delay13_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__2
       (.I0(\Delay13_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__3
       (.I0(\Delay13_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__4
       (.I0(\Delay13_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__5
       (.I0(\Delay13_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__6
       (.I0(\Delay13_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay13_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [0]),
        .Q(\Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [1]),
        .Q(\Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [2]),
        .Q(\Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [3]),
        .Q(\Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [4]),
        .Q(\Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [5]),
        .Q(\Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [6]),
        .Q(\Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay13_reg_reg[8]_2 [7]),
        .Q(\Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay14_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay14_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__6_n_0),
        .Q(\Delay14_reg_reg[8]_3 [0]));
  FDCE \Delay14_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__5_n_0),
        .Q(\Delay14_reg_reg[8]_3 [1]));
  FDCE \Delay14_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__4_n_0),
        .Q(\Delay14_reg_reg[8]_3 [2]));
  FDCE \Delay14_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__3_n_0),
        .Q(\Delay14_reg_reg[8]_3 [3]));
  FDCE \Delay14_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__2_n_0),
        .Q(\Delay14_reg_reg[8]_3 [4]));
  FDCE \Delay14_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__1_n_0),
        .Q(\Delay14_reg_reg[8]_3 [5]));
  FDCE \Delay14_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate__0_n_0),
        .Q(\Delay14_reg_reg[8]_3 [6]));
  FDCE \Delay14_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay14_reg_reg_gate_n_0),
        .Q(\Delay14_reg_reg[8]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate
       (.I0(\Delay14_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__0
       (.I0(\Delay14_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__1
       (.I0(\Delay14_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__2
       (.I0(\Delay14_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__3
       (.I0(\Delay14_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__4
       (.I0(\Delay14_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__5
       (.I0(\Delay14_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__6
       (.I0(\Delay14_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay14_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [0]),
        .Q(\Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [1]),
        .Q(\Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [2]),
        .Q(\Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [3]),
        .Q(\Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [4]),
        .Q(\Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [5]),
        .Q(\Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [6]),
        .Q(\Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay14_reg_reg[8]_3 [7]),
        .Q(\Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay15_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay15_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__6_n_0),
        .Q(\Delay15_reg_reg[8]_4 [0]));
  FDCE \Delay15_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__5_n_0),
        .Q(\Delay15_reg_reg[8]_4 [1]));
  FDCE \Delay15_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__4_n_0),
        .Q(\Delay15_reg_reg[8]_4 [2]));
  FDCE \Delay15_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__3_n_0),
        .Q(\Delay15_reg_reg[8]_4 [3]));
  FDCE \Delay15_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__2_n_0),
        .Q(\Delay15_reg_reg[8]_4 [4]));
  FDCE \Delay15_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__1_n_0),
        .Q(\Delay15_reg_reg[8]_4 [5]));
  FDCE \Delay15_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate__0_n_0),
        .Q(\Delay15_reg_reg[8]_4 [6]));
  FDCE \Delay15_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay15_reg_reg_gate_n_0),
        .Q(\Delay15_reg_reg[8]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate
       (.I0(\Delay15_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__0
       (.I0(\Delay15_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__1
       (.I0(\Delay15_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__2
       (.I0(\Delay15_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__3
       (.I0(\Delay15_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__4
       (.I0(\Delay15_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__5
       (.I0(\Delay15_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay15_reg_reg_gate__6
       (.I0(\Delay15_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay15_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [0]),
        .Q(\Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [1]),
        .Q(\Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [2]),
        .Q(\Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [3]),
        .Q(\Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [4]),
        .Q(\Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [5]),
        .Q(\Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [6]),
        .Q(\Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay15_reg_reg[8]_4 [7]),
        .Q(\Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay16_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay16_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__6_n_0),
        .Q(\Delay16_reg_reg[8]_5 [0]));
  FDCE \Delay16_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__5_n_0),
        .Q(\Delay16_reg_reg[8]_5 [1]));
  FDCE \Delay16_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__4_n_0),
        .Q(\Delay16_reg_reg[8]_5 [2]));
  FDCE \Delay16_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__3_n_0),
        .Q(\Delay16_reg_reg[8]_5 [3]));
  FDCE \Delay16_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__2_n_0),
        .Q(\Delay16_reg_reg[8]_5 [4]));
  FDCE \Delay16_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__1_n_0),
        .Q(\Delay16_reg_reg[8]_5 [5]));
  FDCE \Delay16_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate__0_n_0),
        .Q(\Delay16_reg_reg[8]_5 [6]));
  FDCE \Delay16_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay16_reg_reg_gate_n_0),
        .Q(\Delay16_reg_reg[8]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate
       (.I0(\Delay16_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__0
       (.I0(\Delay16_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__1
       (.I0(\Delay16_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__2
       (.I0(\Delay16_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__3
       (.I0(\Delay16_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__4
       (.I0(\Delay16_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__5
       (.I0(\Delay16_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay16_reg_reg_gate__6
       (.I0(\Delay16_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay16_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [0]),
        .Q(\Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [1]),
        .Q(\Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [2]),
        .Q(\Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [3]),
        .Q(\Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [4]),
        .Q(\Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [5]),
        .Q(\Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [6]),
        .Q(\Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay16_reg_reg[8]_5 [7]),
        .Q(\Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay17_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay17_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__6_n_0),
        .Q(\Delay17_reg_reg[8]_6 [0]));
  FDCE \Delay17_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__5_n_0),
        .Q(\Delay17_reg_reg[8]_6 [1]));
  FDCE \Delay17_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__4_n_0),
        .Q(\Delay17_reg_reg[8]_6 [2]));
  FDCE \Delay17_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__3_n_0),
        .Q(\Delay17_reg_reg[8]_6 [3]));
  FDCE \Delay17_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__2_n_0),
        .Q(\Delay17_reg_reg[8]_6 [4]));
  FDCE \Delay17_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__1_n_0),
        .Q(\Delay17_reg_reg[8]_6 [5]));
  FDCE \Delay17_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate__0_n_0),
        .Q(\Delay17_reg_reg[8]_6 [6]));
  FDCE \Delay17_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay17_reg_reg_gate_n_0),
        .Q(\Delay17_reg_reg[8]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate
       (.I0(\Delay17_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__0
       (.I0(\Delay17_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__1
       (.I0(\Delay17_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__2
       (.I0(\Delay17_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__3
       (.I0(\Delay17_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__4
       (.I0(\Delay17_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__5
       (.I0(\Delay17_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay17_reg_reg_gate__6
       (.I0(\Delay17_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay17_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [0]),
        .Q(\Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [1]),
        .Q(\Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [2]),
        .Q(\Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [3]),
        .Q(\Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [4]),
        .Q(\Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [5]),
        .Q(\Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [6]),
        .Q(\Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay17_reg_reg[8]_6 [7]),
        .Q(\Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay18_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay18_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__6_n_0),
        .Q(\Delay18_reg_reg[8]_7 [0]));
  FDCE \Delay18_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__5_n_0),
        .Q(\Delay18_reg_reg[8]_7 [1]));
  FDCE \Delay18_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__4_n_0),
        .Q(\Delay18_reg_reg[8]_7 [2]));
  FDCE \Delay18_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__3_n_0),
        .Q(\Delay18_reg_reg[8]_7 [3]));
  FDCE \Delay18_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__2_n_0),
        .Q(\Delay18_reg_reg[8]_7 [4]));
  FDCE \Delay18_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__1_n_0),
        .Q(\Delay18_reg_reg[8]_7 [5]));
  FDCE \Delay18_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate__0_n_0),
        .Q(\Delay18_reg_reg[8]_7 [6]));
  FDCE \Delay18_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay18_reg_reg_gate_n_0),
        .Q(\Delay18_reg_reg[8]_7 [7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate
       (.I0(\Delay18_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__0
       (.I0(\Delay18_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__1
       (.I0(\Delay18_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__2
       (.I0(\Delay18_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__3
       (.I0(\Delay18_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__4
       (.I0(\Delay18_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__5
       (.I0(\Delay18_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay18_reg_reg_gate__6
       (.I0(\Delay18_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay18_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [0]),
        .Q(\Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [1]),
        .Q(\Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [2]),
        .Q(\Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [3]),
        .Q(\Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [4]),
        .Q(\Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [5]),
        .Q(\Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [6]),
        .Q(\Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay11_reg_reg[631]_53 [7]),
        .Q(\Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay19_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay19_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__6_n_0),
        .Q(\Delay19_reg_reg[8]_8 [0]));
  FDCE \Delay19_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__5_n_0),
        .Q(\Delay19_reg_reg[8]_8 [1]));
  FDCE \Delay19_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__4_n_0),
        .Q(\Delay19_reg_reg[8]_8 [2]));
  FDCE \Delay19_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__3_n_0),
        .Q(\Delay19_reg_reg[8]_8 [3]));
  FDCE \Delay19_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__2_n_0),
        .Q(\Delay19_reg_reg[8]_8 [4]));
  FDCE \Delay19_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__1_n_0),
        .Q(\Delay19_reg_reg[8]_8 [5]));
  FDCE \Delay19_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate__0_n_0),
        .Q(\Delay19_reg_reg[8]_8 [6]));
  FDCE \Delay19_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay19_reg_reg_gate_n_0),
        .Q(\Delay19_reg_reg[8]_8 [7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate
       (.I0(\Delay19_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__0
       (.I0(\Delay19_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__1
       (.I0(\Delay19_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__2
       (.I0(\Delay19_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__3
       (.I0(\Delay19_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__4
       (.I0(\Delay19_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__5
       (.I0(\Delay19_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay19_reg_reg_gate__6
       (.I0(\Delay19_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay19_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [0]),
        .Q(\Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [1]),
        .Q(\Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [2]),
        .Q(\Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [3]),
        .Q(\Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [4]),
        .Q(\Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [5]),
        .Q(\Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [6]),
        .Q(\Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 [7]),
        .Q(\Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay1_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay1_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__6_n_0),
        .Q(\Delay1_reg_reg[8]_38 [0]));
  FDCE \Delay1_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__5_n_0),
        .Q(\Delay1_reg_reg[8]_38 [1]));
  FDCE \Delay1_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__4_n_0),
        .Q(\Delay1_reg_reg[8]_38 [2]));
  FDCE \Delay1_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__3_n_0),
        .Q(\Delay1_reg_reg[8]_38 [3]));
  FDCE \Delay1_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__2_n_0),
        .Q(\Delay1_reg_reg[8]_38 [4]));
  FDCE \Delay1_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__1_n_0),
        .Q(\Delay1_reg_reg[8]_38 [5]));
  FDCE \Delay1_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate__0_n_0),
        .Q(\Delay1_reg_reg[8]_38 [6]));
  FDCE \Delay1_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay1_reg_reg_gate_n_0),
        .Q(\Delay1_reg_reg[8]_38 [7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate
       (.I0(\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__0
       (.I0(\Delay1_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__1
       (.I0(\Delay1_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__2
       (.I0(\Delay1_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__3
       (.I0(\Delay1_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__4
       (.I0(\Delay1_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__5
       (.I0(\Delay1_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__6
       (.I0(\Delay1_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay1_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [0]),
        .Q(\Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [1]),
        .Q(\Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [2]),
        .Q(\Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [3]),
        .Q(\Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [4]),
        .Q(\Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [5]),
        .Q(\Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [6]),
        .Q(\Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[631]_54 [7]),
        .Q(\Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay20_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay20_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__6_n_0),
        .Q(\Delay20_reg_reg[8]_16 [0]));
  FDCE \Delay20_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__5_n_0),
        .Q(\Delay20_reg_reg[8]_16 [1]));
  FDCE \Delay20_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__4_n_0),
        .Q(\Delay20_reg_reg[8]_16 [2]));
  FDCE \Delay20_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__3_n_0),
        .Q(\Delay20_reg_reg[8]_16 [3]));
  FDCE \Delay20_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__2_n_0),
        .Q(\Delay20_reg_reg[8]_16 [4]));
  FDCE \Delay20_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__1_n_0),
        .Q(\Delay20_reg_reg[8]_16 [5]));
  FDCE \Delay20_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate__0_n_0),
        .Q(\Delay20_reg_reg[8]_16 [6]));
  FDCE \Delay20_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay20_reg_reg_gate_n_0),
        .Q(\Delay20_reg_reg[8]_16 [7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate
       (.I0(\Delay20_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__0
       (.I0(\Delay20_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__1
       (.I0(\Delay20_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__2
       (.I0(\Delay20_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__3
       (.I0(\Delay20_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__4
       (.I0(\Delay20_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__5
       (.I0(\Delay20_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay20_reg_reg_gate__6
       (.I0(\Delay20_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay20_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [0]),
        .Q(\NLW_Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [1]),
        .Q(\NLW_Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [2]),
        .Q(\NLW_Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [3]),
        .Q(\NLW_Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [4]),
        .Q(\NLW_Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [5]),
        .Q(\NLW_Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [6]),
        .Q(\NLW_Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay28_reg_reg[8]_22 [7]),
        .Q(\NLW_Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  FDRE \Delay21_reg_reg[630][0]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][1]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][2]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][3]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][4]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][5]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][6]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay21_reg_reg[630][7]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay21_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay21_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDCE \Delay21_reg_reg[631][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__6_n_0),
        .Q(\Delay21_reg_reg[631]_55 [0]));
  FDCE \Delay21_reg_reg[631][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__5_n_0),
        .Q(\Delay21_reg_reg[631]_55 [1]));
  FDCE \Delay21_reg_reg[631][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__4_n_0),
        .Q(\Delay21_reg_reg[631]_55 [2]));
  FDCE \Delay21_reg_reg[631][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__3_n_0),
        .Q(\Delay21_reg_reg[631]_55 [3]));
  FDCE \Delay21_reg_reg[631][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__2_n_0),
        .Q(\Delay21_reg_reg[631]_55 [4]));
  FDCE \Delay21_reg_reg[631][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__1_n_0),
        .Q(\Delay21_reg_reg[631]_55 [5]));
  FDCE \Delay21_reg_reg[631][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate__0_n_0),
        .Q(\Delay21_reg_reg[631]_55 [6]));
  FDCE \Delay21_reg_reg[631][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay21_reg_reg_gate_n_0),
        .Q(\Delay21_reg_reg[631]_55 [7]));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay21_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate
       (.I0(\Delay21_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__0
       (.I0(\Delay21_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__1
       (.I0(\Delay21_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__2
       (.I0(\Delay21_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__3
       (.I0(\Delay21_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__4
       (.I0(\Delay21_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__5
       (.I0(\Delay21_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay21_reg_reg_gate__6
       (.I0(\Delay21_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay21_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [0]),
        .Q(\Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [1]),
        .Q(\Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [2]),
        .Q(\Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [3]),
        .Q(\Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [4]),
        .Q(\Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [5]),
        .Q(\Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [6]),
        .Q(\Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay20_reg_reg[8]_16 [7]),
        .Q(\Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay22_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay22_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__6_n_0),
        .Q(\Delay22_reg_reg[8]_17 [0]));
  FDCE \Delay22_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__5_n_0),
        .Q(\Delay22_reg_reg[8]_17 [1]));
  FDCE \Delay22_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__4_n_0),
        .Q(\Delay22_reg_reg[8]_17 [2]));
  FDCE \Delay22_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__3_n_0),
        .Q(\Delay22_reg_reg[8]_17 [3]));
  FDCE \Delay22_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__2_n_0),
        .Q(\Delay22_reg_reg[8]_17 [4]));
  FDCE \Delay22_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__1_n_0),
        .Q(\Delay22_reg_reg[8]_17 [5]));
  FDCE \Delay22_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate__0_n_0),
        .Q(\Delay22_reg_reg[8]_17 [6]));
  FDCE \Delay22_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay22_reg_reg_gate_n_0),
        .Q(\Delay22_reg_reg[8]_17 [7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate
       (.I0(\Delay22_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay22_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__0
       (.I0(\Delay22_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay22_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__1
       (.I0(\Delay22_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay22_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__2
       (.I0(\Delay22_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay22_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__3
       (.I0(\Delay22_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay22_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__4
       (.I0(\Delay22_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay22_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__5
       (.I0(\Delay22_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay22_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay22_reg_reg_gate__6
       (.I0(\Delay22_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay22_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [0]),
        .Q(\Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [1]),
        .Q(\Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [2]),
        .Q(\Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [3]),
        .Q(\Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [4]),
        .Q(\Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [5]),
        .Q(\Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [6]),
        .Q(\Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay22_reg_reg[8]_17 [7]),
        .Q(\Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay23_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay23_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__6_n_0),
        .Q(\Delay23_reg_reg[8]_18 [0]));
  FDCE \Delay23_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__5_n_0),
        .Q(\Delay23_reg_reg[8]_18 [1]));
  FDCE \Delay23_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__4_n_0),
        .Q(\Delay23_reg_reg[8]_18 [2]));
  FDCE \Delay23_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__3_n_0),
        .Q(\Delay23_reg_reg[8]_18 [3]));
  FDCE \Delay23_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__2_n_0),
        .Q(\Delay23_reg_reg[8]_18 [4]));
  FDCE \Delay23_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__1_n_0),
        .Q(\Delay23_reg_reg[8]_18 [5]));
  FDCE \Delay23_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate__0_n_0),
        .Q(\Delay23_reg_reg[8]_18 [6]));
  FDCE \Delay23_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay23_reg_reg_gate_n_0),
        .Q(\Delay23_reg_reg[8]_18 [7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate
       (.I0(\Delay23_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__0
       (.I0(\Delay23_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__1
       (.I0(\Delay23_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__2
       (.I0(\Delay23_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__3
       (.I0(\Delay23_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__4
       (.I0(\Delay23_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__5
       (.I0(\Delay23_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay23_reg_reg_gate__6
       (.I0(\Delay23_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay23_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [0]),
        .Q(\Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [1]),
        .Q(\Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [2]),
        .Q(\Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [3]),
        .Q(\Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [4]),
        .Q(\Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [5]),
        .Q(\Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [6]),
        .Q(\Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay23_reg_reg[8]_18 [7]),
        .Q(\Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  FDRE \Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay25_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDCE \Delay25_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__6_n_0),
        .Q(\Delay25_reg_reg[8]_19 [0]));
  FDCE \Delay25_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__5_n_0),
        .Q(\Delay25_reg_reg[8]_19 [1]));
  FDCE \Delay25_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__4_n_0),
        .Q(\Delay25_reg_reg[8]_19 [2]));
  FDCE \Delay25_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__3_n_0),
        .Q(\Delay25_reg_reg[8]_19 [3]));
  FDCE \Delay25_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__2_n_0),
        .Q(\Delay25_reg_reg[8]_19 [4]));
  FDCE \Delay25_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__1_n_0),
        .Q(\Delay25_reg_reg[8]_19 [5]));
  FDCE \Delay25_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate__0_n_0),
        .Q(\Delay25_reg_reg[8]_19 [6]));
  FDCE \Delay25_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay25_reg_reg_gate_n_0),
        .Q(\Delay25_reg_reg[8]_19 [7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate
       (.I0(\Delay25_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__0
       (.I0(\Delay25_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__1
       (.I0(\Delay25_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__2
       (.I0(\Delay25_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__3
       (.I0(\Delay25_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__4
       (.I0(\Delay25_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__5
       (.I0(\Delay25_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay25_reg_reg_gate__6
       (.I0(\Delay25_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay25_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [0]),
        .Q(\Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [1]),
        .Q(\Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [2]),
        .Q(\Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [3]),
        .Q(\Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [4]),
        .Q(\Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [5]),
        .Q(\Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [6]),
        .Q(\Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay25_reg_reg[8]_19 [7]),
        .Q(\Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay26_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay26_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__6_n_0),
        .Q(\Delay26_reg_reg[8]_20 [0]));
  FDCE \Delay26_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__5_n_0),
        .Q(\Delay26_reg_reg[8]_20 [1]));
  FDCE \Delay26_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__4_n_0),
        .Q(\Delay26_reg_reg[8]_20 [2]));
  FDCE \Delay26_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__3_n_0),
        .Q(\Delay26_reg_reg[8]_20 [3]));
  FDCE \Delay26_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__2_n_0),
        .Q(\Delay26_reg_reg[8]_20 [4]));
  FDCE \Delay26_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__1_n_0),
        .Q(\Delay26_reg_reg[8]_20 [5]));
  FDCE \Delay26_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate__0_n_0),
        .Q(\Delay26_reg_reg[8]_20 [6]));
  FDCE \Delay26_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay26_reg_reg_gate_n_0),
        .Q(\Delay26_reg_reg[8]_20 [7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate
       (.I0(\Delay26_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay26_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__0
       (.I0(\Delay26_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay26_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__1
       (.I0(\Delay26_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay26_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__2
       (.I0(\Delay26_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay26_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__3
       (.I0(\Delay26_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay26_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__4
       (.I0(\Delay26_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay26_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__5
       (.I0(\Delay26_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay26_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay26_reg_reg_gate__6
       (.I0(\Delay26_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay26_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [0]),
        .Q(\Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [1]),
        .Q(\Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [2]),
        .Q(\Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [3]),
        .Q(\Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [4]),
        .Q(\Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [5]),
        .Q(\Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [6]),
        .Q(\Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay26_reg_reg[8]_20 [7]),
        .Q(\Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay27_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay27_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__6_n_0),
        .Q(\Delay27_reg_reg[8]_21 [0]));
  FDCE \Delay27_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__5_n_0),
        .Q(\Delay27_reg_reg[8]_21 [1]));
  FDCE \Delay27_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__4_n_0),
        .Q(\Delay27_reg_reg[8]_21 [2]));
  FDCE \Delay27_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__3_n_0),
        .Q(\Delay27_reg_reg[8]_21 [3]));
  FDCE \Delay27_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__2_n_0),
        .Q(\Delay27_reg_reg[8]_21 [4]));
  FDCE \Delay27_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__1_n_0),
        .Q(\Delay27_reg_reg[8]_21 [5]));
  FDCE \Delay27_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate__0_n_0),
        .Q(\Delay27_reg_reg[8]_21 [6]));
  FDCE \Delay27_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay27_reg_reg_gate_n_0),
        .Q(\Delay27_reg_reg[8]_21 [7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate
       (.I0(\Delay27_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__0
       (.I0(\Delay27_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__1
       (.I0(\Delay27_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__2
       (.I0(\Delay27_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__3
       (.I0(\Delay27_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__4
       (.I0(\Delay27_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__5
       (.I0(\Delay27_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay27_reg_reg_gate__6
       (.I0(\Delay27_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay27_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [0]),
        .Q(\Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [1]),
        .Q(\Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [2]),
        .Q(\Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [3]),
        .Q(\Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [4]),
        .Q(\Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [5]),
        .Q(\Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [6]),
        .Q(\Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay27_reg_reg[8]_21 [7]),
        .Q(\Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay28_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay28_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__6_n_0),
        .Q(\Delay28_reg_reg[8]_22 [0]));
  FDCE \Delay28_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__5_n_0),
        .Q(\Delay28_reg_reg[8]_22 [1]));
  FDCE \Delay28_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__4_n_0),
        .Q(\Delay28_reg_reg[8]_22 [2]));
  FDCE \Delay28_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__3_n_0),
        .Q(\Delay28_reg_reg[8]_22 [3]));
  FDCE \Delay28_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__2_n_0),
        .Q(\Delay28_reg_reg[8]_22 [4]));
  FDCE \Delay28_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__1_n_0),
        .Q(\Delay28_reg_reg[8]_22 [5]));
  FDCE \Delay28_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate__0_n_0),
        .Q(\Delay28_reg_reg[8]_22 [6]));
  FDCE \Delay28_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay28_reg_reg_gate_n_0),
        .Q(\Delay28_reg_reg[8]_22 [7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate
       (.I0(\Delay28_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__0
       (.I0(\Delay28_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__1
       (.I0(\Delay28_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__2
       (.I0(\Delay28_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__3
       (.I0(\Delay28_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__4
       (.I0(\Delay28_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__5
       (.I0(\Delay28_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay28_reg_reg_gate__6
       (.I0(\Delay28_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay28_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [0]),
        .Q(\NLW_Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [1]),
        .Q(\NLW_Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [2]),
        .Q(\NLW_Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [3]),
        .Q(\NLW_Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [4]),
        .Q(\NLW_Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [5]),
        .Q(\NLW_Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [6]),
        .Q(\NLW_Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay36_reg_reg[8]_15 [7]),
        .Q(\NLW_Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  FDRE \Delay29_reg_reg[630][0]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][1]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][2]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][3]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][4]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][5]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][6]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay29_reg_reg[630][7]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay29_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay29_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDCE \Delay29_reg_reg[631][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__6_n_0),
        .Q(\Delay29_reg_reg[631]_54 [0]));
  FDCE \Delay29_reg_reg[631][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__5_n_0),
        .Q(\Delay29_reg_reg[631]_54 [1]));
  FDCE \Delay29_reg_reg[631][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__4_n_0),
        .Q(\Delay29_reg_reg[631]_54 [2]));
  FDCE \Delay29_reg_reg[631][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__3_n_0),
        .Q(\Delay29_reg_reg[631]_54 [3]));
  FDCE \Delay29_reg_reg[631][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__2_n_0),
        .Q(\Delay29_reg_reg[631]_54 [4]));
  FDCE \Delay29_reg_reg[631][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__1_n_0),
        .Q(\Delay29_reg_reg[631]_54 [5]));
  FDCE \Delay29_reg_reg[631][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate__0_n_0),
        .Q(\Delay29_reg_reg[631]_54 [6]));
  FDCE \Delay29_reg_reg[631][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay29_reg_reg_gate_n_0),
        .Q(\Delay29_reg_reg[631]_54 [7]));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay29_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay29_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate
       (.I0(\Delay29_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__0
       (.I0(\Delay29_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__1
       (.I0(\Delay29_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__2
       (.I0(\Delay29_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__3
       (.I0(\Delay29_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__4
       (.I0(\Delay29_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__5
       (.I0(\Delay29_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay29_reg_reg_gate__6
       (.I0(\Delay29_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay29_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][0]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][1]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][2]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][3]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][4]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][5]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][6]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[127][7]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][0]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][1]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][2]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][3]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][4]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][5]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][6]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[159][7]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][0]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][1]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][2]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][3]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][4]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][5]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][6]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[191][7]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][0]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][1]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][2]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][3]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][4]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][5]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][6]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[223][7]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][0]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][1]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][2]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][3]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][4]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][5]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][6]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[255][7]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][0]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][1]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][2]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][3]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][4]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][5]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][6]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[287][7]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [0]),
        .Q(\NLW_Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [1]),
        .Q(\NLW_Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [2]),
        .Q(\NLW_Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [3]),
        .Q(\NLW_Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [4]),
        .Q(\NLW_Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [5]),
        .Q(\NLW_Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [6]),
        .Q(\NLW_Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay9_reg_reg[8]_45 [7]),
        .Q(\NLW_Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][0]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][1]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][2]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][3]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][4]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][5]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][6]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[319][7]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][0]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][1]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][2]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][3]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][4]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][5]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][6]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[351][7]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][0]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][1]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][2]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][3]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][4]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][5]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][6]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[383][7]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][0]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][1]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][2]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][3]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][4]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][5]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][6]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[415][7]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][0]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][1]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][2]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][3]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][4]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][5]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][6]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[447][7]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][0]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][1]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][2]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][3]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][4]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][5]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][6]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[479][7]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][0]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][1]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][2]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][3]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][4]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][5]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][6]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[511][7]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][0]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][1]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][2]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][3]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][4]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][5]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][6]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[543][7]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][0]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][1]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][2]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][3]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][4]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][5]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][6]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[575][7]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][0]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][1]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][2]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][3]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][4]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][5]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][6]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258 " *) 
  SRLC32E \Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[607][7]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q31(\NLW_Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258_Q31_UNCONNECTED ));
  FDRE \Delay2_reg_reg[630][0]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][0]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][0]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][1]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][1]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][1]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][2]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][2]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][2]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][3]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][3]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][3]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][4]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][4]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][4]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][5]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][5]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][5]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][6]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][6]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][6]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[630][7]_Delay2_reg_reg_c_1259 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay2_reg_reg[629][7]_srl22_Delay2_reg_reg_c_1258_n_0 ),
        .Q(\Delay2_reg_reg[630][7]_Delay2_reg_reg_c_1259_n_0 ),
        .R(1'b0));
  FDCE \Delay2_reg_reg[631][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__6_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][0] ));
  FDCE \Delay2_reg_reg[631][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__5_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][1] ));
  FDCE \Delay2_reg_reg[631][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__4_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][2] ));
  FDCE \Delay2_reg_reg[631][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__3_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][3] ));
  FDCE \Delay2_reg_reg[631][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__2_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][4] ));
  FDCE \Delay2_reg_reg[631][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__1_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][5] ));
  FDCE \Delay2_reg_reg[631][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate__0_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][6] ));
  FDCE \Delay2_reg_reg[631][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_gate_n_0),
        .Q(\Delay2_reg_reg_n_0_[631][7] ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][0]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][1]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][2]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][3]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][4]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][5]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][6]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[31][7]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][0]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][0]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][1]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][1]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][2]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][2]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][3]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][3]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][4]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][4]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][5]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][5]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][6]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][6]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay2_reg_reg[63][7]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay2_reg_reg[95][7]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c " *) 
  SRLC32E Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1),
        .Q(Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0),
        .Q31(NLW_Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c " *) 
  SRLC32E Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1012_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0),
        .Q(NLW_Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c " *) 
  SRLC32E Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1044_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c " *) 
  SRLC32E Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1076_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c " *) 
  SRLC32E Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1108_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1),
        .Q(Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0),
        .Q31(NLW_Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c " *) 
  SRLC32E Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1140_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0),
        .Q(NLW_Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c " *) 
  SRLC32E Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1172_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c " *) 
  SRLC32E Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1204_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c " *) 
  SRLC32E Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1236_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1),
        .Q(Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c_n_0),
        .Q31(NLW_Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c_Q31_UNCONNECTED));
  FDRE Delay2_reg_reg_c_1254_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1884_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(Delay2_reg_reg_c_1253_srl17_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1883_c_n_0),
        .Q(Delay2_reg_reg_c_1254_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1884_c_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_c_1254_gate
       (.I0(Delay2_reg_reg_c_1254_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1884_c_n_0),
        .I1(alpha_reg_1_reg_c_1884_c_n_0),
        .O(Delay2_reg_reg_c_1254_gate_n_0));
  FDCE Delay2_reg_reg_c_1255
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_c_1254_gate_n_0),
        .Q(Delay2_reg_reg_c_1255_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_1257_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E Delay2_reg_reg_c_1257_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_1255_n_0),
        .Q(Delay2_reg_reg_c_1257_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0));
  FDRE Delay2_reg_reg_c_1258_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(Delay2_reg_reg_c_1257_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0),
        .Q(Delay2_reg_reg_c_1258_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_c_1258_gate
       (.I0(Delay2_reg_reg_c_1258_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay2_reg_reg_c_1258_gate_n_0));
  FDCE Delay2_reg_reg_c_1259
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay2_reg_reg_c_1258_gate_n_0),
        .Q(Delay2_reg_reg_c_1259_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c " *) 
  SRLC32E Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(1'b1),
        .Q(NLW_Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c " *) 
  SRLC32E Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_660_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c " *) 
  SRLC32E Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_692_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c " *) 
  SRLC32E Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_724_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1),
        .Q(Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0),
        .Q31(NLW_Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c " *) 
  SRLC32E Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_756_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0),
        .Q(NLW_Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c " *) 
  SRLC32E Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_788_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c " *) 
  SRLC32E Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_820_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c " *) 
  SRLC32E Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_852_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1),
        .Q(Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0),
        .Q31(NLW_Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_Q31_UNCONNECTED));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c " *) 
  SRLC32E Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_884_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0),
        .Q(NLW_Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c " *) 
  SRLC32E Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_916_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c " *) 
  SRLC32E Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(Delay2_reg_reg_c_948_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1),
        .Q(NLW_Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_Q_UNCONNECTED),
        .Q31(Delay2_reg_reg_c_980_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate
       (.I0(\Delay2_reg_reg[630][7]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__0
       (.I0(\Delay2_reg_reg[630][6]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__1
       (.I0(\Delay2_reg_reg[630][5]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__2
       (.I0(\Delay2_reg_reg[630][4]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__3
       (.I0(\Delay2_reg_reg[630][3]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__4
       (.I0(\Delay2_reg_reg[630][2]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__5
       (.I0(\Delay2_reg_reg[630][1]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__6
       (.I0(\Delay2_reg_reg[630][0]_Delay2_reg_reg_c_1259_n_0 ),
        .I1(Delay2_reg_reg_c_1259_n_0),
        .O(Delay2_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [0]),
        .Q(\Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [1]),
        .Q(\Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [2]),
        .Q(\Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [3]),
        .Q(\Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [4]),
        .Q(\Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [5]),
        .Q(\Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [6]),
        .Q(\Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay19_reg_reg[8]_8 [7]),
        .Q(\Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay30_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay30_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__6_n_0),
        .Q(\Delay30_reg_reg[8]_9 [0]));
  FDCE \Delay30_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__5_n_0),
        .Q(\Delay30_reg_reg[8]_9 [1]));
  FDCE \Delay30_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__4_n_0),
        .Q(\Delay30_reg_reg[8]_9 [2]));
  FDCE \Delay30_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__3_n_0),
        .Q(\Delay30_reg_reg[8]_9 [3]));
  FDCE \Delay30_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__2_n_0),
        .Q(\Delay30_reg_reg[8]_9 [4]));
  FDCE \Delay30_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__1_n_0),
        .Q(\Delay30_reg_reg[8]_9 [5]));
  FDCE \Delay30_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate__0_n_0),
        .Q(\Delay30_reg_reg[8]_9 [6]));
  FDCE \Delay30_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay30_reg_reg_gate_n_0),
        .Q(\Delay30_reg_reg[8]_9 [7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate
       (.I0(\Delay30_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__0
       (.I0(\Delay30_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__1
       (.I0(\Delay30_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__2
       (.I0(\Delay30_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__3
       (.I0(\Delay30_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__4
       (.I0(\Delay30_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__5
       (.I0(\Delay30_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay30_reg_reg_gate__6
       (.I0(\Delay30_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay30_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [0]),
        .Q(\Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [1]),
        .Q(\Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [2]),
        .Q(\Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [3]),
        .Q(\Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [4]),
        .Q(\Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [5]),
        .Q(\Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [6]),
        .Q(\Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay30_reg_reg[8]_9 [7]),
        .Q(\Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay31_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay31_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__6_n_0),
        .Q(\Delay31_reg_reg[8]_10 [0]));
  FDCE \Delay31_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__5_n_0),
        .Q(\Delay31_reg_reg[8]_10 [1]));
  FDCE \Delay31_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__4_n_0),
        .Q(\Delay31_reg_reg[8]_10 [2]));
  FDCE \Delay31_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__3_n_0),
        .Q(\Delay31_reg_reg[8]_10 [3]));
  FDCE \Delay31_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__2_n_0),
        .Q(\Delay31_reg_reg[8]_10 [4]));
  FDCE \Delay31_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__1_n_0),
        .Q(\Delay31_reg_reg[8]_10 [5]));
  FDCE \Delay31_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate__0_n_0),
        .Q(\Delay31_reg_reg[8]_10 [6]));
  FDCE \Delay31_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay31_reg_reg_gate_n_0),
        .Q(\Delay31_reg_reg[8]_10 [7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate
       (.I0(\Delay31_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__0
       (.I0(\Delay31_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__1
       (.I0(\Delay31_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__2
       (.I0(\Delay31_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__3
       (.I0(\Delay31_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__4
       (.I0(\Delay31_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__5
       (.I0(\Delay31_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay31_reg_reg_gate__6
       (.I0(\Delay31_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay31_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [0]),
        .Q(\Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [1]),
        .Q(\Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [2]),
        .Q(\Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [3]),
        .Q(\Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [4]),
        .Q(\Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [5]),
        .Q(\Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [6]),
        .Q(\Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay31_reg_reg[8]_10 [7]),
        .Q(\Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay32_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay32_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__6_n_0),
        .Q(\Delay32_reg_reg[8]_11 [0]));
  FDCE \Delay32_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__5_n_0),
        .Q(\Delay32_reg_reg[8]_11 [1]));
  FDCE \Delay32_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__4_n_0),
        .Q(\Delay32_reg_reg[8]_11 [2]));
  FDCE \Delay32_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__3_n_0),
        .Q(\Delay32_reg_reg[8]_11 [3]));
  FDCE \Delay32_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__2_n_0),
        .Q(\Delay32_reg_reg[8]_11 [4]));
  FDCE \Delay32_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__1_n_0),
        .Q(\Delay32_reg_reg[8]_11 [5]));
  FDCE \Delay32_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate__0_n_0),
        .Q(\Delay32_reg_reg[8]_11 [6]));
  FDCE \Delay32_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay32_reg_reg_gate_n_0),
        .Q(\Delay32_reg_reg[8]_11 [7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate
       (.I0(\Delay32_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__0
       (.I0(\Delay32_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__1
       (.I0(\Delay32_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__2
       (.I0(\Delay32_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__3
       (.I0(\Delay32_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__4
       (.I0(\Delay32_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__5
       (.I0(\Delay32_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay32_reg_reg_gate__6
       (.I0(\Delay32_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay32_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [0]),
        .Q(\Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [1]),
        .Q(\Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [2]),
        .Q(\Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [3]),
        .Q(\Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [4]),
        .Q(\Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [5]),
        .Q(\Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [6]),
        .Q(\Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay32_reg_reg[8]_11 [7]),
        .Q(\Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay33_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay33_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__6_n_0),
        .Q(\Delay33_reg_reg[8]_12 [0]));
  FDCE \Delay33_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__5_n_0),
        .Q(\Delay33_reg_reg[8]_12 [1]));
  FDCE \Delay33_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__4_n_0),
        .Q(\Delay33_reg_reg[8]_12 [2]));
  FDCE \Delay33_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__3_n_0),
        .Q(\Delay33_reg_reg[8]_12 [3]));
  FDCE \Delay33_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__2_n_0),
        .Q(\Delay33_reg_reg[8]_12 [4]));
  FDCE \Delay33_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__1_n_0),
        .Q(\Delay33_reg_reg[8]_12 [5]));
  FDCE \Delay33_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate__0_n_0),
        .Q(\Delay33_reg_reg[8]_12 [6]));
  FDCE \Delay33_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay33_reg_reg_gate_n_0),
        .Q(\Delay33_reg_reg[8]_12 [7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate
       (.I0(\Delay33_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__0
       (.I0(\Delay33_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__1
       (.I0(\Delay33_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__2
       (.I0(\Delay33_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__3
       (.I0(\Delay33_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__4
       (.I0(\Delay33_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__5
       (.I0(\Delay33_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay33_reg_reg_gate__6
       (.I0(\Delay33_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay33_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [0]),
        .Q(\Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [1]),
        .Q(\Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [2]),
        .Q(\Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [3]),
        .Q(\Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [4]),
        .Q(\Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [5]),
        .Q(\Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [6]),
        .Q(\Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay33_reg_reg[8]_12 [7]),
        .Q(\Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay34_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay34_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__6_n_0),
        .Q(\Delay34_reg_reg[8]_13 [0]));
  FDCE \Delay34_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__5_n_0),
        .Q(\Delay34_reg_reg[8]_13 [1]));
  FDCE \Delay34_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__4_n_0),
        .Q(\Delay34_reg_reg[8]_13 [2]));
  FDCE \Delay34_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__3_n_0),
        .Q(\Delay34_reg_reg[8]_13 [3]));
  FDCE \Delay34_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__2_n_0),
        .Q(\Delay34_reg_reg[8]_13 [4]));
  FDCE \Delay34_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__1_n_0),
        .Q(\Delay34_reg_reg[8]_13 [5]));
  FDCE \Delay34_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate__0_n_0),
        .Q(\Delay34_reg_reg[8]_13 [6]));
  FDCE \Delay34_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay34_reg_reg_gate_n_0),
        .Q(\Delay34_reg_reg[8]_13 [7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate
       (.I0(\Delay34_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__0
       (.I0(\Delay34_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__1
       (.I0(\Delay34_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__2
       (.I0(\Delay34_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__3
       (.I0(\Delay34_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__4
       (.I0(\Delay34_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__5
       (.I0(\Delay34_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay34_reg_reg_gate__6
       (.I0(\Delay34_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay34_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [0]),
        .Q(\Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [1]),
        .Q(\Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [2]),
        .Q(\Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [3]),
        .Q(\Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [4]),
        .Q(\Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [5]),
        .Q(\Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [6]),
        .Q(\Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay34_reg_reg[8]_13 [7]),
        .Q(\Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay35_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay35_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__6_n_0),
        .Q(\Delay35_reg_reg[8]_14 [0]));
  FDCE \Delay35_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__5_n_0),
        .Q(\Delay35_reg_reg[8]_14 [1]));
  FDCE \Delay35_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__4_n_0),
        .Q(\Delay35_reg_reg[8]_14 [2]));
  FDCE \Delay35_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__3_n_0),
        .Q(\Delay35_reg_reg[8]_14 [3]));
  FDCE \Delay35_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__2_n_0),
        .Q(\Delay35_reg_reg[8]_14 [4]));
  FDCE \Delay35_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__1_n_0),
        .Q(\Delay35_reg_reg[8]_14 [5]));
  FDCE \Delay35_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate__0_n_0),
        .Q(\Delay35_reg_reg[8]_14 [6]));
  FDCE \Delay35_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay35_reg_reg_gate_n_0),
        .Q(\Delay35_reg_reg[8]_14 [7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate
       (.I0(\Delay35_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__0
       (.I0(\Delay35_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__1
       (.I0(\Delay35_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__2
       (.I0(\Delay35_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__3
       (.I0(\Delay35_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__4
       (.I0(\Delay35_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__5
       (.I0(\Delay35_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay35_reg_reg_gate__6
       (.I0(\Delay35_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay35_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [0]),
        .Q(\Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [1]),
        .Q(\Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [2]),
        .Q(\Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [3]),
        .Q(\Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [4]),
        .Q(\Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [5]),
        .Q(\Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [6]),
        .Q(\Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay35_reg_reg[8]_14 [7]),
        .Q(\Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay36_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay36_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__6_n_0),
        .Q(\Delay36_reg_reg[8]_15 [0]));
  FDCE \Delay36_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__5_n_0),
        .Q(\Delay36_reg_reg[8]_15 [1]));
  FDCE \Delay36_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__4_n_0),
        .Q(\Delay36_reg_reg[8]_15 [2]));
  FDCE \Delay36_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__3_n_0),
        .Q(\Delay36_reg_reg[8]_15 [3]));
  FDCE \Delay36_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__2_n_0),
        .Q(\Delay36_reg_reg[8]_15 [4]));
  FDCE \Delay36_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__1_n_0),
        .Q(\Delay36_reg_reg[8]_15 [5]));
  FDCE \Delay36_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate__0_n_0),
        .Q(\Delay36_reg_reg[8]_15 [6]));
  FDCE \Delay36_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay36_reg_reg_gate_n_0),
        .Q(\Delay36_reg_reg[8]_15 [7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate
       (.I0(\Delay36_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__0
       (.I0(\Delay36_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__1
       (.I0(\Delay36_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__2
       (.I0(\Delay36_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__3
       (.I0(\Delay36_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__4
       (.I0(\Delay36_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__5
       (.I0(\Delay36_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay36_reg_reg_gate__6
       (.I0(\Delay36_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay36_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [0]),
        .Q(\Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [1]),
        .Q(\Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [2]),
        .Q(\Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [3]),
        .Q(\Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [4]),
        .Q(\Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [5]),
        .Q(\Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [6]),
        .Q(\Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay21_reg_reg[631]_55 [7]),
        .Q(\Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay37_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay37_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__6_n_0),
        .Q(\Delay37_reg_reg[8]_23 [0]));
  FDCE \Delay37_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__5_n_0),
        .Q(\Delay37_reg_reg[8]_23 [1]));
  FDCE \Delay37_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__4_n_0),
        .Q(\Delay37_reg_reg[8]_23 [2]));
  FDCE \Delay37_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__3_n_0),
        .Q(\Delay37_reg_reg[8]_23 [3]));
  FDCE \Delay37_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__2_n_0),
        .Q(\Delay37_reg_reg[8]_23 [4]));
  FDCE \Delay37_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__1_n_0),
        .Q(\Delay37_reg_reg[8]_23 [5]));
  FDCE \Delay37_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate__0_n_0),
        .Q(\Delay37_reg_reg[8]_23 [6]));
  FDCE \Delay37_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay37_reg_reg_gate_n_0),
        .Q(\Delay37_reg_reg[8]_23 [7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate
       (.I0(\Delay37_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__0
       (.I0(\Delay37_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__1
       (.I0(\Delay37_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__2
       (.I0(\Delay37_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__3
       (.I0(\Delay37_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__4
       (.I0(\Delay37_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__5
       (.I0(\Delay37_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay37_reg_reg_gate__6
       (.I0(\Delay37_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay37_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [0]),
        .Q(\Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [1]),
        .Q(\Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [2]),
        .Q(\Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [3]),
        .Q(\Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [4]),
        .Q(\Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [5]),
        .Q(\Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [6]),
        .Q(\Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[631]_56 [7]),
        .Q(\Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay38_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay38_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__6_n_0),
        .Q(\Delay38_reg_reg[8]_30 [0]));
  FDCE \Delay38_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__5_n_0),
        .Q(\Delay38_reg_reg[8]_30 [1]));
  FDCE \Delay38_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__4_n_0),
        .Q(\Delay38_reg_reg[8]_30 [2]));
  FDCE \Delay38_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__3_n_0),
        .Q(\Delay38_reg_reg[8]_30 [3]));
  FDCE \Delay38_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__2_n_0),
        .Q(\Delay38_reg_reg[8]_30 [4]));
  FDCE \Delay38_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__1_n_0),
        .Q(\Delay38_reg_reg[8]_30 [5]));
  FDCE \Delay38_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate__0_n_0),
        .Q(\Delay38_reg_reg[8]_30 [6]));
  FDCE \Delay38_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay38_reg_reg_gate_n_0),
        .Q(\Delay38_reg_reg[8]_30 [7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate
       (.I0(\Delay38_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__0
       (.I0(\Delay38_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__1
       (.I0(\Delay38_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__2
       (.I0(\Delay38_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__3
       (.I0(\Delay38_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__4
       (.I0(\Delay38_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__5
       (.I0(\Delay38_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay38_reg_reg_gate__6
       (.I0(\Delay38_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay38_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756 " *) 
  SRLC32E \Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724_n_1 ),
        .Q(\Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][0]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][1]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][2]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][3]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][4]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][5]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][6]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788 " *) 
  SRLC32E \Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[131][7]_srl32_Delay2_reg_reg_c_756_n_0 ),
        .Q(\NLW_Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][0]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][1]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][2]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][3]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][4]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][5]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][6]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820 " *) 
  SRLC32E \Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[163][7]_srl32_Delay2_reg_reg_c_788_n_1 ),
        .Q(\NLW_Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][0]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][0]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [0]),
        .Q(\Delay39_reg_reg[1][0]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][1]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][1]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [1]),
        .Q(\Delay39_reg_reg[1][1]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][2]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][2]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [2]),
        .Q(\Delay39_reg_reg[1][2]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][3]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][3]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [3]),
        .Q(\Delay39_reg_reg[1][3]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][4]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][4]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [4]),
        .Q(\Delay39_reg_reg[1][4]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][5]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][5]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [5]),
        .Q(\Delay39_reg_reg[1][5]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][6]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][6]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [6]),
        .Q(\Delay39_reg_reg[1][6]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[1][7]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c " *) 
  SRL16E \Delay39_reg_reg[1][7]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay46_reg_reg[8]_37 [7]),
        .Q(\Delay39_reg_reg[1][7]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][0]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][1]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][2]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][3]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][4]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][5]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][6]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852 " *) 
  SRLC32E \Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[195][7]_srl32_Delay2_reg_reg_c_820_n_1 ),
        .Q(\NLW_Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][0]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][1]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][2]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][3]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][4]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][5]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][6]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884 " *) 
  SRLC32E \Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[227][7]_srl32_Delay2_reg_reg_c_852_n_1 ),
        .Q(\Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][0]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][1]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][2]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][3]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][4]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][5]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][6]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916 " *) 
  SRLC32E \Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[259][7]_srl32_Delay2_reg_reg_c_884_n_0 ),
        .Q(\NLW_Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916_n_1 ));
  FDRE \Delay39_reg_reg[2][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][0]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][1]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][2]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][3]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][4]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][5]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][6]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[2][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[1][7]_srl2_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1260_c_n_0 ),
        .Q(\Delay39_reg_reg[2][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][0]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][1]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][2]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][3]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][4]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][5]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][6]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948 " *) 
  SRLC32E \Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[291][7]_srl32_Delay2_reg_reg_c_916_n_1 ),
        .Q(\NLW_Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][0]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][1]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][2]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][3]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][4]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][5]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][6]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980 " *) 
  SRLC32E \Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[323][7]_srl32_Delay2_reg_reg_c_948_n_1 ),
        .Q(\NLW_Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][0] ),
        .Q(\NLW_Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][1] ),
        .Q(\NLW_Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][2] ),
        .Q(\NLW_Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][3] ),
        .Q(\NLW_Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][4] ),
        .Q(\NLW_Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][5] ),
        .Q(\NLW_Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][6] ),
        .Q(\NLW_Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660 " *) 
  SRLC32E \Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg_n_0_[3][7] ),
        .Q(\NLW_Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][0]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][1]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][2]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][3]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][4]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][5]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][6]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012 " *) 
  SRLC32E \Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[355][7]_srl32_Delay2_reg_reg_c_980_n_1 ),
        .Q(\Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012_Q31_UNCONNECTED ));
  FDCE \Delay39_reg_reg[3][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__14_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][0] ));
  FDCE \Delay39_reg_reg[3][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__13_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][1] ));
  FDCE \Delay39_reg_reg[3][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__12_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][2] ));
  FDCE \Delay39_reg_reg[3][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__11_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][3] ));
  FDCE \Delay39_reg_reg[3][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__10_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][4] ));
  FDCE \Delay39_reg_reg[3][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__9_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][5] ));
  FDCE \Delay39_reg_reg[3][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__8_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][6] ));
  FDCE \Delay39_reg_reg[3][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__7_n_0),
        .Q(\Delay39_reg_reg_n_0_[3][7] ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][0]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][1]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][2]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][3]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][4]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][5]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][6]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044 " *) 
  SRLC32E \Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[387][7]_srl32_Delay2_reg_reg_c_1012_n_0 ),
        .Q(\NLW_Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][0]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][1]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][2]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][3]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][4]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][5]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][6]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076 " *) 
  SRLC32E \Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[419][7]_srl32_Delay2_reg_reg_c_1044_n_1 ),
        .Q(\NLW_Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][0]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][1]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][2]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][3]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][4]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][5]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][6]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108 " *) 
  SRLC32E \Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[451][7]_srl32_Delay2_reg_reg_c_1076_n_1 ),
        .Q(\NLW_Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][0]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][1]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][2]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][3]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][4]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][5]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][6]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140 " *) 
  SRLC32E \Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[483][7]_srl32_Delay2_reg_reg_c_1108_n_1 ),
        .Q(\Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][0]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][1]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][2]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][3]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][4]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][5]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][6]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172 " *) 
  SRLC32E \Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[515][7]_srl32_Delay2_reg_reg_c_1140_n_0 ),
        .Q(\NLW_Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][0]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][1]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][2]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][3]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][4]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][5]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][6]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204 " *) 
  SRLC32E \Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[547][7]_srl32_Delay2_reg_reg_c_1172_n_1 ),
        .Q(\NLW_Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][0]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][1]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][2]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][3]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][4]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][5]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][6]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236 " *) 
  SRLC32E \Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[579][7]_srl32_Delay2_reg_reg_c_1204_n_1 ),
        .Q(\NLW_Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][0]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][1]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][2]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][3]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][4]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][5]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][6]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254 " *) 
  SRLC32E \Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[611][7]_srl32_Delay2_reg_reg_c_1236_n_1 ),
        .Q(\Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q31(\NLW_Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254_Q31_UNCONNECTED ));
  FDRE \Delay39_reg_reg[630][0]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][0]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][0]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][1]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][1]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][1]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][2]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][2]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][2]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][3]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][3]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][3]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][4]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][4]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][4]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][5]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][5]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][5]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][6]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][6]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][6]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDRE \Delay39_reg_reg[630][7]_Delay2_reg_reg_c_1255 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay39_reg_reg[629][7]_srl18_Delay2_reg_reg_c_1254_n_0 ),
        .Q(\Delay39_reg_reg[630][7]_Delay2_reg_reg_c_1255_n_0 ),
        .R(1'b0));
  FDCE \Delay39_reg_reg[631][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__6_n_0),
        .Q(\Delay39_reg_reg[631]_57 [0]));
  FDCE \Delay39_reg_reg[631][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__5_n_0),
        .Q(\Delay39_reg_reg[631]_57 [1]));
  FDCE \Delay39_reg_reg[631][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__4_n_0),
        .Q(\Delay39_reg_reg[631]_57 [2]));
  FDCE \Delay39_reg_reg[631][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__3_n_0),
        .Q(\Delay39_reg_reg[631]_57 [3]));
  FDCE \Delay39_reg_reg[631][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__2_n_0),
        .Q(\Delay39_reg_reg[631]_57 [4]));
  FDCE \Delay39_reg_reg[631][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__1_n_0),
        .Q(\Delay39_reg_reg[631]_57 [5]));
  FDCE \Delay39_reg_reg[631][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate__0_n_0),
        .Q(\Delay39_reg_reg[631]_57 [6]));
  FDCE \Delay39_reg_reg[631][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay39_reg_reg_gate_n_0),
        .Q(\Delay39_reg_reg[631]_57 [7]));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][0]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][1]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][2]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][3]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][4]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][5]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][6]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692 " *) 
  SRLC32E \Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[35][7]_srl32_Delay2_reg_reg_c_660_n_1 ),
        .Q(\NLW_Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][0]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][0]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][1]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][1]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][2]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][2]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][3]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][3]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][4]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][4]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][5]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][5]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][6]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][6]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724 " *) 
  SRLC32E \Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[67][7]_srl32_Delay2_reg_reg_c_692_n_1 ),
        .Q(\NLW_Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724_Q_UNCONNECTED ),
        .Q31(\Delay39_reg_reg[99][7]_srl32_Delay2_reg_reg_c_724_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate
       (.I0(\Delay39_reg_reg[630][7]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__0
       (.I0(\Delay39_reg_reg[630][6]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__1
       (.I0(\Delay39_reg_reg[630][5]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__10
       (.I0(\Delay39_reg_reg[2][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__11
       (.I0(\Delay39_reg_reg[2][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__12
       (.I0(\Delay39_reg_reg[2][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__13
       (.I0(\Delay39_reg_reg[2][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__14
       (.I0(\Delay39_reg_reg[2][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__2
       (.I0(\Delay39_reg_reg[630][4]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__3
       (.I0(\Delay39_reg_reg[630][3]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__4
       (.I0(\Delay39_reg_reg[630][2]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__5
       (.I0(\Delay39_reg_reg[630][1]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__6
       (.I0(\Delay39_reg_reg[630][0]_Delay2_reg_reg_c_1255_n_0 ),
        .I1(Delay2_reg_reg_c_1255_n_0),
        .O(Delay39_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__7
       (.I0(\Delay39_reg_reg[2][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__8
       (.I0(\Delay39_reg_reg[2][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay39_reg_reg_gate__9
       (.I0(\Delay39_reg_reg[2][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1261_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1261_c_n_0),
        .O(Delay39_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [0]),
        .Q(\Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [1]),
        .Q(\Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [2]),
        .Q(\Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [3]),
        .Q(\Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [4]),
        .Q(\Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [5]),
        .Q(\Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [6]),
        .Q(\Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay1_reg_reg[8]_38 [7]),
        .Q(\Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay3_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay3_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__6_n_0),
        .Q(\Delay3_reg_reg[8]_39 [0]));
  FDCE \Delay3_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__5_n_0),
        .Q(\Delay3_reg_reg[8]_39 [1]));
  FDCE \Delay3_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__4_n_0),
        .Q(\Delay3_reg_reg[8]_39 [2]));
  FDCE \Delay3_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__3_n_0),
        .Q(\Delay3_reg_reg[8]_39 [3]));
  FDCE \Delay3_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__2_n_0),
        .Q(\Delay3_reg_reg[8]_39 [4]));
  FDCE \Delay3_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__1_n_0),
        .Q(\Delay3_reg_reg[8]_39 [5]));
  FDCE \Delay3_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate__0_n_0),
        .Q(\Delay3_reg_reg[8]_39 [6]));
  FDCE \Delay3_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay3_reg_reg_gate_n_0),
        .Q(\Delay3_reg_reg[8]_39 [7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate
       (.I0(\Delay3_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__0
       (.I0(\Delay3_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__1
       (.I0(\Delay3_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__2
       (.I0(\Delay3_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__3
       (.I0(\Delay3_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__4
       (.I0(\Delay3_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__5
       (.I0(\Delay3_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__6
       (.I0(\Delay3_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay3_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [0]),
        .Q(\Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [1]),
        .Q(\Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [2]),
        .Q(\Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [3]),
        .Q(\Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [4]),
        .Q(\Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [5]),
        .Q(\Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [6]),
        .Q(\Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay38_reg_reg[8]_30 [7]),
        .Q(\Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay40_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay40_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__6_n_0),
        .Q(\Delay40_reg_reg[8]_31 [0]));
  FDCE \Delay40_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__5_n_0),
        .Q(\Delay40_reg_reg[8]_31 [1]));
  FDCE \Delay40_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__4_n_0),
        .Q(\Delay40_reg_reg[8]_31 [2]));
  FDCE \Delay40_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__3_n_0),
        .Q(\Delay40_reg_reg[8]_31 [3]));
  FDCE \Delay40_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__2_n_0),
        .Q(\Delay40_reg_reg[8]_31 [4]));
  FDCE \Delay40_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__1_n_0),
        .Q(\Delay40_reg_reg[8]_31 [5]));
  FDCE \Delay40_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate__0_n_0),
        .Q(\Delay40_reg_reg[8]_31 [6]));
  FDCE \Delay40_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay40_reg_reg_gate_n_0),
        .Q(\Delay40_reg_reg[8]_31 [7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate
       (.I0(\Delay40_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__0
       (.I0(\Delay40_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__1
       (.I0(\Delay40_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__2
       (.I0(\Delay40_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__3
       (.I0(\Delay40_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__4
       (.I0(\Delay40_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__5
       (.I0(\Delay40_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay40_reg_reg_gate__6
       (.I0(\Delay40_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay40_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [0]),
        .Q(\Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [1]),
        .Q(\Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [2]),
        .Q(\Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [3]),
        .Q(\Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [4]),
        .Q(\Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [5]),
        .Q(\Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [6]),
        .Q(\Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay40_reg_reg[8]_31 [7]),
        .Q(\Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay41_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay41_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__6_n_0),
        .Q(\Delay41_reg_reg[8]_32 [0]));
  FDCE \Delay41_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__5_n_0),
        .Q(\Delay41_reg_reg[8]_32 [1]));
  FDCE \Delay41_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__4_n_0),
        .Q(\Delay41_reg_reg[8]_32 [2]));
  FDCE \Delay41_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__3_n_0),
        .Q(\Delay41_reg_reg[8]_32 [3]));
  FDCE \Delay41_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__2_n_0),
        .Q(\Delay41_reg_reg[8]_32 [4]));
  FDCE \Delay41_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__1_n_0),
        .Q(\Delay41_reg_reg[8]_32 [5]));
  FDCE \Delay41_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate__0_n_0),
        .Q(\Delay41_reg_reg[8]_32 [6]));
  FDCE \Delay41_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay41_reg_reg_gate_n_0),
        .Q(\Delay41_reg_reg[8]_32 [7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate
       (.I0(\Delay41_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__0
       (.I0(\Delay41_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__1
       (.I0(\Delay41_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__2
       (.I0(\Delay41_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__3
       (.I0(\Delay41_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__4
       (.I0(\Delay41_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__5
       (.I0(\Delay41_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay41_reg_reg_gate__6
       (.I0(\Delay41_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay41_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [0]),
        .Q(\Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [1]),
        .Q(\Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [2]),
        .Q(\Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [3]),
        .Q(\Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [4]),
        .Q(\Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [5]),
        .Q(\Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [6]),
        .Q(\Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay41_reg_reg[8]_32 [7]),
        .Q(\Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay42_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay42_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__6_n_0),
        .Q(\Delay42_reg_reg[8]_33 [0]));
  FDCE \Delay42_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__5_n_0),
        .Q(\Delay42_reg_reg[8]_33 [1]));
  FDCE \Delay42_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__4_n_0),
        .Q(\Delay42_reg_reg[8]_33 [2]));
  FDCE \Delay42_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__3_n_0),
        .Q(\Delay42_reg_reg[8]_33 [3]));
  FDCE \Delay42_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__2_n_0),
        .Q(\Delay42_reg_reg[8]_33 [4]));
  FDCE \Delay42_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__1_n_0),
        .Q(\Delay42_reg_reg[8]_33 [5]));
  FDCE \Delay42_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate__0_n_0),
        .Q(\Delay42_reg_reg[8]_33 [6]));
  FDCE \Delay42_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay42_reg_reg_gate_n_0),
        .Q(\Delay42_reg_reg[8]_33 [7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate
       (.I0(\Delay42_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__0
       (.I0(\Delay42_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__1
       (.I0(\Delay42_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__2
       (.I0(\Delay42_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__3
       (.I0(\Delay42_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__4
       (.I0(\Delay42_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__5
       (.I0(\Delay42_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay42_reg_reg_gate__6
       (.I0(\Delay42_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay42_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [0]),
        .Q(\Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [1]),
        .Q(\Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [2]),
        .Q(\Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [3]),
        .Q(\Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [4]),
        .Q(\Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [5]),
        .Q(\Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [6]),
        .Q(\Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay42_reg_reg[8]_33 [7]),
        .Q(\Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay43_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay43_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__6_n_0),
        .Q(\Delay43_reg_reg[8]_34 [0]));
  FDCE \Delay43_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__5_n_0),
        .Q(\Delay43_reg_reg[8]_34 [1]));
  FDCE \Delay43_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__4_n_0),
        .Q(\Delay43_reg_reg[8]_34 [2]));
  FDCE \Delay43_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__3_n_0),
        .Q(\Delay43_reg_reg[8]_34 [3]));
  FDCE \Delay43_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__2_n_0),
        .Q(\Delay43_reg_reg[8]_34 [4]));
  FDCE \Delay43_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__1_n_0),
        .Q(\Delay43_reg_reg[8]_34 [5]));
  FDCE \Delay43_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate__0_n_0),
        .Q(\Delay43_reg_reg[8]_34 [6]));
  FDCE \Delay43_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay43_reg_reg_gate_n_0),
        .Q(\Delay43_reg_reg[8]_34 [7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate
       (.I0(\Delay43_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__0
       (.I0(\Delay43_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__1
       (.I0(\Delay43_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__2
       (.I0(\Delay43_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__3
       (.I0(\Delay43_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__4
       (.I0(\Delay43_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__5
       (.I0(\Delay43_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay43_reg_reg_gate__6
       (.I0(\Delay43_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay43_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [0]),
        .Q(\Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [1]),
        .Q(\Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [2]),
        .Q(\Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [3]),
        .Q(\Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [4]),
        .Q(\Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [5]),
        .Q(\Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [6]),
        .Q(\Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay43_reg_reg[8]_34 [7]),
        .Q(\Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay44_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay44_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__6_n_0),
        .Q(\Delay44_reg_reg[8]_35 [0]));
  FDCE \Delay44_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__5_n_0),
        .Q(\Delay44_reg_reg[8]_35 [1]));
  FDCE \Delay44_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__4_n_0),
        .Q(\Delay44_reg_reg[8]_35 [2]));
  FDCE \Delay44_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__3_n_0),
        .Q(\Delay44_reg_reg[8]_35 [3]));
  FDCE \Delay44_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__2_n_0),
        .Q(\Delay44_reg_reg[8]_35 [4]));
  FDCE \Delay44_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__1_n_0),
        .Q(\Delay44_reg_reg[8]_35 [5]));
  FDCE \Delay44_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate__0_n_0),
        .Q(\Delay44_reg_reg[8]_35 [6]));
  FDCE \Delay44_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay44_reg_reg_gate_n_0),
        .Q(\Delay44_reg_reg[8]_35 [7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate
       (.I0(\Delay44_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__0
       (.I0(\Delay44_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__1
       (.I0(\Delay44_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__2
       (.I0(\Delay44_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__3
       (.I0(\Delay44_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__4
       (.I0(\Delay44_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__5
       (.I0(\Delay44_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay44_reg_reg_gate__6
       (.I0(\Delay44_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay44_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [0]),
        .Q(\Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [1]),
        .Q(\Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [2]),
        .Q(\Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [3]),
        .Q(\Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [4]),
        .Q(\Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [5]),
        .Q(\Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [6]),
        .Q(\Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay44_reg_reg[8]_35 [7]),
        .Q(\Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay45_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay45_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__6_n_0),
        .Q(\Delay45_reg_reg[8]_36 [0]));
  FDCE \Delay45_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__5_n_0),
        .Q(\Delay45_reg_reg[8]_36 [1]));
  FDCE \Delay45_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__4_n_0),
        .Q(\Delay45_reg_reg[8]_36 [2]));
  FDCE \Delay45_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__3_n_0),
        .Q(\Delay45_reg_reg[8]_36 [3]));
  FDCE \Delay45_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__2_n_0),
        .Q(\Delay45_reg_reg[8]_36 [4]));
  FDCE \Delay45_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__1_n_0),
        .Q(\Delay45_reg_reg[8]_36 [5]));
  FDCE \Delay45_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate__0_n_0),
        .Q(\Delay45_reg_reg[8]_36 [6]));
  FDCE \Delay45_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay45_reg_reg_gate_n_0),
        .Q(\Delay45_reg_reg[8]_36 [7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate
       (.I0(\Delay45_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__0
       (.I0(\Delay45_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__1
       (.I0(\Delay45_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__2
       (.I0(\Delay45_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__3
       (.I0(\Delay45_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__4
       (.I0(\Delay45_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__5
       (.I0(\Delay45_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay45_reg_reg_gate__6
       (.I0(\Delay45_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_n_0),
        .O(Delay45_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [0]),
        .Q(\Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [1]),
        .Q(\Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [2]),
        .Q(\Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [3]),
        .Q(\Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [4]),
        .Q(\Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [5]),
        .Q(\Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [6]),
        .Q(\Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay45_reg_reg[8]_36 [7]),
        .Q(\Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay46_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay46_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__6_n_0),
        .Q(\Delay46_reg_reg[8]_37 [0]));
  FDCE \Delay46_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__5_n_0),
        .Q(\Delay46_reg_reg[8]_37 [1]));
  FDCE \Delay46_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__4_n_0),
        .Q(\Delay46_reg_reg[8]_37 [2]));
  FDCE \Delay46_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__3_n_0),
        .Q(\Delay46_reg_reg[8]_37 [3]));
  FDCE \Delay46_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__2_n_0),
        .Q(\Delay46_reg_reg[8]_37 [4]));
  FDCE \Delay46_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__1_n_0),
        .Q(\Delay46_reg_reg[8]_37 [5]));
  FDCE \Delay46_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate__0_n_0),
        .Q(\Delay46_reg_reg[8]_37 [6]));
  FDCE \Delay46_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay46_reg_reg_gate_n_0),
        .Q(\Delay46_reg_reg[8]_37 [7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate
       (.I0(\Delay46_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__0
       (.I0(\Delay46_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__1
       (.I0(\Delay46_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__2
       (.I0(\Delay46_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__3
       (.I0(\Delay46_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__4
       (.I0(\Delay46_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__5
       (.I0(\Delay46_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay46_reg_reg_gate__6
       (.I0(\Delay46_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay46_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [0]),
        .Q(\Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [1]),
        .Q(\Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [2]),
        .Q(\Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [3]),
        .Q(\Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [4]),
        .Q(\Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [5]),
        .Q(\Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [6]),
        .Q(\Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay39_reg_reg[631]_57 [7]),
        .Q(\Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay47_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay47_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__6_n_0),
        .Q(\Delay47_reg_reg[8]_46 [0]));
  FDCE \Delay47_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__5_n_0),
        .Q(\Delay47_reg_reg[8]_46 [1]));
  FDCE \Delay47_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__4_n_0),
        .Q(\Delay47_reg_reg[8]_46 [2]));
  FDCE \Delay47_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__3_n_0),
        .Q(\Delay47_reg_reg[8]_46 [3]));
  FDCE \Delay47_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__2_n_0),
        .Q(\Delay47_reg_reg[8]_46 [4]));
  FDCE \Delay47_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__1_n_0),
        .Q(\Delay47_reg_reg[8]_46 [5]));
  FDCE \Delay47_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate__0_n_0),
        .Q(\Delay47_reg_reg[8]_46 [6]));
  FDCE \Delay47_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay47_reg_reg_gate_n_0),
        .Q(\Delay47_reg_reg[8]_46 [7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate
       (.I0(\Delay47_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__0
       (.I0(\Delay47_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__1
       (.I0(\Delay47_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__2
       (.I0(\Delay47_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__3
       (.I0(\Delay47_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__4
       (.I0(\Delay47_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__5
       (.I0(\Delay47_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay47_reg_reg_gate__6
       (.I0(\Delay47_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay47_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 " *) 
  SRLC32E \Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ),
        .Q(\Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][0]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][1]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][2]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][3]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][4]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][5]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][6]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 " *) 
  SRLC32E \Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[127][7]_srl32_Delay11_reg_reg_c_126_n_0 ),
        .Q(\NLW_Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][0]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][1]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][2]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][3]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][4]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][5]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][6]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 " *) 
  SRLC32E \Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[159][7]_srl32_Delay11_reg_reg_c_158_n_1 ),
        .Q(\NLW_Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][0]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][1]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][2]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][3]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][4]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][5]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][6]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 " *) 
  SRLC32E \Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[191][7]_srl32_Delay11_reg_reg_c_190_n_1 ),
        .Q(\NLW_Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][0]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][1]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][2]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][3]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][4]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][5]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][6]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 " *) 
  SRLC32E \Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[223][7]_srl32_Delay11_reg_reg_c_222_n_1 ),
        .Q(\Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][0]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][1]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][2]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][3]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][4]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][5]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][6]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 " *) 
  SRLC32E \Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[255][7]_srl32_Delay11_reg_reg_c_254_n_0 ),
        .Q(\NLW_Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][0]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][1]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][2]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][3]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][4]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][5]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][6]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 " *) 
  SRLC32E \Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[287][7]_srl32_Delay11_reg_reg_c_286_n_1 ),
        .Q(\NLW_Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [0]),
        .Q(\NLW_Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [1]),
        .Q(\NLW_Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [2]),
        .Q(\NLW_Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [3]),
        .Q(\NLW_Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [4]),
        .Q(\NLW_Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [5]),
        .Q(\NLW_Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [6]),
        .Q(\NLW_Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 " *) 
  SRLC32E \Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay63_reg_reg[8]_29 [7]),
        .Q(\NLW_Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][0]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][1]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][2]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][3]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][4]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][5]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][6]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 " *) 
  SRLC32E \Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[319][7]_srl32_Delay11_reg_reg_c_318_n_1 ),
        .Q(\NLW_Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][0]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][1]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][2]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][3]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][4]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][5]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][6]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 " *) 
  SRLC32E \Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[351][7]_srl32_Delay11_reg_reg_c_350_n_1 ),
        .Q(\Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][0]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][1]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][2]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][3]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][4]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][5]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][6]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 " *) 
  SRLC32E \Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[383][7]_srl32_Delay11_reg_reg_c_382_n_0 ),
        .Q(\NLW_Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][0]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][1]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][2]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][3]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][4]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][5]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][6]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 " *) 
  SRLC32E \Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[415][7]_srl32_Delay11_reg_reg_c_414_n_1 ),
        .Q(\NLW_Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][0]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][1]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][2]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][3]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][4]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][5]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][6]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 " *) 
  SRLC32E \Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[447][7]_srl32_Delay11_reg_reg_c_446_n_1 ),
        .Q(\NLW_Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][0]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][1]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][2]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][3]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][4]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][5]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][6]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 " *) 
  SRLC32E \Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[479][7]_srl32_Delay11_reg_reg_c_478_n_1 ),
        .Q(\Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][0]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][1]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][2]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][3]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][4]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][5]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][6]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 " *) 
  SRLC32E \Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[511][7]_srl32_Delay11_reg_reg_c_510_n_0 ),
        .Q(\NLW_Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][0]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][1]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][2]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][3]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][4]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][5]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][6]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 " *) 
  SRLC32E \Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[543][7]_srl32_Delay11_reg_reg_c_542_n_1 ),
        .Q(\NLW_Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][0]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][1]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][2]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][3]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][4]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][5]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][6]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 " *) 
  SRLC32E \Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[575][7]_srl32_Delay11_reg_reg_c_574_n_1 ),
        .Q(\NLW_Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][0]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][1]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][2]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][3]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][4]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][5]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][6]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 " *) 
  SRLC32E \Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[607][7]_srl32_Delay11_reg_reg_c_606_n_1 ),
        .Q(\Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q31(\NLW_Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_Q31_UNCONNECTED ));
  FDRE \Delay48_reg_reg[630][0]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][0]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][1]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][1]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][2]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][2]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][3]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][3]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][4]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][4]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][5]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][5]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][6]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][6]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDRE \Delay48_reg_reg[630][7]_Delay11_reg_reg_c_629 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay48_reg_reg[629][7]_srl22_Delay11_reg_reg_c_628_n_0 ),
        .Q(\Delay48_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .R(1'b0));
  FDCE \Delay48_reg_reg[631][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__6_n_0),
        .Q(\Delay48_reg_reg[631]_56 [0]));
  FDCE \Delay48_reg_reg[631][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__5_n_0),
        .Q(\Delay48_reg_reg[631]_56 [1]));
  FDCE \Delay48_reg_reg[631][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__4_n_0),
        .Q(\Delay48_reg_reg[631]_56 [2]));
  FDCE \Delay48_reg_reg[631][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__3_n_0),
        .Q(\Delay48_reg_reg[631]_56 [3]));
  FDCE \Delay48_reg_reg[631][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__2_n_0),
        .Q(\Delay48_reg_reg[631]_56 [4]));
  FDCE \Delay48_reg_reg[631][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__1_n_0),
        .Q(\Delay48_reg_reg[631]_56 [5]));
  FDCE \Delay48_reg_reg[631][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate__0_n_0),
        .Q(\Delay48_reg_reg[631]_56 [6]));
  FDCE \Delay48_reg_reg[631][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay48_reg_reg_gate_n_0),
        .Q(\Delay48_reg_reg[631]_56 [7]));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][0]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][1]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][2]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][3]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][4]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][5]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][6]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 " *) 
  SRLC32E \Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[31][7]_srl32_Delay11_reg_reg_c_30_n_1 ),
        .Q(\NLW_Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][0]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][0]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][1]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][1]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][2]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][2]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][3]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][3]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][4]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][4]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][5]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][5]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][6]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][6]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 " *) 
  SRLC32E \Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay48_reg_reg[63][7]_srl32_Delay11_reg_reg_c_62_n_1 ),
        .Q(\NLW_Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_Q_UNCONNECTED ),
        .Q31(\Delay48_reg_reg[95][7]_srl32_Delay11_reg_reg_c_94_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate
       (.I0(\Delay48_reg_reg[630][7]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__0
       (.I0(\Delay48_reg_reg[630][6]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__1
       (.I0(\Delay48_reg_reg[630][5]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__2
       (.I0(\Delay48_reg_reg[630][4]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__3
       (.I0(\Delay48_reg_reg[630][3]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__4
       (.I0(\Delay48_reg_reg[630][2]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__5
       (.I0(\Delay48_reg_reg[630][1]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay48_reg_reg_gate__6
       (.I0(\Delay48_reg_reg[630][0]_Delay11_reg_reg_c_629_n_0 ),
        .I1(Delay11_reg_reg_c_629_n_0),
        .O(Delay48_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [0]),
        .Q(\Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [1]),
        .Q(\Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [2]),
        .Q(\Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [3]),
        .Q(\Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [4]),
        .Q(\Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [5]),
        .Q(\Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [6]),
        .Q(\Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay3_reg_reg[8]_39 [7]),
        .Q(\Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay4_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay4_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__6_n_0),
        .Q(\Delay4_reg_reg[8]_40 [0]));
  FDCE \Delay4_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__5_n_0),
        .Q(\Delay4_reg_reg[8]_40 [1]));
  FDCE \Delay4_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__4_n_0),
        .Q(\Delay4_reg_reg[8]_40 [2]));
  FDCE \Delay4_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__3_n_0),
        .Q(\Delay4_reg_reg[8]_40 [3]));
  FDCE \Delay4_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__2_n_0),
        .Q(\Delay4_reg_reg[8]_40 [4]));
  FDCE \Delay4_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__1_n_0),
        .Q(\Delay4_reg_reg[8]_40 [5]));
  FDCE \Delay4_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate__0_n_0),
        .Q(\Delay4_reg_reg[8]_40 [6]));
  FDCE \Delay4_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay4_reg_reg_gate_n_0),
        .Q(\Delay4_reg_reg[8]_40 [7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate
       (.I0(\Delay4_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay4_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__0
       (.I0(\Delay4_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay4_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__1
       (.I0(\Delay4_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay4_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__2
       (.I0(\Delay4_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay4_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__3
       (.I0(\Delay4_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay4_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__4
       (.I0(\Delay4_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay4_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__5
       (.I0(\Delay4_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay4_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__6
       (.I0(\Delay4_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay4_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [0]),
        .Q(\Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [1]),
        .Q(\Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [2]),
        .Q(\Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [3]),
        .Q(\Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [4]),
        .Q(\Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [5]),
        .Q(\Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [6]),
        .Q(\Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay37_reg_reg[8]_23 [7]),
        .Q(\Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay50_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay50_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__6_n_0),
        .Q(\Delay50_reg_reg[8]_24 [0]));
  FDCE \Delay50_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__5_n_0),
        .Q(\Delay50_reg_reg[8]_24 [1]));
  FDCE \Delay50_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__4_n_0),
        .Q(\Delay50_reg_reg[8]_24 [2]));
  FDCE \Delay50_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__3_n_0),
        .Q(\Delay50_reg_reg[8]_24 [3]));
  FDCE \Delay50_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__2_n_0),
        .Q(\Delay50_reg_reg[8]_24 [4]));
  FDCE \Delay50_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__1_n_0),
        .Q(\Delay50_reg_reg[8]_24 [5]));
  FDCE \Delay50_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate__0_n_0),
        .Q(\Delay50_reg_reg[8]_24 [6]));
  FDCE \Delay50_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay50_reg_reg_gate_n_0),
        .Q(\Delay50_reg_reg[8]_24 [7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate
       (.I0(\Delay50_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__0
       (.I0(\Delay50_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__1
       (.I0(\Delay50_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__2
       (.I0(\Delay50_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__3
       (.I0(\Delay50_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__4
       (.I0(\Delay50_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__5
       (.I0(\Delay50_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay50_reg_reg_gate__6
       (.I0(\Delay50_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay50_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [0]),
        .Q(\Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [1]),
        .Q(\Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [2]),
        .Q(\Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [3]),
        .Q(\Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [4]),
        .Q(\Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [5]),
        .Q(\Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [6]),
        .Q(\Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay47_reg_reg[8]_46 [7]),
        .Q(\Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay51_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay51_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__6_n_0),
        .Q(\Delay51_reg_reg[8]_47 [0]));
  FDCE \Delay51_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__5_n_0),
        .Q(\Delay51_reg_reg[8]_47 [1]));
  FDCE \Delay51_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__4_n_0),
        .Q(\Delay51_reg_reg[8]_47 [2]));
  FDCE \Delay51_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__3_n_0),
        .Q(\Delay51_reg_reg[8]_47 [3]));
  FDCE \Delay51_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__2_n_0),
        .Q(\Delay51_reg_reg[8]_47 [4]));
  FDCE \Delay51_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__1_n_0),
        .Q(\Delay51_reg_reg[8]_47 [5]));
  FDCE \Delay51_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate__0_n_0),
        .Q(\Delay51_reg_reg[8]_47 [6]));
  FDCE \Delay51_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay51_reg_reg_gate_n_0),
        .Q(\Delay51_reg_reg[8]_47 [7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate
       (.I0(\Delay51_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__0
       (.I0(\Delay51_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__1
       (.I0(\Delay51_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__2
       (.I0(\Delay51_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__3
       (.I0(\Delay51_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__4
       (.I0(\Delay51_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__5
       (.I0(\Delay51_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay51_reg_reg_gate__6
       (.I0(\Delay51_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay51_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [0]),
        .Q(\Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [1]),
        .Q(\Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [2]),
        .Q(\Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [3]),
        .Q(\Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [4]),
        .Q(\Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [5]),
        .Q(\Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [6]),
        .Q(\Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay51_reg_reg[8]_47 [7]),
        .Q(\Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay52_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay52_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__6_n_0),
        .Q(\Delay52_reg_reg[8]_48 [0]));
  FDCE \Delay52_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__5_n_0),
        .Q(\Delay52_reg_reg[8]_48 [1]));
  FDCE \Delay52_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__4_n_0),
        .Q(\Delay52_reg_reg[8]_48 [2]));
  FDCE \Delay52_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__3_n_0),
        .Q(\Delay52_reg_reg[8]_48 [3]));
  FDCE \Delay52_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__2_n_0),
        .Q(\Delay52_reg_reg[8]_48 [4]));
  FDCE \Delay52_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__1_n_0),
        .Q(\Delay52_reg_reg[8]_48 [5]));
  FDCE \Delay52_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate__0_n_0),
        .Q(\Delay52_reg_reg[8]_48 [6]));
  FDCE \Delay52_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay52_reg_reg_gate_n_0),
        .Q(\Delay52_reg_reg[8]_48 [7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate
       (.I0(\Delay52_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__0
       (.I0(\Delay52_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__1
       (.I0(\Delay52_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__2
       (.I0(\Delay52_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__3
       (.I0(\Delay52_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__4
       (.I0(\Delay52_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__5
       (.I0(\Delay52_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay52_reg_reg_gate__6
       (.I0(\Delay52_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay52_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [0]),
        .Q(\Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [1]),
        .Q(\Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [2]),
        .Q(\Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [3]),
        .Q(\Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [4]),
        .Q(\Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [5]),
        .Q(\Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [6]),
        .Q(\Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay52_reg_reg[8]_48 [7]),
        .Q(\Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay53_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay53_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__6_n_0),
        .Q(\Delay53_reg_reg[8]_49 [0]));
  FDCE \Delay53_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__5_n_0),
        .Q(\Delay53_reg_reg[8]_49 [1]));
  FDCE \Delay53_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__4_n_0),
        .Q(\Delay53_reg_reg[8]_49 [2]));
  FDCE \Delay53_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__3_n_0),
        .Q(\Delay53_reg_reg[8]_49 [3]));
  FDCE \Delay53_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__2_n_0),
        .Q(\Delay53_reg_reg[8]_49 [4]));
  FDCE \Delay53_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__1_n_0),
        .Q(\Delay53_reg_reg[8]_49 [5]));
  FDCE \Delay53_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate__0_n_0),
        .Q(\Delay53_reg_reg[8]_49 [6]));
  FDCE \Delay53_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay53_reg_reg_gate_n_0),
        .Q(\Delay53_reg_reg[8]_49 [7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate
       (.I0(\Delay53_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__0
       (.I0(\Delay53_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__1
       (.I0(\Delay53_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__2
       (.I0(\Delay53_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__3
       (.I0(\Delay53_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__4
       (.I0(\Delay53_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__5
       (.I0(\Delay53_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay53_reg_reg_gate__6
       (.I0(\Delay53_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay53_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [0]),
        .Q(\Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [1]),
        .Q(\Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [2]),
        .Q(\Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [3]),
        .Q(\Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [4]),
        .Q(\Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [5]),
        .Q(\Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [6]),
        .Q(\Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay53_reg_reg[8]_49 [7]),
        .Q(\Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay54_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay54_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__6_n_0),
        .Q(\Delay54_reg_reg[8]_50 [0]));
  FDCE \Delay54_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__5_n_0),
        .Q(\Delay54_reg_reg[8]_50 [1]));
  FDCE \Delay54_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__4_n_0),
        .Q(\Delay54_reg_reg[8]_50 [2]));
  FDCE \Delay54_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__3_n_0),
        .Q(\Delay54_reg_reg[8]_50 [3]));
  FDCE \Delay54_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__2_n_0),
        .Q(\Delay54_reg_reg[8]_50 [4]));
  FDCE \Delay54_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__1_n_0),
        .Q(\Delay54_reg_reg[8]_50 [5]));
  FDCE \Delay54_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate__0_n_0),
        .Q(\Delay54_reg_reg[8]_50 [6]));
  FDCE \Delay54_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay54_reg_reg_gate_n_0),
        .Q(\Delay54_reg_reg[8]_50 [7]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate
       (.I0(\Delay54_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay54_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__0
       (.I0(\Delay54_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay54_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__1
       (.I0(\Delay54_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay54_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__2
       (.I0(\Delay54_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay54_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__3
       (.I0(\Delay54_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay54_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__4
       (.I0(\Delay54_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay54_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__5
       (.I0(\Delay54_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay54_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay54_reg_reg_gate__6
       (.I0(\Delay54_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay54_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [0]),
        .Q(\Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [1]),
        .Q(\Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [2]),
        .Q(\Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [3]),
        .Q(\Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [4]),
        .Q(\Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [5]),
        .Q(\Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [6]),
        .Q(\Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay54_reg_reg[8]_50 [7]),
        .Q(\Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay55_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay55_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__6_n_0),
        .Q(\Delay55_reg_reg[8]_51 [0]));
  FDCE \Delay55_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__5_n_0),
        .Q(\Delay55_reg_reg[8]_51 [1]));
  FDCE \Delay55_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__4_n_0),
        .Q(\Delay55_reg_reg[8]_51 [2]));
  FDCE \Delay55_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__3_n_0),
        .Q(\Delay55_reg_reg[8]_51 [3]));
  FDCE \Delay55_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__2_n_0),
        .Q(\Delay55_reg_reg[8]_51 [4]));
  FDCE \Delay55_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__1_n_0),
        .Q(\Delay55_reg_reg[8]_51 [5]));
  FDCE \Delay55_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate__0_n_0),
        .Q(\Delay55_reg_reg[8]_51 [6]));
  FDCE \Delay55_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay55_reg_reg_gate_n_0),
        .Q(\Delay55_reg_reg[8]_51 [7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate
       (.I0(\Delay55_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__0
       (.I0(\Delay55_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__1
       (.I0(\Delay55_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__2
       (.I0(\Delay55_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__3
       (.I0(\Delay55_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__4
       (.I0(\Delay55_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__5
       (.I0(\Delay55_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay55_reg_reg_gate__6
       (.I0(\Delay55_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay55_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [0]),
        .Q(\Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [1]),
        .Q(\Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [2]),
        .Q(\Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [3]),
        .Q(\Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [4]),
        .Q(\Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [5]),
        .Q(\Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [6]),
        .Q(\Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay55_reg_reg[8]_51 [7]),
        .Q(\Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay56_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay56_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__6_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][0] ));
  FDCE \Delay56_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__5_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][1] ));
  FDCE \Delay56_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__4_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][2] ));
  FDCE \Delay56_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__3_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][3] ));
  FDCE \Delay56_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__2_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][4] ));
  FDCE \Delay56_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__1_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][5] ));
  FDCE \Delay56_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate__0_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][6] ));
  FDCE \Delay56_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay56_reg_reg_gate_n_0),
        .Q(\Delay56_reg_reg_n_0_[8][7] ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate
       (.I0(\Delay56_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__0
       (.I0(\Delay56_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__1
       (.I0(\Delay56_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__2
       (.I0(\Delay56_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__3
       (.I0(\Delay56_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__4
       (.I0(\Delay56_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__5
       (.I0(\Delay56_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay56_reg_reg_gate__6
       (.I0(\Delay56_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay56_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][0] ),
        .Q(\Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][1] ),
        .Q(\Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][2] ),
        .Q(\Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][3] ),
        .Q(\Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][4] ),
        .Q(\Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][5] ),
        .Q(\Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][6] ),
        .Q(\Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay56_reg_reg_n_0_[8][7] ),
        .Q(\Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay57_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay57_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__6_n_0),
        .Q(\Delay57_reg_reg[8]_52 [0]));
  FDCE \Delay57_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__5_n_0),
        .Q(\Delay57_reg_reg[8]_52 [1]));
  FDCE \Delay57_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__4_n_0),
        .Q(\Delay57_reg_reg[8]_52 [2]));
  FDCE \Delay57_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__3_n_0),
        .Q(\Delay57_reg_reg[8]_52 [3]));
  FDCE \Delay57_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__2_n_0),
        .Q(\Delay57_reg_reg[8]_52 [4]));
  FDCE \Delay57_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__1_n_0),
        .Q(\Delay57_reg_reg[8]_52 [5]));
  FDCE \Delay57_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate__0_n_0),
        .Q(\Delay57_reg_reg[8]_52 [6]));
  FDCE \Delay57_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay57_reg_reg_gate_n_0),
        .Q(\Delay57_reg_reg[8]_52 [7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate
       (.I0(\Delay57_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__0
       (.I0(\Delay57_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__1
       (.I0(\Delay57_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__2
       (.I0(\Delay57_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__3
       (.I0(\Delay57_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__4
       (.I0(\Delay57_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__5
       (.I0(\Delay57_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay57_reg_reg_gate__6
       (.I0(\Delay57_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay57_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [0]),
        .Q(\Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [1]),
        .Q(\Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [2]),
        .Q(\Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [3]),
        .Q(\Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [4]),
        .Q(\Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [5]),
        .Q(\Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [6]),
        .Q(\Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay50_reg_reg[8]_24 [7]),
        .Q(\Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay58_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay58_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__6_n_0),
        .Q(\Delay58_reg_reg[8]_25 [0]));
  FDCE \Delay58_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__5_n_0),
        .Q(\Delay58_reg_reg[8]_25 [1]));
  FDCE \Delay58_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__4_n_0),
        .Q(\Delay58_reg_reg[8]_25 [2]));
  FDCE \Delay58_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__3_n_0),
        .Q(\Delay58_reg_reg[8]_25 [3]));
  FDCE \Delay58_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__2_n_0),
        .Q(\Delay58_reg_reg[8]_25 [4]));
  FDCE \Delay58_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__1_n_0),
        .Q(\Delay58_reg_reg[8]_25 [5]));
  FDCE \Delay58_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate__0_n_0),
        .Q(\Delay58_reg_reg[8]_25 [6]));
  FDCE \Delay58_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay58_reg_reg_gate_n_0),
        .Q(\Delay58_reg_reg[8]_25 [7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate
       (.I0(\Delay58_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__0
       (.I0(\Delay58_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__1
       (.I0(\Delay58_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__2
       (.I0(\Delay58_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__3
       (.I0(\Delay58_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__4
       (.I0(\Delay58_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__5
       (.I0(\Delay58_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay58_reg_reg_gate__6
       (.I0(\Delay58_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay58_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [0]),
        .Q(\Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [1]),
        .Q(\Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [2]),
        .Q(\Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [3]),
        .Q(\Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [4]),
        .Q(\Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [5]),
        .Q(\Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [6]),
        .Q(\Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay58_reg_reg[8]_25 [7]),
        .Q(\Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay59_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay59_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__6_n_0),
        .Q(\Delay59_reg_reg[8]_26 [0]));
  FDCE \Delay59_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__5_n_0),
        .Q(\Delay59_reg_reg[8]_26 [1]));
  FDCE \Delay59_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__4_n_0),
        .Q(\Delay59_reg_reg[8]_26 [2]));
  FDCE \Delay59_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__3_n_0),
        .Q(\Delay59_reg_reg[8]_26 [3]));
  FDCE \Delay59_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__2_n_0),
        .Q(\Delay59_reg_reg[8]_26 [4]));
  FDCE \Delay59_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__1_n_0),
        .Q(\Delay59_reg_reg[8]_26 [5]));
  FDCE \Delay59_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate__0_n_0),
        .Q(\Delay59_reg_reg[8]_26 [6]));
  FDCE \Delay59_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay59_reg_reg_gate_n_0),
        .Q(\Delay59_reg_reg[8]_26 [7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate
       (.I0(\Delay59_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__0
       (.I0(\Delay59_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__1
       (.I0(\Delay59_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__2
       (.I0(\Delay59_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__3
       (.I0(\Delay59_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__4
       (.I0(\Delay59_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__5
       (.I0(\Delay59_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay59_reg_reg_gate__6
       (.I0(\Delay59_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay59_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [0]),
        .Q(\Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [1]),
        .Q(\Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [2]),
        .Q(\Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [3]),
        .Q(\Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [4]),
        .Q(\Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [5]),
        .Q(\Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [6]),
        .Q(\Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay4_reg_reg[8]_40 [7]),
        .Q(\Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay5_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay5_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__6_n_0),
        .Q(\Delay5_reg_reg[8]_41 [0]));
  FDCE \Delay5_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__5_n_0),
        .Q(\Delay5_reg_reg[8]_41 [1]));
  FDCE \Delay5_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__4_n_0),
        .Q(\Delay5_reg_reg[8]_41 [2]));
  FDCE \Delay5_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__3_n_0),
        .Q(\Delay5_reg_reg[8]_41 [3]));
  FDCE \Delay5_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__2_n_0),
        .Q(\Delay5_reg_reg[8]_41 [4]));
  FDCE \Delay5_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__1_n_0),
        .Q(\Delay5_reg_reg[8]_41 [5]));
  FDCE \Delay5_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate__0_n_0),
        .Q(\Delay5_reg_reg[8]_41 [6]));
  FDCE \Delay5_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay5_reg_reg_gate_n_0),
        .Q(\Delay5_reg_reg[8]_41 [7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate
       (.I0(\Delay5_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__0
       (.I0(\Delay5_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__1
       (.I0(\Delay5_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__2
       (.I0(\Delay5_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__3
       (.I0(\Delay5_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__4
       (.I0(\Delay5_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__5
       (.I0(\Delay5_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__6
       (.I0(\Delay5_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay5_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [0]),
        .Q(\Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [1]),
        .Q(\Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [2]),
        .Q(\Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [3]),
        .Q(\Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [4]),
        .Q(\Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [5]),
        .Q(\Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [6]),
        .Q(\Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay59_reg_reg[8]_26 [7]),
        .Q(\Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay60_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay60_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__6_n_0),
        .Q(\Delay60_reg_reg[8]_27 [0]));
  FDCE \Delay60_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__5_n_0),
        .Q(\Delay60_reg_reg[8]_27 [1]));
  FDCE \Delay60_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__4_n_0),
        .Q(\Delay60_reg_reg[8]_27 [2]));
  FDCE \Delay60_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__3_n_0),
        .Q(\Delay60_reg_reg[8]_27 [3]));
  FDCE \Delay60_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__2_n_0),
        .Q(\Delay60_reg_reg[8]_27 [4]));
  FDCE \Delay60_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__1_n_0),
        .Q(\Delay60_reg_reg[8]_27 [5]));
  FDCE \Delay60_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate__0_n_0),
        .Q(\Delay60_reg_reg[8]_27 [6]));
  FDCE \Delay60_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay60_reg_reg_gate_n_0),
        .Q(\Delay60_reg_reg[8]_27 [7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate
       (.I0(\Delay60_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__0
       (.I0(\Delay60_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__1
       (.I0(\Delay60_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__2
       (.I0(\Delay60_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__3
       (.I0(\Delay60_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__4
       (.I0(\Delay60_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__5
       (.I0(\Delay60_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay60_reg_reg_gate__6
       (.I0(\Delay60_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep_n_0),
        .O(Delay60_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [0]),
        .Q(\Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [1]),
        .Q(\Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [2]),
        .Q(\Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [3]),
        .Q(\Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [4]),
        .Q(\Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [5]),
        .Q(\Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [6]),
        .Q(\Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay60_reg_reg[8]_27 [7]),
        .Q(\Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay61_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay61_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__6_n_0),
        .Q(\Delay61_reg_reg[8]_28 [0]));
  FDCE \Delay61_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__5_n_0),
        .Q(\Delay61_reg_reg[8]_28 [1]));
  FDCE \Delay61_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__4_n_0),
        .Q(\Delay61_reg_reg[8]_28 [2]));
  FDCE \Delay61_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__3_n_0),
        .Q(\Delay61_reg_reg[8]_28 [3]));
  FDCE \Delay61_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__2_n_0),
        .Q(\Delay61_reg_reg[8]_28 [4]));
  FDCE \Delay61_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__1_n_0),
        .Q(\Delay61_reg_reg[8]_28 [5]));
  FDCE \Delay61_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate__0_n_0),
        .Q(\Delay61_reg_reg[8]_28 [6]));
  FDCE \Delay61_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay61_reg_reg_gate_n_0),
        .Q(\Delay61_reg_reg[8]_28 [7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate
       (.I0(\Delay61_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__0
       (.I0(\Delay61_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__1
       (.I0(\Delay61_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__2
       (.I0(\Delay61_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__3
       (.I0(\Delay61_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__4
       (.I0(\Delay61_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__5
       (.I0(\Delay61_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay61_reg_reg_gate__6
       (.I0(\Delay61_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__0_n_0),
        .O(Delay61_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [0]),
        .Q(\Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [1]),
        .Q(\Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [2]),
        .Q(\Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [3]),
        .Q(\Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [4]),
        .Q(\Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [5]),
        .Q(\Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [6]),
        .Q(\Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c " *) 
  SRL16E \Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay61_reg_reg[8]_28 [7]),
        .Q(\Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ));
  FDRE \Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][0]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][1]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][2]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][3]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][4]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][5]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][6]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDRE \Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay63_reg_reg[6][7]_srl16_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1274_c_n_0 ),
        .Q(\Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .R(1'b0));
  FDCE \Delay63_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__6_n_0),
        .Q(\Delay63_reg_reg[8]_29 [0]));
  FDCE \Delay63_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__5_n_0),
        .Q(\Delay63_reg_reg[8]_29 [1]));
  FDCE \Delay63_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__4_n_0),
        .Q(\Delay63_reg_reg[8]_29 [2]));
  FDCE \Delay63_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__3_n_0),
        .Q(\Delay63_reg_reg[8]_29 [3]));
  FDCE \Delay63_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__2_n_0),
        .Q(\Delay63_reg_reg[8]_29 [4]));
  FDCE \Delay63_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__1_n_0),
        .Q(\Delay63_reg_reg[8]_29 [5]));
  FDCE \Delay63_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate__0_n_0),
        .Q(\Delay63_reg_reg[8]_29 [6]));
  FDCE \Delay63_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay63_reg_reg_gate_n_0),
        .Q(\Delay63_reg_reg[8]_29 [7]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate
       (.I0(\Delay63_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__0
       (.I0(\Delay63_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__1
       (.I0(\Delay63_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__2
       (.I0(\Delay63_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__3
       (.I0(\Delay63_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__4
       (.I0(\Delay63_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__5
       (.I0(\Delay63_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay63_reg_reg_gate__6
       (.I0(\Delay63_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1275_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1275_c_n_0),
        .O(Delay63_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [0]),
        .Q(\Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [1]),
        .Q(\Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [2]),
        .Q(\Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [3]),
        .Q(\Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [4]),
        .Q(\Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [5]),
        .Q(\Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [6]),
        .Q(\Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay5_reg_reg[8]_41 [7]),
        .Q(\Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay6_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay6_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__6_n_0),
        .Q(\Delay6_reg_reg[8]_42 [0]));
  FDCE \Delay6_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__5_n_0),
        .Q(\Delay6_reg_reg[8]_42 [1]));
  FDCE \Delay6_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__4_n_0),
        .Q(\Delay6_reg_reg[8]_42 [2]));
  FDCE \Delay6_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__3_n_0),
        .Q(\Delay6_reg_reg[8]_42 [3]));
  FDCE \Delay6_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__2_n_0),
        .Q(\Delay6_reg_reg[8]_42 [4]));
  FDCE \Delay6_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__1_n_0),
        .Q(\Delay6_reg_reg[8]_42 [5]));
  FDCE \Delay6_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate__0_n_0),
        .Q(\Delay6_reg_reg[8]_42 [6]));
  FDCE \Delay6_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay6_reg_reg_gate_n_0),
        .Q(\Delay6_reg_reg[8]_42 [7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate
       (.I0(\Delay6_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__0
       (.I0(\Delay6_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__1
       (.I0(\Delay6_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__2
       (.I0(\Delay6_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__3
       (.I0(\Delay6_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__4
       (.I0(\Delay6_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__5
       (.I0(\Delay6_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate__6
       (.I0(\Delay6_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay6_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [0]),
        .Q(\Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [1]),
        .Q(\Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [2]),
        .Q(\Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [3]),
        .Q(\Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [4]),
        .Q(\Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [5]),
        .Q(\Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [6]),
        .Q(\Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay6_reg_reg[8]_42 [7]),
        .Q(\Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay7_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay7_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__6_n_0),
        .Q(\Delay7_reg_reg[8]_43 [0]));
  FDCE \Delay7_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__5_n_0),
        .Q(\Delay7_reg_reg[8]_43 [1]));
  FDCE \Delay7_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__4_n_0),
        .Q(\Delay7_reg_reg[8]_43 [2]));
  FDCE \Delay7_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__3_n_0),
        .Q(\Delay7_reg_reg[8]_43 [3]));
  FDCE \Delay7_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__2_n_0),
        .Q(\Delay7_reg_reg[8]_43 [4]));
  FDCE \Delay7_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__1_n_0),
        .Q(\Delay7_reg_reg[8]_43 [5]));
  FDCE \Delay7_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate__0_n_0),
        .Q(\Delay7_reg_reg[8]_43 [6]));
  FDCE \Delay7_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay7_reg_reg_gate_n_0),
        .Q(\Delay7_reg_reg[8]_43 [7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate
       (.I0(\Delay7_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__0
       (.I0(\Delay7_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__1
       (.I0(\Delay7_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__2
       (.I0(\Delay7_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__3
       (.I0(\Delay7_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__4
       (.I0(\Delay7_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__5
       (.I0(\Delay7_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate__6
       (.I0(\Delay7_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay7_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [0]),
        .Q(\Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [1]),
        .Q(\Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [2]),
        .Q(\Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [3]),
        .Q(\Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [4]),
        .Q(\Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [5]),
        .Q(\Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [6]),
        .Q(\Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay7_reg_reg[8]_43 [7]),
        .Q(\Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay8_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay8_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__6_n_0),
        .Q(\Delay8_reg_reg[8]_44 [0]));
  FDCE \Delay8_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__5_n_0),
        .Q(\Delay8_reg_reg[8]_44 [1]));
  FDCE \Delay8_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__4_n_0),
        .Q(\Delay8_reg_reg[8]_44 [2]));
  FDCE \Delay8_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__3_n_0),
        .Q(\Delay8_reg_reg[8]_44 [3]));
  FDCE \Delay8_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__2_n_0),
        .Q(\Delay8_reg_reg[8]_44 [4]));
  FDCE \Delay8_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__1_n_0),
        .Q(\Delay8_reg_reg[8]_44 [5]));
  FDCE \Delay8_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate__0_n_0),
        .Q(\Delay8_reg_reg[8]_44 [6]));
  FDCE \Delay8_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay8_reg_reg_gate_n_0),
        .Q(\Delay8_reg_reg[8]_44 [7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate
       (.I0(\Delay8_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__0
       (.I0(\Delay8_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__1
       (.I0(\Delay8_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__2
       (.I0(\Delay8_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__3
       (.I0(\Delay8_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__4
       (.I0(\Delay8_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__5
       (.I0(\Delay8_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate__6
       (.I0(\Delay8_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay8_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [0]),
        .Q(\Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [1]),
        .Q(\Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [2]),
        .Q(\Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [3]),
        .Q(\Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [4]),
        .Q(\Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [5]),
        .Q(\Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [6]),
        .Q(\Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6] " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c " *) 
  SRL16E \Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\Delay8_reg_reg[8]_44 [7]),
        .Q(\Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ));
  FDRE \Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][0]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][1]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][2]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][3]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][4]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][5]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][6]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\Delay9_reg_reg[6][7]_srl7_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1265_c_n_0 ),
        .Q(\Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .R(1'b0));
  FDCE \Delay9_reg_reg[8][0] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__6_n_0),
        .Q(\Delay9_reg_reg[8]_45 [0]));
  FDCE \Delay9_reg_reg[8][1] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__5_n_0),
        .Q(\Delay9_reg_reg[8]_45 [1]));
  FDCE \Delay9_reg_reg[8][2] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__4_n_0),
        .Q(\Delay9_reg_reg[8]_45 [2]));
  FDCE \Delay9_reg_reg[8][3] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__3_n_0),
        .Q(\Delay9_reg_reg[8]_45 [3]));
  FDCE \Delay9_reg_reg[8][4] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__2_n_0),
        .Q(\Delay9_reg_reg[8]_45 [4]));
  FDCE \Delay9_reg_reg[8][5] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__1_n_0),
        .Q(\Delay9_reg_reg[8]_45 [5]));
  FDCE \Delay9_reg_reg[8][6] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate__0_n_0),
        .Q(\Delay9_reg_reg[8]_45 [6]));
  FDCE \Delay9_reg_reg[8][7] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(Delay9_reg_reg_gate_n_0),
        .Q(\Delay9_reg_reg[8]_45 [7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate
       (.I0(\Delay9_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__0
       (.I0(\Delay9_reg_reg[7][6]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__1
       (.I0(\Delay9_reg_reg[7][5]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__2
       (.I0(\Delay9_reg_reg[7][4]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__3
       (.I0(\Delay9_reg_reg[7][3]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__4
       (.I0(\Delay9_reg_reg[7][2]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__5
       (.I0(\Delay9_reg_reg[7][1]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate__6
       (.I0(\Delay9_reg_reg[7][0]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_n_0 ),
        .I1(alpha_reg_1_reg_c_1266_c_rep__1_n_0),
        .O(Delay9_reg_reg_gate__6_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282 " *) 
  SRLC32E \alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ),
        .Q(\alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314 " *) 
  SRLC32E \alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346 " *) 
  SRLC32E \alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378 " *) 
  SRLC32E \alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410 " *) 
  SRLC32E \alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ),
        .Q(\alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442 " *) 
  SRLC32E \alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474 " *) 
  SRLC32E \alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506 " *) 
  SRLC32E \alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538 " *) 
  SRLC32E \alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ),
        .Q(\alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386 " *) 
  SRLC32E \alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ),
        .Q(\alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570 " *) 
  SRLC32E \alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602 " *) 
  SRLC32E \alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634 " *) 
  SRLC32E \alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666 " *) 
  SRLC32E \alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ),
        .Q(\alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698 " *) 
  SRLC32E \alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730 " *) 
  SRLC32E \alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762 " *) 
  SRLC32E \alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794 " *) 
  SRLC32E \alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ),
        .Q(\alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826 " *) 
  SRLC32E \alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858 " *) 
  SRLC32E \alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418 " *) 
  SRLC32E \alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890 " *) 
  SRLC32E \alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922 " *) 
  SRLC32E \alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ),
        .Q(\alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954 " *) 
  SRLC32E \alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986 " *) 
  SRLC32E \alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018 " *) 
  SRLC32E \alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050 " *) 
  SRLC32E \alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ),
        .Q(\alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082 " *) 
  SRLC32E \alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114 " *) 
  SRLC32E \alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146 " *) 
  SRLC32E \alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178 " *) 
  SRLC32E \alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ),
        .Q(\alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450 " *) 
  SRLC32E \alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210 " *) 
  SRLC32E \alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242 " *) 
  SRLC32E \alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274 " *) 
  SRLC32E \alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306 " *) 
  SRLC32E \alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ),
        .Q(\alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338 " *) 
  SRLC32E \alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370 " *) 
  SRLC32E \alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402 " *) 
  SRLC32E \alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434 " *) 
  SRLC32E \alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ),
        .Q(\alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466 " *) 
  SRLC32E \alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498 " *) 
  SRLC32E \alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482 " *) 
  SRLC32E \alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530 " *) 
  SRLC32E \alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562 " *) 
  SRLC32E \alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ),
        .Q(\alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594 " *) 
  SRLC32E \alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626 " *) 
  SRLC32E \alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658 " *) 
  SRLC32E \alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690 " *) 
  SRLC32E \alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ),
        .Q(\alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722 " *) 
  SRLC32E \alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754 " *) 
  SRLC32E \alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786 " *) 
  SRLC32E \alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818 " *) 
  SRLC32E \alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ),
        .Q(\alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514 " *) 
  SRLC32E \alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ),
        .Q(\alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850 " *) 
  SRLC32E \alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882 " *) 
  SRLC32E \alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914 " *) 
  SRLC32E \alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946 " *) 
  SRLC32E \alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ),
        .Q(\alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978 " *) 
  SRLC32E \alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010 " *) 
  SRLC32E \alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042 " *) 
  SRLC32E \alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074 " *) 
  SRLC32E \alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ),
        .Q(\alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106 " *) 
  SRLC32E \alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138 " *) 
  SRLC32E \alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546 " *) 
  SRLC32E \alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170 " *) 
  SRLC32E \alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202 " *) 
  SRLC32E \alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ),
        .Q(\alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234 " *) 
  SRLC32E \alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266 " *) 
  SRLC32E \alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298 " *) 
  SRLC32E \alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330 " *) 
  SRLC32E \alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ),
        .Q(\alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362 " *) 
  SRLC32E \alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394 " *) 
  SRLC32E \alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426 " *) 
  SRLC32E \alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458 " *) 
  SRLC32E \alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ),
        .Q(\alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578 " *) 
  SRLC32E \alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290 " *) 
  SRLC32E \alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(top_user_ctrl_hEnd_1),
        .Q(\NLW_alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490 " *) 
  SRLC32E \alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522 " *) 
  SRLC32E \alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554 " *) 
  SRLC32E \alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586 " *) 
  SRLC32E \alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ),
        .Q(\alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618 " *) 
  SRLC32E \alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650 " *) 
  SRLC32E \alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682 " *) 
  SRLC32E \alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714 " *) 
  SRLC32E \alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ),
        .Q(\alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746 " *) 
  SRLC32E \alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778 " *) 
  SRLC32E \alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610 " *) 
  SRLC32E \alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810 " *) 
  SRLC32E \alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842 " *) 
  SRLC32E \alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ),
        .Q(\alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874 " *) 
  SRLC32E \alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906 " *) 
  SRLC32E \alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938 " *) 
  SRLC32E \alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970 " *) 
  SRLC32E \alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ),
        .Q(\alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002 " *) 
  SRLC32E \alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034 " *) 
  SRLC32E \alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066 " *) 
  SRLC32E \alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098 " *) 
  SRLC32E \alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ),
        .Q(\alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642 " *) 
  SRLC32E \alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ),
        .Q(\alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104 " *) 
  SRLC32E \alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ),
        .Q(\alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104_Q31_UNCONNECTED ));
  FDRE \alpha_reg_1_reg[3846]_alpha_reg_1_reg_c_5105 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\alpha_reg_1_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ),
        .Q(\alpha_reg_1_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ),
        .R(1'b0));
  FDCE \alpha_reg_1_reg[3847] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_gate_n_0),
        .Q(ctrlOut_hEnd));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674 " *) 
  SRLC32E \alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706 " *) 
  SRLC32E \alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738 " *) 
  SRLC32E \alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770 " *) 
  SRLC32E \alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ),
        .Q(\alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802 " *) 
  SRLC32E \alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834 " *) 
  SRLC32E \alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866 " *) 
  SRLC32E \alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898 " *) 
  SRLC32E \alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ),
        .Q(\alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322 " *) 
  SRLC32E \alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930 " *) 
  SRLC32E \alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962 " *) 
  SRLC32E \alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994 " *) 
  SRLC32E \alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026 " *) 
  SRLC32E \alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ),
        .Q(\alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058 " *) 
  SRLC32E \alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090 " *) 
  SRLC32E \alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122 " *) 
  SRLC32E \alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154 " *) 
  SRLC32E \alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ),
        .Q(\alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ),
        .Q31(\NLW_alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186 " *) 
  SRLC32E \alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ),
        .Q(\NLW_alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218 " *) 
  SRLC32E \alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354 " *) 
  SRLC32E \alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250 " *) 
  SRLC32E \alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_1_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ),
        .Q(\NLW_alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250_Q_UNCONNECTED ),
        .Q31(\alpha_reg_1_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ));
  FDCE alpha_reg_1_reg_c_1260_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_c_n_0),
        .Q(alpha_reg_1_reg_c_1260_c_n_0));
  FDCE alpha_reg_1_reg_c_1261_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1260_c_n_0),
        .Q(alpha_reg_1_reg_c_1261_c_n_0));
  FDCE alpha_reg_1_reg_c_1262_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1261_c_n_0),
        .Q(alpha_reg_1_reg_c_1262_c_n_0));
  FDCE alpha_reg_1_reg_c_1263_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1262_c_n_0),
        .Q(alpha_reg_1_reg_c_1263_c_n_0));
  FDCE alpha_reg_1_reg_c_1264_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1263_c_n_0),
        .Q(alpha_reg_1_reg_c_1264_c_n_0));
  FDCE alpha_reg_1_reg_c_1265_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1264_c_n_0),
        .Q(alpha_reg_1_reg_c_1265_c_n_0));
  (* ORIG_CELL_NAME = "alpha_reg_1_reg_c_1266_c" *) 
  FDCE alpha_reg_1_reg_c_1266_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1265_c_n_0),
        .Q(alpha_reg_1_reg_c_1266_c_n_0));
  (* ORIG_CELL_NAME = "alpha_reg_1_reg_c_1266_c" *) 
  FDCE alpha_reg_1_reg_c_1266_c_rep
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1265_c_n_0),
        .Q(alpha_reg_1_reg_c_1266_c_rep_n_0));
  (* ORIG_CELL_NAME = "alpha_reg_1_reg_c_1266_c" *) 
  FDCE alpha_reg_1_reg_c_1266_c_rep__0
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1265_c_n_0),
        .Q(alpha_reg_1_reg_c_1266_c_rep__0_n_0));
  (* ORIG_CELL_NAME = "alpha_reg_1_reg_c_1266_c" *) 
  FDCE alpha_reg_1_reg_c_1266_c_rep__1
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1265_c_n_0),
        .Q(alpha_reg_1_reg_c_1266_c_rep__1_n_0));
  FDCE alpha_reg_1_reg_c_1267_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1266_c_n_0),
        .Q(alpha_reg_1_reg_c_1267_c_n_0));
  FDCE alpha_reg_1_reg_c_1268_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1267_c_n_0),
        .Q(alpha_reg_1_reg_c_1268_c_n_0));
  FDCE alpha_reg_1_reg_c_1269_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1268_c_n_0),
        .Q(alpha_reg_1_reg_c_1269_c_n_0));
  FDCE alpha_reg_1_reg_c_1270_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1269_c_n_0),
        .Q(alpha_reg_1_reg_c_1270_c_n_0));
  FDCE alpha_reg_1_reg_c_1271_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1270_c_n_0),
        .Q(alpha_reg_1_reg_c_1271_c_n_0));
  FDCE alpha_reg_1_reg_c_1272_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1271_c_n_0),
        .Q(alpha_reg_1_reg_c_1272_c_n_0));
  FDCE alpha_reg_1_reg_c_1273_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1272_c_n_0),
        .Q(alpha_reg_1_reg_c_1273_c_n_0));
  FDCE alpha_reg_1_reg_c_1274_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1273_c_n_0),
        .Q(alpha_reg_1_reg_c_1274_c_n_0));
  FDCE alpha_reg_1_reg_c_1275_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1274_c_n_0),
        .Q(alpha_reg_1_reg_c_1275_c_n_0));
  FDCE alpha_reg_1_reg_c_1276_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1275_c_n_0),
        .Q(alpha_reg_1_reg_c_1276_c_n_0));
  FDCE alpha_reg_1_reg_c_1277_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1276_c_n_0),
        .Q(alpha_reg_1_reg_c_1277_c_n_0));
  FDCE alpha_reg_1_reg_c_1278_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1277_c_n_0),
        .Q(alpha_reg_1_reg_c_1278_c_n_0));
  FDCE alpha_reg_1_reg_c_1279_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1278_c_n_0),
        .Q(alpha_reg_1_reg_c_1279_c_n_0));
  FDCE alpha_reg_1_reg_c_1280_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1279_c_n_0),
        .Q(alpha_reg_1_reg_c_1280_c_n_0));
  FDCE alpha_reg_1_reg_c_1281_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1280_c_n_0),
        .Q(alpha_reg_1_reg_c_1281_c_n_0));
  FDCE alpha_reg_1_reg_c_1282_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1281_c_n_0),
        .Q(alpha_reg_1_reg_c_1282_c_n_0));
  FDCE alpha_reg_1_reg_c_1283_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1282_c_n_0),
        .Q(alpha_reg_1_reg_c_1283_c_n_0));
  FDCE alpha_reg_1_reg_c_1284_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1283_c_n_0),
        .Q(alpha_reg_1_reg_c_1284_c_n_0));
  FDCE alpha_reg_1_reg_c_1285_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1284_c_n_0),
        .Q(alpha_reg_1_reg_c_1285_c_n_0));
  FDCE alpha_reg_1_reg_c_1286_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1285_c_n_0),
        .Q(alpha_reg_1_reg_c_1286_c_n_0));
  FDCE alpha_reg_1_reg_c_1287_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1286_c_n_0),
        .Q(alpha_reg_1_reg_c_1287_c_n_0));
  FDCE alpha_reg_1_reg_c_1288_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1287_c_n_0),
        .Q(alpha_reg_1_reg_c_1288_c_n_0));
  FDCE alpha_reg_1_reg_c_1289_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1288_c_n_0),
        .Q(alpha_reg_1_reg_c_1289_c_n_0));
  FDCE alpha_reg_1_reg_c_1290_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1289_c_n_0),
        .Q(alpha_reg_1_reg_c_1290_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c " *) 
  SRLC32E alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(1'b1),
        .Q(NLW_alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1));
  FDCE alpha_reg_1_reg_c_1291_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1290_c_n_0),
        .Q(alpha_reg_1_reg_c_1291_c_n_0));
  FDCE alpha_reg_1_reg_c_1292_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1291_c_n_0),
        .Q(alpha_reg_1_reg_c_1292_c_n_0));
  FDCE alpha_reg_1_reg_c_1293_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1292_c_n_0),
        .Q(alpha_reg_1_reg_c_1293_c_n_0));
  FDCE alpha_reg_1_reg_c_1294_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1293_c_n_0),
        .Q(alpha_reg_1_reg_c_1294_c_n_0));
  FDCE alpha_reg_1_reg_c_1295_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1294_c_n_0),
        .Q(alpha_reg_1_reg_c_1295_c_n_0));
  FDCE alpha_reg_1_reg_c_1296_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1295_c_n_0),
        .Q(alpha_reg_1_reg_c_1296_c_n_0));
  FDCE alpha_reg_1_reg_c_1297_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1296_c_n_0),
        .Q(alpha_reg_1_reg_c_1297_c_n_0));
  FDCE alpha_reg_1_reg_c_1298_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1297_c_n_0),
        .Q(alpha_reg_1_reg_c_1298_c_n_0));
  FDCE alpha_reg_1_reg_c_1299_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1298_c_n_0),
        .Q(alpha_reg_1_reg_c_1299_c_n_0));
  FDCE alpha_reg_1_reg_c_1300_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1299_c_n_0),
        .Q(alpha_reg_1_reg_c_1300_c_n_0));
  FDCE alpha_reg_1_reg_c_1301_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1300_c_n_0),
        .Q(alpha_reg_1_reg_c_1301_c_n_0));
  FDCE alpha_reg_1_reg_c_1302_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1301_c_n_0),
        .Q(alpha_reg_1_reg_c_1302_c_n_0));
  FDCE alpha_reg_1_reg_c_1303_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1302_c_n_0),
        .Q(alpha_reg_1_reg_c_1303_c_n_0));
  FDCE alpha_reg_1_reg_c_1304_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1303_c_n_0),
        .Q(alpha_reg_1_reg_c_1304_c_n_0));
  FDCE alpha_reg_1_reg_c_1305_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1304_c_n_0),
        .Q(alpha_reg_1_reg_c_1305_c_n_0));
  FDCE alpha_reg_1_reg_c_1306_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1305_c_n_0),
        .Q(alpha_reg_1_reg_c_1306_c_n_0));
  FDCE alpha_reg_1_reg_c_1307_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1306_c_n_0),
        .Q(alpha_reg_1_reg_c_1307_c_n_0));
  FDCE alpha_reg_1_reg_c_1308_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1307_c_n_0),
        .Q(alpha_reg_1_reg_c_1308_c_n_0));
  FDCE alpha_reg_1_reg_c_1309_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1308_c_n_0),
        .Q(alpha_reg_1_reg_c_1309_c_n_0));
  FDCE alpha_reg_1_reg_c_1310_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1309_c_n_0),
        .Q(alpha_reg_1_reg_c_1310_c_n_0));
  FDCE alpha_reg_1_reg_c_1311_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1310_c_n_0),
        .Q(alpha_reg_1_reg_c_1311_c_n_0));
  FDCE alpha_reg_1_reg_c_1312_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1311_c_n_0),
        .Q(alpha_reg_1_reg_c_1312_c_n_0));
  FDCE alpha_reg_1_reg_c_1313_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1312_c_n_0),
        .Q(alpha_reg_1_reg_c_1313_c_n_0));
  FDCE alpha_reg_1_reg_c_1314_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1313_c_n_0),
        .Q(alpha_reg_1_reg_c_1314_c_n_0));
  FDCE alpha_reg_1_reg_c_1315_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1314_c_n_0),
        .Q(alpha_reg_1_reg_c_1315_c_n_0));
  FDCE alpha_reg_1_reg_c_1316_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1315_c_n_0),
        .Q(alpha_reg_1_reg_c_1316_c_n_0));
  FDCE alpha_reg_1_reg_c_1317_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1316_c_n_0),
        .Q(alpha_reg_1_reg_c_1317_c_n_0));
  FDCE alpha_reg_1_reg_c_1318_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1317_c_n_0),
        .Q(alpha_reg_1_reg_c_1318_c_n_0));
  FDCE alpha_reg_1_reg_c_1319_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1318_c_n_0),
        .Q(alpha_reg_1_reg_c_1319_c_n_0));
  FDCE alpha_reg_1_reg_c_1320_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1319_c_n_0),
        .Q(alpha_reg_1_reg_c_1320_c_n_0));
  FDCE alpha_reg_1_reg_c_1321_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1320_c_n_0),
        .Q(alpha_reg_1_reg_c_1321_c_n_0));
  FDCE alpha_reg_1_reg_c_1322_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1321_c_n_0),
        .Q(alpha_reg_1_reg_c_1322_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c " *) 
  SRLC32E alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1290_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1290_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1));
  FDCE alpha_reg_1_reg_c_1323_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1322_c_n_0),
        .Q(alpha_reg_1_reg_c_1323_c_n_0));
  FDCE alpha_reg_1_reg_c_1324_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1323_c_n_0),
        .Q(alpha_reg_1_reg_c_1324_c_n_0));
  FDCE alpha_reg_1_reg_c_1325_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1324_c_n_0),
        .Q(alpha_reg_1_reg_c_1325_c_n_0));
  FDCE alpha_reg_1_reg_c_1326_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1325_c_n_0),
        .Q(alpha_reg_1_reg_c_1326_c_n_0));
  FDCE alpha_reg_1_reg_c_1327_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1326_c_n_0),
        .Q(alpha_reg_1_reg_c_1327_c_n_0));
  FDCE alpha_reg_1_reg_c_1328_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1327_c_n_0),
        .Q(alpha_reg_1_reg_c_1328_c_n_0));
  FDCE alpha_reg_1_reg_c_1329_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1328_c_n_0),
        .Q(alpha_reg_1_reg_c_1329_c_n_0));
  FDCE alpha_reg_1_reg_c_1330_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1329_c_n_0),
        .Q(alpha_reg_1_reg_c_1330_c_n_0));
  FDCE alpha_reg_1_reg_c_1331_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1330_c_n_0),
        .Q(alpha_reg_1_reg_c_1331_c_n_0));
  FDCE alpha_reg_1_reg_c_1332_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1331_c_n_0),
        .Q(alpha_reg_1_reg_c_1332_c_n_0));
  FDCE alpha_reg_1_reg_c_1333_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1332_c_n_0),
        .Q(alpha_reg_1_reg_c_1333_c_n_0));
  FDCE alpha_reg_1_reg_c_1334_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1333_c_n_0),
        .Q(alpha_reg_1_reg_c_1334_c_n_0));
  FDCE alpha_reg_1_reg_c_1335_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1334_c_n_0),
        .Q(alpha_reg_1_reg_c_1335_c_n_0));
  FDCE alpha_reg_1_reg_c_1336_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1335_c_n_0),
        .Q(alpha_reg_1_reg_c_1336_c_n_0));
  FDCE alpha_reg_1_reg_c_1337_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1336_c_n_0),
        .Q(alpha_reg_1_reg_c_1337_c_n_0));
  FDCE alpha_reg_1_reg_c_1338_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1337_c_n_0),
        .Q(alpha_reg_1_reg_c_1338_c_n_0));
  FDCE alpha_reg_1_reg_c_1339_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1338_c_n_0),
        .Q(alpha_reg_1_reg_c_1339_c_n_0));
  FDCE alpha_reg_1_reg_c_1340_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1339_c_n_0),
        .Q(alpha_reg_1_reg_c_1340_c_n_0));
  FDCE alpha_reg_1_reg_c_1341_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1340_c_n_0),
        .Q(alpha_reg_1_reg_c_1341_c_n_0));
  FDCE alpha_reg_1_reg_c_1342_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1341_c_n_0),
        .Q(alpha_reg_1_reg_c_1342_c_n_0));
  FDCE alpha_reg_1_reg_c_1343_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1342_c_n_0),
        .Q(alpha_reg_1_reg_c_1343_c_n_0));
  FDCE alpha_reg_1_reg_c_1344_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1343_c_n_0),
        .Q(alpha_reg_1_reg_c_1344_c_n_0));
  FDCE alpha_reg_1_reg_c_1345_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1344_c_n_0),
        .Q(alpha_reg_1_reg_c_1345_c_n_0));
  FDCE alpha_reg_1_reg_c_1346_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1345_c_n_0),
        .Q(alpha_reg_1_reg_c_1346_c_n_0));
  FDCE alpha_reg_1_reg_c_1347_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1346_c_n_0),
        .Q(alpha_reg_1_reg_c_1347_c_n_0));
  FDCE alpha_reg_1_reg_c_1348_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1347_c_n_0),
        .Q(alpha_reg_1_reg_c_1348_c_n_0));
  FDCE alpha_reg_1_reg_c_1349_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1348_c_n_0),
        .Q(alpha_reg_1_reg_c_1349_c_n_0));
  FDCE alpha_reg_1_reg_c_1350_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1349_c_n_0),
        .Q(alpha_reg_1_reg_c_1350_c_n_0));
  FDCE alpha_reg_1_reg_c_1351_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1350_c_n_0),
        .Q(alpha_reg_1_reg_c_1351_c_n_0));
  FDCE alpha_reg_1_reg_c_1352_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1351_c_n_0),
        .Q(alpha_reg_1_reg_c_1352_c_n_0));
  FDCE alpha_reg_1_reg_c_1353_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1352_c_n_0),
        .Q(alpha_reg_1_reg_c_1353_c_n_0));
  FDCE alpha_reg_1_reg_c_1354_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1353_c_n_0),
        .Q(alpha_reg_1_reg_c_1354_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c " *) 
  SRLC32E alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1322_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1322_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1));
  FDCE alpha_reg_1_reg_c_1355_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1354_c_n_0),
        .Q(alpha_reg_1_reg_c_1355_c_n_0));
  FDCE alpha_reg_1_reg_c_1356_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1355_c_n_0),
        .Q(alpha_reg_1_reg_c_1356_c_n_0));
  FDCE alpha_reg_1_reg_c_1357_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1356_c_n_0),
        .Q(alpha_reg_1_reg_c_1357_c_n_0));
  FDCE alpha_reg_1_reg_c_1358_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1357_c_n_0),
        .Q(alpha_reg_1_reg_c_1358_c_n_0));
  FDCE alpha_reg_1_reg_c_1359_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1358_c_n_0),
        .Q(alpha_reg_1_reg_c_1359_c_n_0));
  FDCE alpha_reg_1_reg_c_1360_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1359_c_n_0),
        .Q(alpha_reg_1_reg_c_1360_c_n_0));
  FDCE alpha_reg_1_reg_c_1361_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1360_c_n_0),
        .Q(alpha_reg_1_reg_c_1361_c_n_0));
  FDCE alpha_reg_1_reg_c_1362_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1361_c_n_0),
        .Q(alpha_reg_1_reg_c_1362_c_n_0));
  FDCE alpha_reg_1_reg_c_1363_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1362_c_n_0),
        .Q(alpha_reg_1_reg_c_1363_c_n_0));
  FDCE alpha_reg_1_reg_c_1364_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1363_c_n_0),
        .Q(alpha_reg_1_reg_c_1364_c_n_0));
  FDCE alpha_reg_1_reg_c_1365_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1364_c_n_0),
        .Q(alpha_reg_1_reg_c_1365_c_n_0));
  FDCE alpha_reg_1_reg_c_1366_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1365_c_n_0),
        .Q(alpha_reg_1_reg_c_1366_c_n_0));
  FDCE alpha_reg_1_reg_c_1367_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1366_c_n_0),
        .Q(alpha_reg_1_reg_c_1367_c_n_0));
  FDCE alpha_reg_1_reg_c_1368_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1367_c_n_0),
        .Q(alpha_reg_1_reg_c_1368_c_n_0));
  FDCE alpha_reg_1_reg_c_1369_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1368_c_n_0),
        .Q(alpha_reg_1_reg_c_1369_c_n_0));
  FDCE alpha_reg_1_reg_c_1370_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1369_c_n_0),
        .Q(alpha_reg_1_reg_c_1370_c_n_0));
  FDCE alpha_reg_1_reg_c_1371_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1370_c_n_0),
        .Q(alpha_reg_1_reg_c_1371_c_n_0));
  FDCE alpha_reg_1_reg_c_1372_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1371_c_n_0),
        .Q(alpha_reg_1_reg_c_1372_c_n_0));
  FDCE alpha_reg_1_reg_c_1373_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1372_c_n_0),
        .Q(alpha_reg_1_reg_c_1373_c_n_0));
  FDCE alpha_reg_1_reg_c_1374_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1373_c_n_0),
        .Q(alpha_reg_1_reg_c_1374_c_n_0));
  FDCE alpha_reg_1_reg_c_1375_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1374_c_n_0),
        .Q(alpha_reg_1_reg_c_1375_c_n_0));
  FDCE alpha_reg_1_reg_c_1376_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1375_c_n_0),
        .Q(alpha_reg_1_reg_c_1376_c_n_0));
  FDCE alpha_reg_1_reg_c_1377_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1376_c_n_0),
        .Q(alpha_reg_1_reg_c_1377_c_n_0));
  FDCE alpha_reg_1_reg_c_1378_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1377_c_n_0),
        .Q(alpha_reg_1_reg_c_1378_c_n_0));
  FDCE alpha_reg_1_reg_c_1379_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1378_c_n_0),
        .Q(alpha_reg_1_reg_c_1379_c_n_0));
  FDCE alpha_reg_1_reg_c_1380_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1379_c_n_0),
        .Q(alpha_reg_1_reg_c_1380_c_n_0));
  FDCE alpha_reg_1_reg_c_1381_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1380_c_n_0),
        .Q(alpha_reg_1_reg_c_1381_c_n_0));
  FDCE alpha_reg_1_reg_c_1382_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1381_c_n_0),
        .Q(alpha_reg_1_reg_c_1382_c_n_0));
  FDCE alpha_reg_1_reg_c_1383_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1382_c_n_0),
        .Q(alpha_reg_1_reg_c_1383_c_n_0));
  FDCE alpha_reg_1_reg_c_1384_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1383_c_n_0),
        .Q(alpha_reg_1_reg_c_1384_c_n_0));
  FDCE alpha_reg_1_reg_c_1385_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1384_c_n_0),
        .Q(alpha_reg_1_reg_c_1385_c_n_0));
  FDCE alpha_reg_1_reg_c_1386_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1385_c_n_0),
        .Q(alpha_reg_1_reg_c_1386_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c " *) 
  SRLC32E alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1354_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1354_c_n_1),
        .Q(alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_1387_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1386_c_n_0),
        .Q(alpha_reg_1_reg_c_1387_c_n_0));
  FDCE alpha_reg_1_reg_c_1388_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1387_c_n_0),
        .Q(alpha_reg_1_reg_c_1388_c_n_0));
  FDCE alpha_reg_1_reg_c_1389_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1388_c_n_0),
        .Q(alpha_reg_1_reg_c_1389_c_n_0));
  FDCE alpha_reg_1_reg_c_1390_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1389_c_n_0),
        .Q(alpha_reg_1_reg_c_1390_c_n_0));
  FDCE alpha_reg_1_reg_c_1391_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1390_c_n_0),
        .Q(alpha_reg_1_reg_c_1391_c_n_0));
  FDCE alpha_reg_1_reg_c_1392_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1391_c_n_0),
        .Q(alpha_reg_1_reg_c_1392_c_n_0));
  FDCE alpha_reg_1_reg_c_1393_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1392_c_n_0),
        .Q(alpha_reg_1_reg_c_1393_c_n_0));
  FDCE alpha_reg_1_reg_c_1394_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1393_c_n_0),
        .Q(alpha_reg_1_reg_c_1394_c_n_0));
  FDCE alpha_reg_1_reg_c_1395_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1394_c_n_0),
        .Q(alpha_reg_1_reg_c_1395_c_n_0));
  FDCE alpha_reg_1_reg_c_1396_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1395_c_n_0),
        .Q(alpha_reg_1_reg_c_1396_c_n_0));
  FDCE alpha_reg_1_reg_c_1397_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1396_c_n_0),
        .Q(alpha_reg_1_reg_c_1397_c_n_0));
  FDCE alpha_reg_1_reg_c_1398_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1397_c_n_0),
        .Q(alpha_reg_1_reg_c_1398_c_n_0));
  FDCE alpha_reg_1_reg_c_1399_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1398_c_n_0),
        .Q(alpha_reg_1_reg_c_1399_c_n_0));
  FDCE alpha_reg_1_reg_c_1400_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1399_c_n_0),
        .Q(alpha_reg_1_reg_c_1400_c_n_0));
  FDCE alpha_reg_1_reg_c_1401_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1400_c_n_0),
        .Q(alpha_reg_1_reg_c_1401_c_n_0));
  FDCE alpha_reg_1_reg_c_1402_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1401_c_n_0),
        .Q(alpha_reg_1_reg_c_1402_c_n_0));
  FDCE alpha_reg_1_reg_c_1403_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1402_c_n_0),
        .Q(alpha_reg_1_reg_c_1403_c_n_0));
  FDCE alpha_reg_1_reg_c_1404_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1403_c_n_0),
        .Q(alpha_reg_1_reg_c_1404_c_n_0));
  FDCE alpha_reg_1_reg_c_1405_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1404_c_n_0),
        .Q(alpha_reg_1_reg_c_1405_c_n_0));
  FDCE alpha_reg_1_reg_c_1406_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1405_c_n_0),
        .Q(alpha_reg_1_reg_c_1406_c_n_0));
  FDCE alpha_reg_1_reg_c_1407_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1406_c_n_0),
        .Q(alpha_reg_1_reg_c_1407_c_n_0));
  FDCE alpha_reg_1_reg_c_1408_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1407_c_n_0),
        .Q(alpha_reg_1_reg_c_1408_c_n_0));
  FDCE alpha_reg_1_reg_c_1409_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1408_c_n_0),
        .Q(alpha_reg_1_reg_c_1409_c_n_0));
  FDCE alpha_reg_1_reg_c_1410_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1409_c_n_0),
        .Q(alpha_reg_1_reg_c_1410_c_n_0));
  FDCE alpha_reg_1_reg_c_1411_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1410_c_n_0),
        .Q(alpha_reg_1_reg_c_1411_c_n_0));
  FDCE alpha_reg_1_reg_c_1412_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1411_c_n_0),
        .Q(alpha_reg_1_reg_c_1412_c_n_0));
  FDCE alpha_reg_1_reg_c_1413_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1412_c_n_0),
        .Q(alpha_reg_1_reg_c_1413_c_n_0));
  FDCE alpha_reg_1_reg_c_1414_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1413_c_n_0),
        .Q(alpha_reg_1_reg_c_1414_c_n_0));
  FDCE alpha_reg_1_reg_c_1415_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1414_c_n_0),
        .Q(alpha_reg_1_reg_c_1415_c_n_0));
  FDCE alpha_reg_1_reg_c_1416_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1415_c_n_0),
        .Q(alpha_reg_1_reg_c_1416_c_n_0));
  FDCE alpha_reg_1_reg_c_1417_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1416_c_n_0),
        .Q(alpha_reg_1_reg_c_1417_c_n_0));
  FDCE alpha_reg_1_reg_c_1418_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1417_c_n_0),
        .Q(alpha_reg_1_reg_c_1418_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c " *) 
  SRLC32E alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1386_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1386_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1));
  FDCE alpha_reg_1_reg_c_1419_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1418_c_n_0),
        .Q(alpha_reg_1_reg_c_1419_c_n_0));
  FDCE alpha_reg_1_reg_c_1420_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1419_c_n_0),
        .Q(alpha_reg_1_reg_c_1420_c_n_0));
  FDCE alpha_reg_1_reg_c_1421_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1420_c_n_0),
        .Q(alpha_reg_1_reg_c_1421_c_n_0));
  FDCE alpha_reg_1_reg_c_1422_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1421_c_n_0),
        .Q(alpha_reg_1_reg_c_1422_c_n_0));
  FDCE alpha_reg_1_reg_c_1423_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1422_c_n_0),
        .Q(alpha_reg_1_reg_c_1423_c_n_0));
  FDCE alpha_reg_1_reg_c_1424_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1423_c_n_0),
        .Q(alpha_reg_1_reg_c_1424_c_n_0));
  FDCE alpha_reg_1_reg_c_1425_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1424_c_n_0),
        .Q(alpha_reg_1_reg_c_1425_c_n_0));
  FDCE alpha_reg_1_reg_c_1426_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1425_c_n_0),
        .Q(alpha_reg_1_reg_c_1426_c_n_0));
  FDCE alpha_reg_1_reg_c_1427_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1426_c_n_0),
        .Q(alpha_reg_1_reg_c_1427_c_n_0));
  FDCE alpha_reg_1_reg_c_1428_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1427_c_n_0),
        .Q(alpha_reg_1_reg_c_1428_c_n_0));
  FDCE alpha_reg_1_reg_c_1429_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1428_c_n_0),
        .Q(alpha_reg_1_reg_c_1429_c_n_0));
  FDCE alpha_reg_1_reg_c_1430_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1429_c_n_0),
        .Q(alpha_reg_1_reg_c_1430_c_n_0));
  FDCE alpha_reg_1_reg_c_1431_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1430_c_n_0),
        .Q(alpha_reg_1_reg_c_1431_c_n_0));
  FDCE alpha_reg_1_reg_c_1432_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1431_c_n_0),
        .Q(alpha_reg_1_reg_c_1432_c_n_0));
  FDCE alpha_reg_1_reg_c_1433_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1432_c_n_0),
        .Q(alpha_reg_1_reg_c_1433_c_n_0));
  FDCE alpha_reg_1_reg_c_1434_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1433_c_n_0),
        .Q(alpha_reg_1_reg_c_1434_c_n_0));
  FDCE alpha_reg_1_reg_c_1435_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1434_c_n_0),
        .Q(alpha_reg_1_reg_c_1435_c_n_0));
  FDCE alpha_reg_1_reg_c_1436_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1435_c_n_0),
        .Q(alpha_reg_1_reg_c_1436_c_n_0));
  FDCE alpha_reg_1_reg_c_1437_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1436_c_n_0),
        .Q(alpha_reg_1_reg_c_1437_c_n_0));
  FDCE alpha_reg_1_reg_c_1438_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1437_c_n_0),
        .Q(alpha_reg_1_reg_c_1438_c_n_0));
  FDCE alpha_reg_1_reg_c_1439_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1438_c_n_0),
        .Q(alpha_reg_1_reg_c_1439_c_n_0));
  FDCE alpha_reg_1_reg_c_1440_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1439_c_n_0),
        .Q(alpha_reg_1_reg_c_1440_c_n_0));
  FDCE alpha_reg_1_reg_c_1441_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1440_c_n_0),
        .Q(alpha_reg_1_reg_c_1441_c_n_0));
  FDCE alpha_reg_1_reg_c_1442_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1441_c_n_0),
        .Q(alpha_reg_1_reg_c_1442_c_n_0));
  FDCE alpha_reg_1_reg_c_1443_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1442_c_n_0),
        .Q(alpha_reg_1_reg_c_1443_c_n_0));
  FDCE alpha_reg_1_reg_c_1444_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1443_c_n_0),
        .Q(alpha_reg_1_reg_c_1444_c_n_0));
  FDCE alpha_reg_1_reg_c_1445_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1444_c_n_0),
        .Q(alpha_reg_1_reg_c_1445_c_n_0));
  FDCE alpha_reg_1_reg_c_1446_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1445_c_n_0),
        .Q(alpha_reg_1_reg_c_1446_c_n_0));
  FDCE alpha_reg_1_reg_c_1447_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1446_c_n_0),
        .Q(alpha_reg_1_reg_c_1447_c_n_0));
  FDCE alpha_reg_1_reg_c_1448_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1447_c_n_0),
        .Q(alpha_reg_1_reg_c_1448_c_n_0));
  FDCE alpha_reg_1_reg_c_1449_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1448_c_n_0),
        .Q(alpha_reg_1_reg_c_1449_c_n_0));
  FDCE alpha_reg_1_reg_c_1450_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1449_c_n_0),
        .Q(alpha_reg_1_reg_c_1450_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c " *) 
  SRLC32E alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1418_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1418_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1));
  FDCE alpha_reg_1_reg_c_1451_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1450_c_n_0),
        .Q(alpha_reg_1_reg_c_1451_c_n_0));
  FDCE alpha_reg_1_reg_c_1452_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1451_c_n_0),
        .Q(alpha_reg_1_reg_c_1452_c_n_0));
  FDCE alpha_reg_1_reg_c_1453_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1452_c_n_0),
        .Q(alpha_reg_1_reg_c_1453_c_n_0));
  FDCE alpha_reg_1_reg_c_1454_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1453_c_n_0),
        .Q(alpha_reg_1_reg_c_1454_c_n_0));
  FDCE alpha_reg_1_reg_c_1455_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1454_c_n_0),
        .Q(alpha_reg_1_reg_c_1455_c_n_0));
  FDCE alpha_reg_1_reg_c_1456_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1455_c_n_0),
        .Q(alpha_reg_1_reg_c_1456_c_n_0));
  FDCE alpha_reg_1_reg_c_1457_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1456_c_n_0),
        .Q(alpha_reg_1_reg_c_1457_c_n_0));
  FDCE alpha_reg_1_reg_c_1458_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1457_c_n_0),
        .Q(alpha_reg_1_reg_c_1458_c_n_0));
  FDCE alpha_reg_1_reg_c_1459_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1458_c_n_0),
        .Q(alpha_reg_1_reg_c_1459_c_n_0));
  FDCE alpha_reg_1_reg_c_1460_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1459_c_n_0),
        .Q(alpha_reg_1_reg_c_1460_c_n_0));
  FDCE alpha_reg_1_reg_c_1461_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1460_c_n_0),
        .Q(alpha_reg_1_reg_c_1461_c_n_0));
  FDCE alpha_reg_1_reg_c_1462_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1461_c_n_0),
        .Q(alpha_reg_1_reg_c_1462_c_n_0));
  FDCE alpha_reg_1_reg_c_1463_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1462_c_n_0),
        .Q(alpha_reg_1_reg_c_1463_c_n_0));
  FDCE alpha_reg_1_reg_c_1464_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1463_c_n_0),
        .Q(alpha_reg_1_reg_c_1464_c_n_0));
  FDCE alpha_reg_1_reg_c_1465_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1464_c_n_0),
        .Q(alpha_reg_1_reg_c_1465_c_n_0));
  FDCE alpha_reg_1_reg_c_1466_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1465_c_n_0),
        .Q(alpha_reg_1_reg_c_1466_c_n_0));
  FDCE alpha_reg_1_reg_c_1467_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1466_c_n_0),
        .Q(alpha_reg_1_reg_c_1467_c_n_0));
  FDCE alpha_reg_1_reg_c_1468_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1467_c_n_0),
        .Q(alpha_reg_1_reg_c_1468_c_n_0));
  FDCE alpha_reg_1_reg_c_1469_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1468_c_n_0),
        .Q(alpha_reg_1_reg_c_1469_c_n_0));
  FDCE alpha_reg_1_reg_c_1470_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1469_c_n_0),
        .Q(alpha_reg_1_reg_c_1470_c_n_0));
  FDCE alpha_reg_1_reg_c_1471_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1470_c_n_0),
        .Q(alpha_reg_1_reg_c_1471_c_n_0));
  FDCE alpha_reg_1_reg_c_1472_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1471_c_n_0),
        .Q(alpha_reg_1_reg_c_1472_c_n_0));
  FDCE alpha_reg_1_reg_c_1473_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1472_c_n_0),
        .Q(alpha_reg_1_reg_c_1473_c_n_0));
  FDCE alpha_reg_1_reg_c_1474_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1473_c_n_0),
        .Q(alpha_reg_1_reg_c_1474_c_n_0));
  FDCE alpha_reg_1_reg_c_1475_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1474_c_n_0),
        .Q(alpha_reg_1_reg_c_1475_c_n_0));
  FDCE alpha_reg_1_reg_c_1476_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1475_c_n_0),
        .Q(alpha_reg_1_reg_c_1476_c_n_0));
  FDCE alpha_reg_1_reg_c_1477_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1476_c_n_0),
        .Q(alpha_reg_1_reg_c_1477_c_n_0));
  FDCE alpha_reg_1_reg_c_1478_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1477_c_n_0),
        .Q(alpha_reg_1_reg_c_1478_c_n_0));
  FDCE alpha_reg_1_reg_c_1479_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1478_c_n_0),
        .Q(alpha_reg_1_reg_c_1479_c_n_0));
  FDCE alpha_reg_1_reg_c_1480_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1479_c_n_0),
        .Q(alpha_reg_1_reg_c_1480_c_n_0));
  FDCE alpha_reg_1_reg_c_1481_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1480_c_n_0),
        .Q(alpha_reg_1_reg_c_1481_c_n_0));
  FDCE alpha_reg_1_reg_c_1482_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1481_c_n_0),
        .Q(alpha_reg_1_reg_c_1482_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c " *) 
  SRLC32E alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1450_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1450_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1));
  FDCE alpha_reg_1_reg_c_1483_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1482_c_n_0),
        .Q(alpha_reg_1_reg_c_1483_c_n_0));
  FDCE alpha_reg_1_reg_c_1484_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1483_c_n_0),
        .Q(alpha_reg_1_reg_c_1484_c_n_0));
  FDCE alpha_reg_1_reg_c_1485_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1484_c_n_0),
        .Q(alpha_reg_1_reg_c_1485_c_n_0));
  FDCE alpha_reg_1_reg_c_1486_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1485_c_n_0),
        .Q(alpha_reg_1_reg_c_1486_c_n_0));
  FDCE alpha_reg_1_reg_c_1487_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1486_c_n_0),
        .Q(alpha_reg_1_reg_c_1487_c_n_0));
  FDCE alpha_reg_1_reg_c_1488_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1487_c_n_0),
        .Q(alpha_reg_1_reg_c_1488_c_n_0));
  FDCE alpha_reg_1_reg_c_1489_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1488_c_n_0),
        .Q(alpha_reg_1_reg_c_1489_c_n_0));
  FDCE alpha_reg_1_reg_c_1490_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1489_c_n_0),
        .Q(alpha_reg_1_reg_c_1490_c_n_0));
  FDCE alpha_reg_1_reg_c_1491_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1490_c_n_0),
        .Q(alpha_reg_1_reg_c_1491_c_n_0));
  FDCE alpha_reg_1_reg_c_1492_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1491_c_n_0),
        .Q(alpha_reg_1_reg_c_1492_c_n_0));
  FDCE alpha_reg_1_reg_c_1493_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1492_c_n_0),
        .Q(alpha_reg_1_reg_c_1493_c_n_0));
  FDCE alpha_reg_1_reg_c_1494_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1493_c_n_0),
        .Q(alpha_reg_1_reg_c_1494_c_n_0));
  FDCE alpha_reg_1_reg_c_1495_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1494_c_n_0),
        .Q(alpha_reg_1_reg_c_1495_c_n_0));
  FDCE alpha_reg_1_reg_c_1496_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1495_c_n_0),
        .Q(alpha_reg_1_reg_c_1496_c_n_0));
  FDCE alpha_reg_1_reg_c_1497_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1496_c_n_0),
        .Q(alpha_reg_1_reg_c_1497_c_n_0));
  FDCE alpha_reg_1_reg_c_1498_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1497_c_n_0),
        .Q(alpha_reg_1_reg_c_1498_c_n_0));
  FDCE alpha_reg_1_reg_c_1499_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1498_c_n_0),
        .Q(alpha_reg_1_reg_c_1499_c_n_0));
  FDCE alpha_reg_1_reg_c_1500_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1499_c_n_0),
        .Q(alpha_reg_1_reg_c_1500_c_n_0));
  FDCE alpha_reg_1_reg_c_1501_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1500_c_n_0),
        .Q(alpha_reg_1_reg_c_1501_c_n_0));
  FDCE alpha_reg_1_reg_c_1502_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1501_c_n_0),
        .Q(alpha_reg_1_reg_c_1502_c_n_0));
  FDCE alpha_reg_1_reg_c_1503_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1502_c_n_0),
        .Q(alpha_reg_1_reg_c_1503_c_n_0));
  FDCE alpha_reg_1_reg_c_1504_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1503_c_n_0),
        .Q(alpha_reg_1_reg_c_1504_c_n_0));
  FDCE alpha_reg_1_reg_c_1505_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1504_c_n_0),
        .Q(alpha_reg_1_reg_c_1505_c_n_0));
  FDCE alpha_reg_1_reg_c_1506_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1505_c_n_0),
        .Q(alpha_reg_1_reg_c_1506_c_n_0));
  FDCE alpha_reg_1_reg_c_1507_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1506_c_n_0),
        .Q(alpha_reg_1_reg_c_1507_c_n_0));
  FDCE alpha_reg_1_reg_c_1508_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1507_c_n_0),
        .Q(alpha_reg_1_reg_c_1508_c_n_0));
  FDCE alpha_reg_1_reg_c_1509_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1508_c_n_0),
        .Q(alpha_reg_1_reg_c_1509_c_n_0));
  FDCE alpha_reg_1_reg_c_1510_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1509_c_n_0),
        .Q(alpha_reg_1_reg_c_1510_c_n_0));
  FDCE alpha_reg_1_reg_c_1511_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1510_c_n_0),
        .Q(alpha_reg_1_reg_c_1511_c_n_0));
  FDCE alpha_reg_1_reg_c_1512_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1511_c_n_0),
        .Q(alpha_reg_1_reg_c_1512_c_n_0));
  FDCE alpha_reg_1_reg_c_1513_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1512_c_n_0),
        .Q(alpha_reg_1_reg_c_1513_c_n_0));
  FDCE alpha_reg_1_reg_c_1514_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1513_c_n_0),
        .Q(alpha_reg_1_reg_c_1514_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c " *) 
  SRLC32E alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1482_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1482_c_n_1),
        .Q(alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_1515_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1514_c_n_0),
        .Q(alpha_reg_1_reg_c_1515_c_n_0));
  FDCE alpha_reg_1_reg_c_1516_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1515_c_n_0),
        .Q(alpha_reg_1_reg_c_1516_c_n_0));
  FDCE alpha_reg_1_reg_c_1517_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1516_c_n_0),
        .Q(alpha_reg_1_reg_c_1517_c_n_0));
  FDCE alpha_reg_1_reg_c_1518_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1517_c_n_0),
        .Q(alpha_reg_1_reg_c_1518_c_n_0));
  FDCE alpha_reg_1_reg_c_1519_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1518_c_n_0),
        .Q(alpha_reg_1_reg_c_1519_c_n_0));
  FDCE alpha_reg_1_reg_c_1520_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1519_c_n_0),
        .Q(alpha_reg_1_reg_c_1520_c_n_0));
  FDCE alpha_reg_1_reg_c_1521_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1520_c_n_0),
        .Q(alpha_reg_1_reg_c_1521_c_n_0));
  FDCE alpha_reg_1_reg_c_1522_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1521_c_n_0),
        .Q(alpha_reg_1_reg_c_1522_c_n_0));
  FDCE alpha_reg_1_reg_c_1523_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1522_c_n_0),
        .Q(alpha_reg_1_reg_c_1523_c_n_0));
  FDCE alpha_reg_1_reg_c_1524_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1523_c_n_0),
        .Q(alpha_reg_1_reg_c_1524_c_n_0));
  FDCE alpha_reg_1_reg_c_1525_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1524_c_n_0),
        .Q(alpha_reg_1_reg_c_1525_c_n_0));
  FDCE alpha_reg_1_reg_c_1526_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1525_c_n_0),
        .Q(alpha_reg_1_reg_c_1526_c_n_0));
  FDCE alpha_reg_1_reg_c_1527_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1526_c_n_0),
        .Q(alpha_reg_1_reg_c_1527_c_n_0));
  FDCE alpha_reg_1_reg_c_1528_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1527_c_n_0),
        .Q(alpha_reg_1_reg_c_1528_c_n_0));
  FDCE alpha_reg_1_reg_c_1529_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1528_c_n_0),
        .Q(alpha_reg_1_reg_c_1529_c_n_0));
  FDCE alpha_reg_1_reg_c_1530_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1529_c_n_0),
        .Q(alpha_reg_1_reg_c_1530_c_n_0));
  FDCE alpha_reg_1_reg_c_1531_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1530_c_n_0),
        .Q(alpha_reg_1_reg_c_1531_c_n_0));
  FDCE alpha_reg_1_reg_c_1532_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1531_c_n_0),
        .Q(alpha_reg_1_reg_c_1532_c_n_0));
  FDCE alpha_reg_1_reg_c_1533_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1532_c_n_0),
        .Q(alpha_reg_1_reg_c_1533_c_n_0));
  FDCE alpha_reg_1_reg_c_1534_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1533_c_n_0),
        .Q(alpha_reg_1_reg_c_1534_c_n_0));
  FDCE alpha_reg_1_reg_c_1535_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1534_c_n_0),
        .Q(alpha_reg_1_reg_c_1535_c_n_0));
  FDCE alpha_reg_1_reg_c_1536_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1535_c_n_0),
        .Q(alpha_reg_1_reg_c_1536_c_n_0));
  FDCE alpha_reg_1_reg_c_1537_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1536_c_n_0),
        .Q(alpha_reg_1_reg_c_1537_c_n_0));
  FDCE alpha_reg_1_reg_c_1538_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1537_c_n_0),
        .Q(alpha_reg_1_reg_c_1538_c_n_0));
  FDCE alpha_reg_1_reg_c_1539_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1538_c_n_0),
        .Q(alpha_reg_1_reg_c_1539_c_n_0));
  FDCE alpha_reg_1_reg_c_1540_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1539_c_n_0),
        .Q(alpha_reg_1_reg_c_1540_c_n_0));
  FDCE alpha_reg_1_reg_c_1541_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1540_c_n_0),
        .Q(alpha_reg_1_reg_c_1541_c_n_0));
  FDCE alpha_reg_1_reg_c_1542_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1541_c_n_0),
        .Q(alpha_reg_1_reg_c_1542_c_n_0));
  FDCE alpha_reg_1_reg_c_1543_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1542_c_n_0),
        .Q(alpha_reg_1_reg_c_1543_c_n_0));
  FDCE alpha_reg_1_reg_c_1544_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1543_c_n_0),
        .Q(alpha_reg_1_reg_c_1544_c_n_0));
  FDCE alpha_reg_1_reg_c_1545_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1544_c_n_0),
        .Q(alpha_reg_1_reg_c_1545_c_n_0));
  FDCE alpha_reg_1_reg_c_1546_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1545_c_n_0),
        .Q(alpha_reg_1_reg_c_1546_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c " *) 
  SRLC32E alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1514_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1514_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1));
  FDCE alpha_reg_1_reg_c_1547_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1546_c_n_0),
        .Q(alpha_reg_1_reg_c_1547_c_n_0));
  FDCE alpha_reg_1_reg_c_1548_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1547_c_n_0),
        .Q(alpha_reg_1_reg_c_1548_c_n_0));
  FDCE alpha_reg_1_reg_c_1549_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1548_c_n_0),
        .Q(alpha_reg_1_reg_c_1549_c_n_0));
  FDCE alpha_reg_1_reg_c_1550_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1549_c_n_0),
        .Q(alpha_reg_1_reg_c_1550_c_n_0));
  FDCE alpha_reg_1_reg_c_1551_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1550_c_n_0),
        .Q(alpha_reg_1_reg_c_1551_c_n_0));
  FDCE alpha_reg_1_reg_c_1552_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1551_c_n_0),
        .Q(alpha_reg_1_reg_c_1552_c_n_0));
  FDCE alpha_reg_1_reg_c_1553_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1552_c_n_0),
        .Q(alpha_reg_1_reg_c_1553_c_n_0));
  FDCE alpha_reg_1_reg_c_1554_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1553_c_n_0),
        .Q(alpha_reg_1_reg_c_1554_c_n_0));
  FDCE alpha_reg_1_reg_c_1555_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1554_c_n_0),
        .Q(alpha_reg_1_reg_c_1555_c_n_0));
  FDCE alpha_reg_1_reg_c_1556_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1555_c_n_0),
        .Q(alpha_reg_1_reg_c_1556_c_n_0));
  FDCE alpha_reg_1_reg_c_1557_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1556_c_n_0),
        .Q(alpha_reg_1_reg_c_1557_c_n_0));
  FDCE alpha_reg_1_reg_c_1558_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1557_c_n_0),
        .Q(alpha_reg_1_reg_c_1558_c_n_0));
  FDCE alpha_reg_1_reg_c_1559_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1558_c_n_0),
        .Q(alpha_reg_1_reg_c_1559_c_n_0));
  FDCE alpha_reg_1_reg_c_1560_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1559_c_n_0),
        .Q(alpha_reg_1_reg_c_1560_c_n_0));
  FDCE alpha_reg_1_reg_c_1561_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1560_c_n_0),
        .Q(alpha_reg_1_reg_c_1561_c_n_0));
  FDCE alpha_reg_1_reg_c_1562_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1561_c_n_0),
        .Q(alpha_reg_1_reg_c_1562_c_n_0));
  FDCE alpha_reg_1_reg_c_1563_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1562_c_n_0),
        .Q(alpha_reg_1_reg_c_1563_c_n_0));
  FDCE alpha_reg_1_reg_c_1564_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1563_c_n_0),
        .Q(alpha_reg_1_reg_c_1564_c_n_0));
  FDCE alpha_reg_1_reg_c_1565_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1564_c_n_0),
        .Q(alpha_reg_1_reg_c_1565_c_n_0));
  FDCE alpha_reg_1_reg_c_1566_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1565_c_n_0),
        .Q(alpha_reg_1_reg_c_1566_c_n_0));
  FDCE alpha_reg_1_reg_c_1567_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1566_c_n_0),
        .Q(alpha_reg_1_reg_c_1567_c_n_0));
  FDCE alpha_reg_1_reg_c_1568_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1567_c_n_0),
        .Q(alpha_reg_1_reg_c_1568_c_n_0));
  FDCE alpha_reg_1_reg_c_1569_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1568_c_n_0),
        .Q(alpha_reg_1_reg_c_1569_c_n_0));
  FDCE alpha_reg_1_reg_c_1570_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1569_c_n_0),
        .Q(alpha_reg_1_reg_c_1570_c_n_0));
  FDCE alpha_reg_1_reg_c_1571_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1570_c_n_0),
        .Q(alpha_reg_1_reg_c_1571_c_n_0));
  FDCE alpha_reg_1_reg_c_1572_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1571_c_n_0),
        .Q(alpha_reg_1_reg_c_1572_c_n_0));
  FDCE alpha_reg_1_reg_c_1573_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1572_c_n_0),
        .Q(alpha_reg_1_reg_c_1573_c_n_0));
  FDCE alpha_reg_1_reg_c_1574_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1573_c_n_0),
        .Q(alpha_reg_1_reg_c_1574_c_n_0));
  FDCE alpha_reg_1_reg_c_1575_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1574_c_n_0),
        .Q(alpha_reg_1_reg_c_1575_c_n_0));
  FDCE alpha_reg_1_reg_c_1576_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1575_c_n_0),
        .Q(alpha_reg_1_reg_c_1576_c_n_0));
  FDCE alpha_reg_1_reg_c_1577_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1576_c_n_0),
        .Q(alpha_reg_1_reg_c_1577_c_n_0));
  FDCE alpha_reg_1_reg_c_1578_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1577_c_n_0),
        .Q(alpha_reg_1_reg_c_1578_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c " *) 
  SRLC32E alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1546_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1546_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1));
  FDCE alpha_reg_1_reg_c_1579_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1578_c_n_0),
        .Q(alpha_reg_1_reg_c_1579_c_n_0));
  FDCE alpha_reg_1_reg_c_1580_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1579_c_n_0),
        .Q(alpha_reg_1_reg_c_1580_c_n_0));
  FDCE alpha_reg_1_reg_c_1581_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1580_c_n_0),
        .Q(alpha_reg_1_reg_c_1581_c_n_0));
  FDCE alpha_reg_1_reg_c_1582_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1581_c_n_0),
        .Q(alpha_reg_1_reg_c_1582_c_n_0));
  FDCE alpha_reg_1_reg_c_1583_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1582_c_n_0),
        .Q(alpha_reg_1_reg_c_1583_c_n_0));
  FDCE alpha_reg_1_reg_c_1584_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1583_c_n_0),
        .Q(alpha_reg_1_reg_c_1584_c_n_0));
  FDCE alpha_reg_1_reg_c_1585_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1584_c_n_0),
        .Q(alpha_reg_1_reg_c_1585_c_n_0));
  FDCE alpha_reg_1_reg_c_1586_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1585_c_n_0),
        .Q(alpha_reg_1_reg_c_1586_c_n_0));
  FDCE alpha_reg_1_reg_c_1587_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1586_c_n_0),
        .Q(alpha_reg_1_reg_c_1587_c_n_0));
  FDCE alpha_reg_1_reg_c_1588_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1587_c_n_0),
        .Q(alpha_reg_1_reg_c_1588_c_n_0));
  FDCE alpha_reg_1_reg_c_1589_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1588_c_n_0),
        .Q(alpha_reg_1_reg_c_1589_c_n_0));
  FDCE alpha_reg_1_reg_c_1590_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1589_c_n_0),
        .Q(alpha_reg_1_reg_c_1590_c_n_0));
  FDCE alpha_reg_1_reg_c_1591_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1590_c_n_0),
        .Q(alpha_reg_1_reg_c_1591_c_n_0));
  FDCE alpha_reg_1_reg_c_1592_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1591_c_n_0),
        .Q(alpha_reg_1_reg_c_1592_c_n_0));
  FDCE alpha_reg_1_reg_c_1593_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1592_c_n_0),
        .Q(alpha_reg_1_reg_c_1593_c_n_0));
  FDCE alpha_reg_1_reg_c_1594_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1593_c_n_0),
        .Q(alpha_reg_1_reg_c_1594_c_n_0));
  FDCE alpha_reg_1_reg_c_1595_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1594_c_n_0),
        .Q(alpha_reg_1_reg_c_1595_c_n_0));
  FDCE alpha_reg_1_reg_c_1596_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1595_c_n_0),
        .Q(alpha_reg_1_reg_c_1596_c_n_0));
  FDCE alpha_reg_1_reg_c_1597_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1596_c_n_0),
        .Q(alpha_reg_1_reg_c_1597_c_n_0));
  FDCE alpha_reg_1_reg_c_1598_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1597_c_n_0),
        .Q(alpha_reg_1_reg_c_1598_c_n_0));
  FDCE alpha_reg_1_reg_c_1599_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1598_c_n_0),
        .Q(alpha_reg_1_reg_c_1599_c_n_0));
  FDCE alpha_reg_1_reg_c_1600_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1599_c_n_0),
        .Q(alpha_reg_1_reg_c_1600_c_n_0));
  FDCE alpha_reg_1_reg_c_1601_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1600_c_n_0),
        .Q(alpha_reg_1_reg_c_1601_c_n_0));
  FDCE alpha_reg_1_reg_c_1602_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1601_c_n_0),
        .Q(alpha_reg_1_reg_c_1602_c_n_0));
  FDCE alpha_reg_1_reg_c_1603_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1602_c_n_0),
        .Q(alpha_reg_1_reg_c_1603_c_n_0));
  FDCE alpha_reg_1_reg_c_1604_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1603_c_n_0),
        .Q(alpha_reg_1_reg_c_1604_c_n_0));
  FDCE alpha_reg_1_reg_c_1605_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1604_c_n_0),
        .Q(alpha_reg_1_reg_c_1605_c_n_0));
  FDCE alpha_reg_1_reg_c_1606_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1605_c_n_0),
        .Q(alpha_reg_1_reg_c_1606_c_n_0));
  FDCE alpha_reg_1_reg_c_1607_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1606_c_n_0),
        .Q(alpha_reg_1_reg_c_1607_c_n_0));
  FDCE alpha_reg_1_reg_c_1608_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1607_c_n_0),
        .Q(alpha_reg_1_reg_c_1608_c_n_0));
  FDCE alpha_reg_1_reg_c_1609_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1608_c_n_0),
        .Q(alpha_reg_1_reg_c_1609_c_n_0));
  FDCE alpha_reg_1_reg_c_1610_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1609_c_n_0),
        .Q(alpha_reg_1_reg_c_1610_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c " *) 
  SRLC32E alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1578_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1578_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1));
  FDCE alpha_reg_1_reg_c_1611_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1610_c_n_0),
        .Q(alpha_reg_1_reg_c_1611_c_n_0));
  FDCE alpha_reg_1_reg_c_1612_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1611_c_n_0),
        .Q(alpha_reg_1_reg_c_1612_c_n_0));
  FDCE alpha_reg_1_reg_c_1613_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1612_c_n_0),
        .Q(alpha_reg_1_reg_c_1613_c_n_0));
  FDCE alpha_reg_1_reg_c_1614_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1613_c_n_0),
        .Q(alpha_reg_1_reg_c_1614_c_n_0));
  FDCE alpha_reg_1_reg_c_1615_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1614_c_n_0),
        .Q(alpha_reg_1_reg_c_1615_c_n_0));
  FDCE alpha_reg_1_reg_c_1616_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1615_c_n_0),
        .Q(alpha_reg_1_reg_c_1616_c_n_0));
  FDCE alpha_reg_1_reg_c_1617_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1616_c_n_0),
        .Q(alpha_reg_1_reg_c_1617_c_n_0));
  FDCE alpha_reg_1_reg_c_1618_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1617_c_n_0),
        .Q(alpha_reg_1_reg_c_1618_c_n_0));
  FDCE alpha_reg_1_reg_c_1619_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1618_c_n_0),
        .Q(alpha_reg_1_reg_c_1619_c_n_0));
  FDCE alpha_reg_1_reg_c_1620_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1619_c_n_0),
        .Q(alpha_reg_1_reg_c_1620_c_n_0));
  FDCE alpha_reg_1_reg_c_1621_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1620_c_n_0),
        .Q(alpha_reg_1_reg_c_1621_c_n_0));
  FDCE alpha_reg_1_reg_c_1622_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1621_c_n_0),
        .Q(alpha_reg_1_reg_c_1622_c_n_0));
  FDCE alpha_reg_1_reg_c_1623_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1622_c_n_0),
        .Q(alpha_reg_1_reg_c_1623_c_n_0));
  FDCE alpha_reg_1_reg_c_1624_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1623_c_n_0),
        .Q(alpha_reg_1_reg_c_1624_c_n_0));
  FDCE alpha_reg_1_reg_c_1625_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1624_c_n_0),
        .Q(alpha_reg_1_reg_c_1625_c_n_0));
  FDCE alpha_reg_1_reg_c_1626_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1625_c_n_0),
        .Q(alpha_reg_1_reg_c_1626_c_n_0));
  FDCE alpha_reg_1_reg_c_1627_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1626_c_n_0),
        .Q(alpha_reg_1_reg_c_1627_c_n_0));
  FDCE alpha_reg_1_reg_c_1628_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1627_c_n_0),
        .Q(alpha_reg_1_reg_c_1628_c_n_0));
  FDCE alpha_reg_1_reg_c_1629_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1628_c_n_0),
        .Q(alpha_reg_1_reg_c_1629_c_n_0));
  FDCE alpha_reg_1_reg_c_1630_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1629_c_n_0),
        .Q(alpha_reg_1_reg_c_1630_c_n_0));
  FDCE alpha_reg_1_reg_c_1631_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1630_c_n_0),
        .Q(alpha_reg_1_reg_c_1631_c_n_0));
  FDCE alpha_reg_1_reg_c_1632_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1631_c_n_0),
        .Q(alpha_reg_1_reg_c_1632_c_n_0));
  FDCE alpha_reg_1_reg_c_1633_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1632_c_n_0),
        .Q(alpha_reg_1_reg_c_1633_c_n_0));
  FDCE alpha_reg_1_reg_c_1634_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1633_c_n_0),
        .Q(alpha_reg_1_reg_c_1634_c_n_0));
  FDCE alpha_reg_1_reg_c_1635_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1634_c_n_0),
        .Q(alpha_reg_1_reg_c_1635_c_n_0));
  FDCE alpha_reg_1_reg_c_1636_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1635_c_n_0),
        .Q(alpha_reg_1_reg_c_1636_c_n_0));
  FDCE alpha_reg_1_reg_c_1637_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1636_c_n_0),
        .Q(alpha_reg_1_reg_c_1637_c_n_0));
  FDCE alpha_reg_1_reg_c_1638_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1637_c_n_0),
        .Q(alpha_reg_1_reg_c_1638_c_n_0));
  FDCE alpha_reg_1_reg_c_1639_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1638_c_n_0),
        .Q(alpha_reg_1_reg_c_1639_c_n_0));
  FDCE alpha_reg_1_reg_c_1640_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1639_c_n_0),
        .Q(alpha_reg_1_reg_c_1640_c_n_0));
  FDCE alpha_reg_1_reg_c_1641_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1640_c_n_0),
        .Q(alpha_reg_1_reg_c_1641_c_n_0));
  FDCE alpha_reg_1_reg_c_1642_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1641_c_n_0),
        .Q(alpha_reg_1_reg_c_1642_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c " *) 
  SRLC32E alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1610_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1610_c_n_1),
        .Q(alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_1643_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1642_c_n_0),
        .Q(alpha_reg_1_reg_c_1643_c_n_0));
  FDCE alpha_reg_1_reg_c_1644_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1643_c_n_0),
        .Q(alpha_reg_1_reg_c_1644_c_n_0));
  FDCE alpha_reg_1_reg_c_1645_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1644_c_n_0),
        .Q(alpha_reg_1_reg_c_1645_c_n_0));
  FDCE alpha_reg_1_reg_c_1646_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1645_c_n_0),
        .Q(alpha_reg_1_reg_c_1646_c_n_0));
  FDCE alpha_reg_1_reg_c_1647_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1646_c_n_0),
        .Q(alpha_reg_1_reg_c_1647_c_n_0));
  FDCE alpha_reg_1_reg_c_1648_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1647_c_n_0),
        .Q(alpha_reg_1_reg_c_1648_c_n_0));
  FDCE alpha_reg_1_reg_c_1649_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1648_c_n_0),
        .Q(alpha_reg_1_reg_c_1649_c_n_0));
  FDCE alpha_reg_1_reg_c_1650_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1649_c_n_0),
        .Q(alpha_reg_1_reg_c_1650_c_n_0));
  FDCE alpha_reg_1_reg_c_1651_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1650_c_n_0),
        .Q(alpha_reg_1_reg_c_1651_c_n_0));
  FDCE alpha_reg_1_reg_c_1652_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1651_c_n_0),
        .Q(alpha_reg_1_reg_c_1652_c_n_0));
  FDCE alpha_reg_1_reg_c_1653_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1652_c_n_0),
        .Q(alpha_reg_1_reg_c_1653_c_n_0));
  FDCE alpha_reg_1_reg_c_1654_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1653_c_n_0),
        .Q(alpha_reg_1_reg_c_1654_c_n_0));
  FDCE alpha_reg_1_reg_c_1655_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1654_c_n_0),
        .Q(alpha_reg_1_reg_c_1655_c_n_0));
  FDCE alpha_reg_1_reg_c_1656_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1655_c_n_0),
        .Q(alpha_reg_1_reg_c_1656_c_n_0));
  FDCE alpha_reg_1_reg_c_1657_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1656_c_n_0),
        .Q(alpha_reg_1_reg_c_1657_c_n_0));
  FDCE alpha_reg_1_reg_c_1658_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1657_c_n_0),
        .Q(alpha_reg_1_reg_c_1658_c_n_0));
  FDCE alpha_reg_1_reg_c_1659_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1658_c_n_0),
        .Q(alpha_reg_1_reg_c_1659_c_n_0));
  FDCE alpha_reg_1_reg_c_1660_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1659_c_n_0),
        .Q(alpha_reg_1_reg_c_1660_c_n_0));
  FDCE alpha_reg_1_reg_c_1661_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1660_c_n_0),
        .Q(alpha_reg_1_reg_c_1661_c_n_0));
  FDCE alpha_reg_1_reg_c_1662_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1661_c_n_0),
        .Q(alpha_reg_1_reg_c_1662_c_n_0));
  FDCE alpha_reg_1_reg_c_1663_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1662_c_n_0),
        .Q(alpha_reg_1_reg_c_1663_c_n_0));
  FDCE alpha_reg_1_reg_c_1664_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1663_c_n_0),
        .Q(alpha_reg_1_reg_c_1664_c_n_0));
  FDCE alpha_reg_1_reg_c_1665_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1664_c_n_0),
        .Q(alpha_reg_1_reg_c_1665_c_n_0));
  FDCE alpha_reg_1_reg_c_1666_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1665_c_n_0),
        .Q(alpha_reg_1_reg_c_1666_c_n_0));
  FDCE alpha_reg_1_reg_c_1667_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1666_c_n_0),
        .Q(alpha_reg_1_reg_c_1667_c_n_0));
  FDCE alpha_reg_1_reg_c_1668_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1667_c_n_0),
        .Q(alpha_reg_1_reg_c_1668_c_n_0));
  FDCE alpha_reg_1_reg_c_1669_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1668_c_n_0),
        .Q(alpha_reg_1_reg_c_1669_c_n_0));
  FDCE alpha_reg_1_reg_c_1670_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1669_c_n_0),
        .Q(alpha_reg_1_reg_c_1670_c_n_0));
  FDCE alpha_reg_1_reg_c_1671_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1670_c_n_0),
        .Q(alpha_reg_1_reg_c_1671_c_n_0));
  FDCE alpha_reg_1_reg_c_1672_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1671_c_n_0),
        .Q(alpha_reg_1_reg_c_1672_c_n_0));
  FDCE alpha_reg_1_reg_c_1673_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1672_c_n_0),
        .Q(alpha_reg_1_reg_c_1673_c_n_0));
  FDCE alpha_reg_1_reg_c_1674_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1673_c_n_0),
        .Q(alpha_reg_1_reg_c_1674_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c " *) 
  SRLC32E alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1642_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1642_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1));
  FDCE alpha_reg_1_reg_c_1675_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1674_c_n_0),
        .Q(alpha_reg_1_reg_c_1675_c_n_0));
  FDCE alpha_reg_1_reg_c_1676_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1675_c_n_0),
        .Q(alpha_reg_1_reg_c_1676_c_n_0));
  FDCE alpha_reg_1_reg_c_1677_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1676_c_n_0),
        .Q(alpha_reg_1_reg_c_1677_c_n_0));
  FDCE alpha_reg_1_reg_c_1678_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1677_c_n_0),
        .Q(alpha_reg_1_reg_c_1678_c_n_0));
  FDCE alpha_reg_1_reg_c_1679_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1678_c_n_0),
        .Q(alpha_reg_1_reg_c_1679_c_n_0));
  FDCE alpha_reg_1_reg_c_1680_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1679_c_n_0),
        .Q(alpha_reg_1_reg_c_1680_c_n_0));
  FDCE alpha_reg_1_reg_c_1681_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1680_c_n_0),
        .Q(alpha_reg_1_reg_c_1681_c_n_0));
  FDCE alpha_reg_1_reg_c_1682_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1681_c_n_0),
        .Q(alpha_reg_1_reg_c_1682_c_n_0));
  FDCE alpha_reg_1_reg_c_1683_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1682_c_n_0),
        .Q(alpha_reg_1_reg_c_1683_c_n_0));
  FDCE alpha_reg_1_reg_c_1684_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1683_c_n_0),
        .Q(alpha_reg_1_reg_c_1684_c_n_0));
  FDCE alpha_reg_1_reg_c_1685_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1684_c_n_0),
        .Q(alpha_reg_1_reg_c_1685_c_n_0));
  FDCE alpha_reg_1_reg_c_1686_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1685_c_n_0),
        .Q(alpha_reg_1_reg_c_1686_c_n_0));
  FDCE alpha_reg_1_reg_c_1687_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1686_c_n_0),
        .Q(alpha_reg_1_reg_c_1687_c_n_0));
  FDCE alpha_reg_1_reg_c_1688_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1687_c_n_0),
        .Q(alpha_reg_1_reg_c_1688_c_n_0));
  FDCE alpha_reg_1_reg_c_1689_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1688_c_n_0),
        .Q(alpha_reg_1_reg_c_1689_c_n_0));
  FDCE alpha_reg_1_reg_c_1690_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1689_c_n_0),
        .Q(alpha_reg_1_reg_c_1690_c_n_0));
  FDCE alpha_reg_1_reg_c_1691_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1690_c_n_0),
        .Q(alpha_reg_1_reg_c_1691_c_n_0));
  FDCE alpha_reg_1_reg_c_1692_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1691_c_n_0),
        .Q(alpha_reg_1_reg_c_1692_c_n_0));
  FDCE alpha_reg_1_reg_c_1693_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1692_c_n_0),
        .Q(alpha_reg_1_reg_c_1693_c_n_0));
  FDCE alpha_reg_1_reg_c_1694_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1693_c_n_0),
        .Q(alpha_reg_1_reg_c_1694_c_n_0));
  FDCE alpha_reg_1_reg_c_1695_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1694_c_n_0),
        .Q(alpha_reg_1_reg_c_1695_c_n_0));
  FDCE alpha_reg_1_reg_c_1696_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1695_c_n_0),
        .Q(alpha_reg_1_reg_c_1696_c_n_0));
  FDCE alpha_reg_1_reg_c_1697_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1696_c_n_0),
        .Q(alpha_reg_1_reg_c_1697_c_n_0));
  FDCE alpha_reg_1_reg_c_1698_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1697_c_n_0),
        .Q(alpha_reg_1_reg_c_1698_c_n_0));
  FDCE alpha_reg_1_reg_c_1699_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1698_c_n_0),
        .Q(alpha_reg_1_reg_c_1699_c_n_0));
  FDCE alpha_reg_1_reg_c_1700_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1699_c_n_0),
        .Q(alpha_reg_1_reg_c_1700_c_n_0));
  FDCE alpha_reg_1_reg_c_1701_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1700_c_n_0),
        .Q(alpha_reg_1_reg_c_1701_c_n_0));
  FDCE alpha_reg_1_reg_c_1702_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1701_c_n_0),
        .Q(alpha_reg_1_reg_c_1702_c_n_0));
  FDCE alpha_reg_1_reg_c_1703_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1702_c_n_0),
        .Q(alpha_reg_1_reg_c_1703_c_n_0));
  FDCE alpha_reg_1_reg_c_1704_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1703_c_n_0),
        .Q(alpha_reg_1_reg_c_1704_c_n_0));
  FDCE alpha_reg_1_reg_c_1705_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1704_c_n_0),
        .Q(alpha_reg_1_reg_c_1705_c_n_0));
  FDCE alpha_reg_1_reg_c_1706_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1705_c_n_0),
        .Q(alpha_reg_1_reg_c_1706_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c " *) 
  SRLC32E alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1674_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1674_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1));
  FDCE alpha_reg_1_reg_c_1707_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1706_c_n_0),
        .Q(alpha_reg_1_reg_c_1707_c_n_0));
  FDCE alpha_reg_1_reg_c_1708_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1707_c_n_0),
        .Q(alpha_reg_1_reg_c_1708_c_n_0));
  FDCE alpha_reg_1_reg_c_1709_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1708_c_n_0),
        .Q(alpha_reg_1_reg_c_1709_c_n_0));
  FDCE alpha_reg_1_reg_c_1710_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1709_c_n_0),
        .Q(alpha_reg_1_reg_c_1710_c_n_0));
  FDCE alpha_reg_1_reg_c_1711_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1710_c_n_0),
        .Q(alpha_reg_1_reg_c_1711_c_n_0));
  FDCE alpha_reg_1_reg_c_1712_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1711_c_n_0),
        .Q(alpha_reg_1_reg_c_1712_c_n_0));
  FDCE alpha_reg_1_reg_c_1713_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1712_c_n_0),
        .Q(alpha_reg_1_reg_c_1713_c_n_0));
  FDCE alpha_reg_1_reg_c_1714_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1713_c_n_0),
        .Q(alpha_reg_1_reg_c_1714_c_n_0));
  FDCE alpha_reg_1_reg_c_1715_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1714_c_n_0),
        .Q(alpha_reg_1_reg_c_1715_c_n_0));
  FDCE alpha_reg_1_reg_c_1716_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1715_c_n_0),
        .Q(alpha_reg_1_reg_c_1716_c_n_0));
  FDCE alpha_reg_1_reg_c_1717_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1716_c_n_0),
        .Q(alpha_reg_1_reg_c_1717_c_n_0));
  FDCE alpha_reg_1_reg_c_1718_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1717_c_n_0),
        .Q(alpha_reg_1_reg_c_1718_c_n_0));
  FDCE alpha_reg_1_reg_c_1719_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1718_c_n_0),
        .Q(alpha_reg_1_reg_c_1719_c_n_0));
  FDCE alpha_reg_1_reg_c_1720_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1719_c_n_0),
        .Q(alpha_reg_1_reg_c_1720_c_n_0));
  FDCE alpha_reg_1_reg_c_1721_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1720_c_n_0),
        .Q(alpha_reg_1_reg_c_1721_c_n_0));
  FDCE alpha_reg_1_reg_c_1722_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1721_c_n_0),
        .Q(alpha_reg_1_reg_c_1722_c_n_0));
  FDCE alpha_reg_1_reg_c_1723_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1722_c_n_0),
        .Q(alpha_reg_1_reg_c_1723_c_n_0));
  FDCE alpha_reg_1_reg_c_1724_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1723_c_n_0),
        .Q(alpha_reg_1_reg_c_1724_c_n_0));
  FDCE alpha_reg_1_reg_c_1725_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1724_c_n_0),
        .Q(alpha_reg_1_reg_c_1725_c_n_0));
  FDCE alpha_reg_1_reg_c_1726_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1725_c_n_0),
        .Q(alpha_reg_1_reg_c_1726_c_n_0));
  FDCE alpha_reg_1_reg_c_1727_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1726_c_n_0),
        .Q(alpha_reg_1_reg_c_1727_c_n_0));
  FDCE alpha_reg_1_reg_c_1728_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1727_c_n_0),
        .Q(alpha_reg_1_reg_c_1728_c_n_0));
  FDCE alpha_reg_1_reg_c_1729_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1728_c_n_0),
        .Q(alpha_reg_1_reg_c_1729_c_n_0));
  FDCE alpha_reg_1_reg_c_1730_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1729_c_n_0),
        .Q(alpha_reg_1_reg_c_1730_c_n_0));
  FDCE alpha_reg_1_reg_c_1731_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1730_c_n_0),
        .Q(alpha_reg_1_reg_c_1731_c_n_0));
  FDCE alpha_reg_1_reg_c_1732_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1731_c_n_0),
        .Q(alpha_reg_1_reg_c_1732_c_n_0));
  FDCE alpha_reg_1_reg_c_1733_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1732_c_n_0),
        .Q(alpha_reg_1_reg_c_1733_c_n_0));
  FDCE alpha_reg_1_reg_c_1734_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1733_c_n_0),
        .Q(alpha_reg_1_reg_c_1734_c_n_0));
  FDCE alpha_reg_1_reg_c_1735_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1734_c_n_0),
        .Q(alpha_reg_1_reg_c_1735_c_n_0));
  FDCE alpha_reg_1_reg_c_1736_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1735_c_n_0),
        .Q(alpha_reg_1_reg_c_1736_c_n_0));
  FDCE alpha_reg_1_reg_c_1737_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1736_c_n_0),
        .Q(alpha_reg_1_reg_c_1737_c_n_0));
  FDCE alpha_reg_1_reg_c_1738_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1737_c_n_0),
        .Q(alpha_reg_1_reg_c_1738_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c " *) 
  SRLC32E alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1706_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1706_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1));
  FDCE alpha_reg_1_reg_c_1739_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1738_c_n_0),
        .Q(alpha_reg_1_reg_c_1739_c_n_0));
  FDCE alpha_reg_1_reg_c_1740_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1739_c_n_0),
        .Q(alpha_reg_1_reg_c_1740_c_n_0));
  FDCE alpha_reg_1_reg_c_1741_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1740_c_n_0),
        .Q(alpha_reg_1_reg_c_1741_c_n_0));
  FDCE alpha_reg_1_reg_c_1742_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1741_c_n_0),
        .Q(alpha_reg_1_reg_c_1742_c_n_0));
  FDCE alpha_reg_1_reg_c_1743_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1742_c_n_0),
        .Q(alpha_reg_1_reg_c_1743_c_n_0));
  FDCE alpha_reg_1_reg_c_1744_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1743_c_n_0),
        .Q(alpha_reg_1_reg_c_1744_c_n_0));
  FDCE alpha_reg_1_reg_c_1745_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1744_c_n_0),
        .Q(alpha_reg_1_reg_c_1745_c_n_0));
  FDCE alpha_reg_1_reg_c_1746_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1745_c_n_0),
        .Q(alpha_reg_1_reg_c_1746_c_n_0));
  FDCE alpha_reg_1_reg_c_1747_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1746_c_n_0),
        .Q(alpha_reg_1_reg_c_1747_c_n_0));
  FDCE alpha_reg_1_reg_c_1748_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1747_c_n_0),
        .Q(alpha_reg_1_reg_c_1748_c_n_0));
  FDCE alpha_reg_1_reg_c_1749_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1748_c_n_0),
        .Q(alpha_reg_1_reg_c_1749_c_n_0));
  FDCE alpha_reg_1_reg_c_1750_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1749_c_n_0),
        .Q(alpha_reg_1_reg_c_1750_c_n_0));
  FDCE alpha_reg_1_reg_c_1751_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1750_c_n_0),
        .Q(alpha_reg_1_reg_c_1751_c_n_0));
  FDCE alpha_reg_1_reg_c_1752_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1751_c_n_0),
        .Q(alpha_reg_1_reg_c_1752_c_n_0));
  FDCE alpha_reg_1_reg_c_1753_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1752_c_n_0),
        .Q(alpha_reg_1_reg_c_1753_c_n_0));
  FDCE alpha_reg_1_reg_c_1754_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1753_c_n_0),
        .Q(alpha_reg_1_reg_c_1754_c_n_0));
  FDCE alpha_reg_1_reg_c_1755_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1754_c_n_0),
        .Q(alpha_reg_1_reg_c_1755_c_n_0));
  FDCE alpha_reg_1_reg_c_1756_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1755_c_n_0),
        .Q(alpha_reg_1_reg_c_1756_c_n_0));
  FDCE alpha_reg_1_reg_c_1757_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1756_c_n_0),
        .Q(alpha_reg_1_reg_c_1757_c_n_0));
  FDCE alpha_reg_1_reg_c_1758_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1757_c_n_0),
        .Q(alpha_reg_1_reg_c_1758_c_n_0));
  FDCE alpha_reg_1_reg_c_1759_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1758_c_n_0),
        .Q(alpha_reg_1_reg_c_1759_c_n_0));
  FDCE alpha_reg_1_reg_c_1760_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1759_c_n_0),
        .Q(alpha_reg_1_reg_c_1760_c_n_0));
  FDCE alpha_reg_1_reg_c_1761_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1760_c_n_0),
        .Q(alpha_reg_1_reg_c_1761_c_n_0));
  FDCE alpha_reg_1_reg_c_1762_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1761_c_n_0),
        .Q(alpha_reg_1_reg_c_1762_c_n_0));
  FDCE alpha_reg_1_reg_c_1763_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1762_c_n_0),
        .Q(alpha_reg_1_reg_c_1763_c_n_0));
  FDCE alpha_reg_1_reg_c_1764_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1763_c_n_0),
        .Q(alpha_reg_1_reg_c_1764_c_n_0));
  FDCE alpha_reg_1_reg_c_1765_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1764_c_n_0),
        .Q(alpha_reg_1_reg_c_1765_c_n_0));
  FDCE alpha_reg_1_reg_c_1766_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1765_c_n_0),
        .Q(alpha_reg_1_reg_c_1766_c_n_0));
  FDCE alpha_reg_1_reg_c_1767_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1766_c_n_0),
        .Q(alpha_reg_1_reg_c_1767_c_n_0));
  FDCE alpha_reg_1_reg_c_1768_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1767_c_n_0),
        .Q(alpha_reg_1_reg_c_1768_c_n_0));
  FDCE alpha_reg_1_reg_c_1769_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1768_c_n_0),
        .Q(alpha_reg_1_reg_c_1769_c_n_0));
  FDCE alpha_reg_1_reg_c_1770_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1769_c_n_0),
        .Q(alpha_reg_1_reg_c_1770_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c " *) 
  SRLC32E alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1738_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1738_c_n_1),
        .Q(alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_1771_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1770_c_n_0),
        .Q(alpha_reg_1_reg_c_1771_c_n_0));
  FDCE alpha_reg_1_reg_c_1772_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1771_c_n_0),
        .Q(alpha_reg_1_reg_c_1772_c_n_0));
  FDCE alpha_reg_1_reg_c_1773_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1772_c_n_0),
        .Q(alpha_reg_1_reg_c_1773_c_n_0));
  FDCE alpha_reg_1_reg_c_1774_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1773_c_n_0),
        .Q(alpha_reg_1_reg_c_1774_c_n_0));
  FDCE alpha_reg_1_reg_c_1775_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1774_c_n_0),
        .Q(alpha_reg_1_reg_c_1775_c_n_0));
  FDCE alpha_reg_1_reg_c_1776_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1775_c_n_0),
        .Q(alpha_reg_1_reg_c_1776_c_n_0));
  FDCE alpha_reg_1_reg_c_1777_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1776_c_n_0),
        .Q(alpha_reg_1_reg_c_1777_c_n_0));
  FDCE alpha_reg_1_reg_c_1778_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1777_c_n_0),
        .Q(alpha_reg_1_reg_c_1778_c_n_0));
  FDCE alpha_reg_1_reg_c_1779_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1778_c_n_0),
        .Q(alpha_reg_1_reg_c_1779_c_n_0));
  FDCE alpha_reg_1_reg_c_1780_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1779_c_n_0),
        .Q(alpha_reg_1_reg_c_1780_c_n_0));
  FDCE alpha_reg_1_reg_c_1781_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1780_c_n_0),
        .Q(alpha_reg_1_reg_c_1781_c_n_0));
  FDCE alpha_reg_1_reg_c_1782_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1781_c_n_0),
        .Q(alpha_reg_1_reg_c_1782_c_n_0));
  FDCE alpha_reg_1_reg_c_1783_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1782_c_n_0),
        .Q(alpha_reg_1_reg_c_1783_c_n_0));
  FDCE alpha_reg_1_reg_c_1784_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1783_c_n_0),
        .Q(alpha_reg_1_reg_c_1784_c_n_0));
  FDCE alpha_reg_1_reg_c_1785_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1784_c_n_0),
        .Q(alpha_reg_1_reg_c_1785_c_n_0));
  FDCE alpha_reg_1_reg_c_1786_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1785_c_n_0),
        .Q(alpha_reg_1_reg_c_1786_c_n_0));
  FDCE alpha_reg_1_reg_c_1787_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1786_c_n_0),
        .Q(alpha_reg_1_reg_c_1787_c_n_0));
  FDCE alpha_reg_1_reg_c_1788_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1787_c_n_0),
        .Q(alpha_reg_1_reg_c_1788_c_n_0));
  FDCE alpha_reg_1_reg_c_1789_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1788_c_n_0),
        .Q(alpha_reg_1_reg_c_1789_c_n_0));
  FDCE alpha_reg_1_reg_c_1790_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1789_c_n_0),
        .Q(alpha_reg_1_reg_c_1790_c_n_0));
  FDCE alpha_reg_1_reg_c_1791_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1790_c_n_0),
        .Q(alpha_reg_1_reg_c_1791_c_n_0));
  FDCE alpha_reg_1_reg_c_1792_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1791_c_n_0),
        .Q(alpha_reg_1_reg_c_1792_c_n_0));
  FDCE alpha_reg_1_reg_c_1793_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1792_c_n_0),
        .Q(alpha_reg_1_reg_c_1793_c_n_0));
  FDCE alpha_reg_1_reg_c_1794_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1793_c_n_0),
        .Q(alpha_reg_1_reg_c_1794_c_n_0));
  FDCE alpha_reg_1_reg_c_1795_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1794_c_n_0),
        .Q(alpha_reg_1_reg_c_1795_c_n_0));
  FDCE alpha_reg_1_reg_c_1796_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1795_c_n_0),
        .Q(alpha_reg_1_reg_c_1796_c_n_0));
  FDCE alpha_reg_1_reg_c_1797_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1796_c_n_0),
        .Q(alpha_reg_1_reg_c_1797_c_n_0));
  FDCE alpha_reg_1_reg_c_1798_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1797_c_n_0),
        .Q(alpha_reg_1_reg_c_1798_c_n_0));
  FDCE alpha_reg_1_reg_c_1799_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1798_c_n_0),
        .Q(alpha_reg_1_reg_c_1799_c_n_0));
  FDCE alpha_reg_1_reg_c_1800_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1799_c_n_0),
        .Q(alpha_reg_1_reg_c_1800_c_n_0));
  FDCE alpha_reg_1_reg_c_1801_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1800_c_n_0),
        .Q(alpha_reg_1_reg_c_1801_c_n_0));
  FDCE alpha_reg_1_reg_c_1802_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1801_c_n_0),
        .Q(alpha_reg_1_reg_c_1802_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c " *) 
  SRLC32E alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1770_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1770_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1));
  FDCE alpha_reg_1_reg_c_1803_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1802_c_n_0),
        .Q(alpha_reg_1_reg_c_1803_c_n_0));
  FDCE alpha_reg_1_reg_c_1804_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1803_c_n_0),
        .Q(alpha_reg_1_reg_c_1804_c_n_0));
  FDCE alpha_reg_1_reg_c_1805_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1804_c_n_0),
        .Q(alpha_reg_1_reg_c_1805_c_n_0));
  FDCE alpha_reg_1_reg_c_1806_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1805_c_n_0),
        .Q(alpha_reg_1_reg_c_1806_c_n_0));
  FDCE alpha_reg_1_reg_c_1807_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1806_c_n_0),
        .Q(alpha_reg_1_reg_c_1807_c_n_0));
  FDCE alpha_reg_1_reg_c_1808_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1807_c_n_0),
        .Q(alpha_reg_1_reg_c_1808_c_n_0));
  FDCE alpha_reg_1_reg_c_1809_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1808_c_n_0),
        .Q(alpha_reg_1_reg_c_1809_c_n_0));
  FDCE alpha_reg_1_reg_c_1810_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1809_c_n_0),
        .Q(alpha_reg_1_reg_c_1810_c_n_0));
  FDCE alpha_reg_1_reg_c_1811_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1810_c_n_0),
        .Q(alpha_reg_1_reg_c_1811_c_n_0));
  FDCE alpha_reg_1_reg_c_1812_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1811_c_n_0),
        .Q(alpha_reg_1_reg_c_1812_c_n_0));
  FDCE alpha_reg_1_reg_c_1813_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1812_c_n_0),
        .Q(alpha_reg_1_reg_c_1813_c_n_0));
  FDCE alpha_reg_1_reg_c_1814_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1813_c_n_0),
        .Q(alpha_reg_1_reg_c_1814_c_n_0));
  FDCE alpha_reg_1_reg_c_1815_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1814_c_n_0),
        .Q(alpha_reg_1_reg_c_1815_c_n_0));
  FDCE alpha_reg_1_reg_c_1816_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1815_c_n_0),
        .Q(alpha_reg_1_reg_c_1816_c_n_0));
  FDCE alpha_reg_1_reg_c_1817_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1816_c_n_0),
        .Q(alpha_reg_1_reg_c_1817_c_n_0));
  FDCE alpha_reg_1_reg_c_1818_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1817_c_n_0),
        .Q(alpha_reg_1_reg_c_1818_c_n_0));
  FDCE alpha_reg_1_reg_c_1819_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1818_c_n_0),
        .Q(alpha_reg_1_reg_c_1819_c_n_0));
  FDCE alpha_reg_1_reg_c_1820_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1819_c_n_0),
        .Q(alpha_reg_1_reg_c_1820_c_n_0));
  FDCE alpha_reg_1_reg_c_1821_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1820_c_n_0),
        .Q(alpha_reg_1_reg_c_1821_c_n_0));
  FDCE alpha_reg_1_reg_c_1822_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1821_c_n_0),
        .Q(alpha_reg_1_reg_c_1822_c_n_0));
  FDCE alpha_reg_1_reg_c_1823_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1822_c_n_0),
        .Q(alpha_reg_1_reg_c_1823_c_n_0));
  FDCE alpha_reg_1_reg_c_1824_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1823_c_n_0),
        .Q(alpha_reg_1_reg_c_1824_c_n_0));
  FDCE alpha_reg_1_reg_c_1825_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1824_c_n_0),
        .Q(alpha_reg_1_reg_c_1825_c_n_0));
  FDCE alpha_reg_1_reg_c_1826_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1825_c_n_0),
        .Q(alpha_reg_1_reg_c_1826_c_n_0));
  FDCE alpha_reg_1_reg_c_1827_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1826_c_n_0),
        .Q(alpha_reg_1_reg_c_1827_c_n_0));
  FDCE alpha_reg_1_reg_c_1828_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1827_c_n_0),
        .Q(alpha_reg_1_reg_c_1828_c_n_0));
  FDCE alpha_reg_1_reg_c_1829_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1828_c_n_0),
        .Q(alpha_reg_1_reg_c_1829_c_n_0));
  FDCE alpha_reg_1_reg_c_1830_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1829_c_n_0),
        .Q(alpha_reg_1_reg_c_1830_c_n_0));
  FDCE alpha_reg_1_reg_c_1831_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1830_c_n_0),
        .Q(alpha_reg_1_reg_c_1831_c_n_0));
  FDCE alpha_reg_1_reg_c_1832_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1831_c_n_0),
        .Q(alpha_reg_1_reg_c_1832_c_n_0));
  FDCE alpha_reg_1_reg_c_1833_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1832_c_n_0),
        .Q(alpha_reg_1_reg_c_1833_c_n_0));
  FDCE alpha_reg_1_reg_c_1834_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1833_c_n_0),
        .Q(alpha_reg_1_reg_c_1834_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c " *) 
  SRLC32E alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1802_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1802_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1));
  FDCE alpha_reg_1_reg_c_1835_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1834_c_n_0),
        .Q(alpha_reg_1_reg_c_1835_c_n_0));
  FDCE alpha_reg_1_reg_c_1836_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1835_c_n_0),
        .Q(alpha_reg_1_reg_c_1836_c_n_0));
  FDCE alpha_reg_1_reg_c_1837_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1836_c_n_0),
        .Q(alpha_reg_1_reg_c_1837_c_n_0));
  FDCE alpha_reg_1_reg_c_1838_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1837_c_n_0),
        .Q(alpha_reg_1_reg_c_1838_c_n_0));
  FDCE alpha_reg_1_reg_c_1839_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1838_c_n_0),
        .Q(alpha_reg_1_reg_c_1839_c_n_0));
  FDCE alpha_reg_1_reg_c_1840_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1839_c_n_0),
        .Q(alpha_reg_1_reg_c_1840_c_n_0));
  FDCE alpha_reg_1_reg_c_1841_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1840_c_n_0),
        .Q(alpha_reg_1_reg_c_1841_c_n_0));
  FDCE alpha_reg_1_reg_c_1842_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1841_c_n_0),
        .Q(alpha_reg_1_reg_c_1842_c_n_0));
  FDCE alpha_reg_1_reg_c_1843_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1842_c_n_0),
        .Q(alpha_reg_1_reg_c_1843_c_n_0));
  FDCE alpha_reg_1_reg_c_1844_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1843_c_n_0),
        .Q(alpha_reg_1_reg_c_1844_c_n_0));
  FDCE alpha_reg_1_reg_c_1845_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1844_c_n_0),
        .Q(alpha_reg_1_reg_c_1845_c_n_0));
  FDCE alpha_reg_1_reg_c_1846_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1845_c_n_0),
        .Q(alpha_reg_1_reg_c_1846_c_n_0));
  FDCE alpha_reg_1_reg_c_1847_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1846_c_n_0),
        .Q(alpha_reg_1_reg_c_1847_c_n_0));
  FDCE alpha_reg_1_reg_c_1848_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1847_c_n_0),
        .Q(alpha_reg_1_reg_c_1848_c_n_0));
  FDCE alpha_reg_1_reg_c_1849_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1848_c_n_0),
        .Q(alpha_reg_1_reg_c_1849_c_n_0));
  FDCE alpha_reg_1_reg_c_1850_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1849_c_n_0),
        .Q(alpha_reg_1_reg_c_1850_c_n_0));
  FDCE alpha_reg_1_reg_c_1851_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1850_c_n_0),
        .Q(alpha_reg_1_reg_c_1851_c_n_0));
  FDCE alpha_reg_1_reg_c_1852_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1851_c_n_0),
        .Q(alpha_reg_1_reg_c_1852_c_n_0));
  FDCE alpha_reg_1_reg_c_1853_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1852_c_n_0),
        .Q(alpha_reg_1_reg_c_1853_c_n_0));
  FDCE alpha_reg_1_reg_c_1854_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1853_c_n_0),
        .Q(alpha_reg_1_reg_c_1854_c_n_0));
  FDCE alpha_reg_1_reg_c_1855_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1854_c_n_0),
        .Q(alpha_reg_1_reg_c_1855_c_n_0));
  FDCE alpha_reg_1_reg_c_1856_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1855_c_n_0),
        .Q(alpha_reg_1_reg_c_1856_c_n_0));
  FDCE alpha_reg_1_reg_c_1857_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1856_c_n_0),
        .Q(alpha_reg_1_reg_c_1857_c_n_0));
  FDCE alpha_reg_1_reg_c_1858_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1857_c_n_0),
        .Q(alpha_reg_1_reg_c_1858_c_n_0));
  FDCE alpha_reg_1_reg_c_1859_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1858_c_n_0),
        .Q(alpha_reg_1_reg_c_1859_c_n_0));
  FDCE alpha_reg_1_reg_c_1860_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1859_c_n_0),
        .Q(alpha_reg_1_reg_c_1860_c_n_0));
  FDCE alpha_reg_1_reg_c_1861_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1860_c_n_0),
        .Q(alpha_reg_1_reg_c_1861_c_n_0));
  FDCE alpha_reg_1_reg_c_1862_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1861_c_n_0),
        .Q(alpha_reg_1_reg_c_1862_c_n_0));
  FDCE alpha_reg_1_reg_c_1863_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1862_c_n_0),
        .Q(alpha_reg_1_reg_c_1863_c_n_0));
  FDCE alpha_reg_1_reg_c_1864_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1863_c_n_0),
        .Q(alpha_reg_1_reg_c_1864_c_n_0));
  FDCE alpha_reg_1_reg_c_1865_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1864_c_n_0),
        .Q(alpha_reg_1_reg_c_1865_c_n_0));
  FDCE alpha_reg_1_reg_c_1866_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1865_c_n_0),
        .Q(alpha_reg_1_reg_c_1866_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c " *) 
  SRLC32E alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1834_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1834_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1));
  FDCE alpha_reg_1_reg_c_1867_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1866_c_n_0),
        .Q(alpha_reg_1_reg_c_1867_c_n_0));
  FDCE alpha_reg_1_reg_c_1868_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1867_c_n_0),
        .Q(alpha_reg_1_reg_c_1868_c_n_0));
  FDCE alpha_reg_1_reg_c_1869_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1868_c_n_0),
        .Q(alpha_reg_1_reg_c_1869_c_n_0));
  FDCE alpha_reg_1_reg_c_1870_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1869_c_n_0),
        .Q(alpha_reg_1_reg_c_1870_c_n_0));
  FDCE alpha_reg_1_reg_c_1871_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1870_c_n_0),
        .Q(alpha_reg_1_reg_c_1871_c_n_0));
  FDCE alpha_reg_1_reg_c_1872_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1871_c_n_0),
        .Q(alpha_reg_1_reg_c_1872_c_n_0));
  FDCE alpha_reg_1_reg_c_1873_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1872_c_n_0),
        .Q(alpha_reg_1_reg_c_1873_c_n_0));
  FDCE alpha_reg_1_reg_c_1874_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1873_c_n_0),
        .Q(alpha_reg_1_reg_c_1874_c_n_0));
  FDCE alpha_reg_1_reg_c_1875_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1874_c_n_0),
        .Q(alpha_reg_1_reg_c_1875_c_n_0));
  FDCE alpha_reg_1_reg_c_1876_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1875_c_n_0),
        .Q(alpha_reg_1_reg_c_1876_c_n_0));
  FDCE alpha_reg_1_reg_c_1877_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1876_c_n_0),
        .Q(alpha_reg_1_reg_c_1877_c_n_0));
  FDCE alpha_reg_1_reg_c_1878_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1877_c_n_0),
        .Q(alpha_reg_1_reg_c_1878_c_n_0));
  FDCE alpha_reg_1_reg_c_1879_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1878_c_n_0),
        .Q(alpha_reg_1_reg_c_1879_c_n_0));
  FDCE alpha_reg_1_reg_c_1880_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1879_c_n_0),
        .Q(alpha_reg_1_reg_c_1880_c_n_0));
  FDCE alpha_reg_1_reg_c_1881_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1880_c_n_0),
        .Q(alpha_reg_1_reg_c_1881_c_n_0));
  FDCE alpha_reg_1_reg_c_1882_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1881_c_n_0),
        .Q(alpha_reg_1_reg_c_1882_c_n_0));
  FDCE alpha_reg_1_reg_c_1883_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1882_c_n_0),
        .Q(alpha_reg_1_reg_c_1883_c_n_0));
  FDCE alpha_reg_1_reg_c_1884_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1883_c_n_0),
        .Q(alpha_reg_1_reg_c_1884_c_n_0));
  FDCE alpha_reg_1_reg_c_1885_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1884_c_n_0),
        .Q(alpha_reg_1_reg_c_1885_c_n_0));
  FDCE alpha_reg_1_reg_c_1886_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1885_c_n_0),
        .Q(alpha_reg_1_reg_c_1886_c_n_0));
  FDCE alpha_reg_1_reg_c_1887_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1886_c_n_0),
        .Q(alpha_reg_1_reg_c_1887_c_n_0));
  FDCE alpha_reg_1_reg_c_1888_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1887_c_n_0),
        .Q(alpha_reg_1_reg_c_1888_c_n_0));
  FDCE alpha_reg_1_reg_c_1889_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1888_c_n_0),
        .Q(alpha_reg_1_reg_c_1889_c_n_0));
  FDCE alpha_reg_1_reg_c_1890_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1889_c_n_0),
        .Q(alpha_reg_1_reg_c_1890_c_n_0));
  FDCE alpha_reg_1_reg_c_1891_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1890_c_n_0),
        .Q(alpha_reg_1_reg_c_1891_c_n_0));
  FDCE alpha_reg_1_reg_c_1892_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1891_c_n_0),
        .Q(alpha_reg_1_reg_c_1892_c_n_0));
  FDCE alpha_reg_1_reg_c_1893_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1892_c_n_0),
        .Q(alpha_reg_1_reg_c_1893_c_n_0));
  FDCE alpha_reg_1_reg_c_1894_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1893_c_n_0),
        .Q(alpha_reg_1_reg_c_1894_c_n_0));
  FDCE alpha_reg_1_reg_c_1895_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1894_c_n_0),
        .Q(alpha_reg_1_reg_c_1895_c_n_0));
  FDCE alpha_reg_1_reg_c_1896_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1895_c_n_0),
        .Q(alpha_reg_1_reg_c_1896_c_n_0));
  FDCE alpha_reg_1_reg_c_1897_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1896_c_n_0),
        .Q(alpha_reg_1_reg_c_1897_c_n_0));
  FDCE alpha_reg_1_reg_c_1898_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1897_c_n_0),
        .Q(alpha_reg_1_reg_c_1898_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c " *) 
  SRLC32E alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1866_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1866_c_n_1),
        .Q(alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_1899_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1898_c_n_0),
        .Q(alpha_reg_1_reg_c_1899_c_n_0));
  FDCE alpha_reg_1_reg_c_1900_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1899_c_n_0),
        .Q(alpha_reg_1_reg_c_1900_c_n_0));
  FDCE alpha_reg_1_reg_c_1901_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1900_c_n_0),
        .Q(alpha_reg_1_reg_c_1901_c_n_0));
  FDCE alpha_reg_1_reg_c_1902_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1901_c_n_0),
        .Q(alpha_reg_1_reg_c_1902_c_n_0));
  FDCE alpha_reg_1_reg_c_1903_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1902_c_n_0),
        .Q(alpha_reg_1_reg_c_1903_c_n_0));
  FDCE alpha_reg_1_reg_c_1904_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1903_c_n_0),
        .Q(alpha_reg_1_reg_c_1904_c_n_0));
  FDCE alpha_reg_1_reg_c_1905_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1904_c_n_0),
        .Q(alpha_reg_1_reg_c_1905_c_n_0));
  FDCE alpha_reg_1_reg_c_1906_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1905_c_n_0),
        .Q(alpha_reg_1_reg_c_1906_c_n_0));
  FDCE alpha_reg_1_reg_c_1907_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1906_c_n_0),
        .Q(alpha_reg_1_reg_c_1907_c_n_0));
  FDCE alpha_reg_1_reg_c_1908_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1907_c_n_0),
        .Q(alpha_reg_1_reg_c_1908_c_n_0));
  FDCE alpha_reg_1_reg_c_1909_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1908_c_n_0),
        .Q(alpha_reg_1_reg_c_1909_c_n_0));
  FDCE alpha_reg_1_reg_c_1910_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1909_c_n_0),
        .Q(alpha_reg_1_reg_c_1910_c_n_0));
  FDCE alpha_reg_1_reg_c_1911_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1910_c_n_0),
        .Q(alpha_reg_1_reg_c_1911_c_n_0));
  FDCE alpha_reg_1_reg_c_1912_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1911_c_n_0),
        .Q(alpha_reg_1_reg_c_1912_c_n_0));
  FDCE alpha_reg_1_reg_c_1913_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1912_c_n_0),
        .Q(alpha_reg_1_reg_c_1913_c_n_0));
  FDCE alpha_reg_1_reg_c_1914_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1913_c_n_0),
        .Q(alpha_reg_1_reg_c_1914_c_n_0));
  FDCE alpha_reg_1_reg_c_1915_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1914_c_n_0),
        .Q(alpha_reg_1_reg_c_1915_c_n_0));
  FDCE alpha_reg_1_reg_c_1916_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1915_c_n_0),
        .Q(alpha_reg_1_reg_c_1916_c_n_0));
  FDCE alpha_reg_1_reg_c_1917_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1916_c_n_0),
        .Q(alpha_reg_1_reg_c_1917_c_n_0));
  FDCE alpha_reg_1_reg_c_1918_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1917_c_n_0),
        .Q(alpha_reg_1_reg_c_1918_c_n_0));
  FDCE alpha_reg_1_reg_c_1919_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1918_c_n_0),
        .Q(alpha_reg_1_reg_c_1919_c_n_0));
  FDCE alpha_reg_1_reg_c_1920_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1919_c_n_0),
        .Q(alpha_reg_1_reg_c_1920_c_n_0));
  FDCE alpha_reg_1_reg_c_1921_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1920_c_n_0),
        .Q(alpha_reg_1_reg_c_1921_c_n_0));
  FDCE alpha_reg_1_reg_c_1922_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1921_c_n_0),
        .Q(alpha_reg_1_reg_c_1922_c_n_0));
  FDCE alpha_reg_1_reg_c_1923_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1922_c_n_0),
        .Q(alpha_reg_1_reg_c_1923_c_n_0));
  FDCE alpha_reg_1_reg_c_1924_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1923_c_n_0),
        .Q(alpha_reg_1_reg_c_1924_c_n_0));
  FDCE alpha_reg_1_reg_c_1925_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1924_c_n_0),
        .Q(alpha_reg_1_reg_c_1925_c_n_0));
  FDCE alpha_reg_1_reg_c_1926_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1925_c_n_0),
        .Q(alpha_reg_1_reg_c_1926_c_n_0));
  FDCE alpha_reg_1_reg_c_1927_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1926_c_n_0),
        .Q(alpha_reg_1_reg_c_1927_c_n_0));
  FDCE alpha_reg_1_reg_c_1928_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1927_c_n_0),
        .Q(alpha_reg_1_reg_c_1928_c_n_0));
  FDCE alpha_reg_1_reg_c_1929_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1928_c_n_0),
        .Q(alpha_reg_1_reg_c_1929_c_n_0));
  FDCE alpha_reg_1_reg_c_1930_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1929_c_n_0),
        .Q(alpha_reg_1_reg_c_1930_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c " *) 
  SRLC32E alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1898_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1898_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c_n_1));
  FDCE alpha_reg_1_reg_c_1931_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1930_c_n_0),
        .Q(alpha_reg_1_reg_c_1931_c_n_0));
  FDCE alpha_reg_1_reg_c_1932_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1931_c_n_0),
        .Q(alpha_reg_1_reg_c_1932_c_n_0));
  FDCE alpha_reg_1_reg_c_1933_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1932_c_n_0),
        .Q(alpha_reg_1_reg_c_1933_c_n_0));
  FDCE alpha_reg_1_reg_c_1934_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1933_c_n_0),
        .Q(alpha_reg_1_reg_c_1934_c_n_0));
  FDCE alpha_reg_1_reg_c_1935_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1934_c_n_0),
        .Q(alpha_reg_1_reg_c_1935_c_n_0));
  FDCE alpha_reg_1_reg_c_1936_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1935_c_n_0),
        .Q(alpha_reg_1_reg_c_1936_c_n_0));
  FDCE alpha_reg_1_reg_c_1937_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1936_c_n_0),
        .Q(alpha_reg_1_reg_c_1937_c_n_0));
  FDCE alpha_reg_1_reg_c_1938_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1937_c_n_0),
        .Q(alpha_reg_1_reg_c_1938_c_n_0));
  FDCE alpha_reg_1_reg_c_1939_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1938_c_n_0),
        .Q(alpha_reg_1_reg_c_1939_c_n_0));
  FDCE alpha_reg_1_reg_c_1940_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1939_c_n_0),
        .Q(alpha_reg_1_reg_c_1940_c_n_0));
  FDCE alpha_reg_1_reg_c_1941_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1940_c_n_0),
        .Q(alpha_reg_1_reg_c_1941_c_n_0));
  FDCE alpha_reg_1_reg_c_1942_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1941_c_n_0),
        .Q(alpha_reg_1_reg_c_1942_c_n_0));
  FDCE alpha_reg_1_reg_c_1943_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1942_c_n_0),
        .Q(alpha_reg_1_reg_c_1943_c_n_0));
  FDCE alpha_reg_1_reg_c_1944_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1943_c_n_0),
        .Q(alpha_reg_1_reg_c_1944_c_n_0));
  FDCE alpha_reg_1_reg_c_1945_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1944_c_n_0),
        .Q(alpha_reg_1_reg_c_1945_c_n_0));
  FDCE alpha_reg_1_reg_c_1946_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1945_c_n_0),
        .Q(alpha_reg_1_reg_c_1946_c_n_0));
  FDCE alpha_reg_1_reg_c_1947_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1946_c_n_0),
        .Q(alpha_reg_1_reg_c_1947_c_n_0));
  FDCE alpha_reg_1_reg_c_1948_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1947_c_n_0),
        .Q(alpha_reg_1_reg_c_1948_c_n_0));
  FDCE alpha_reg_1_reg_c_1949_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1948_c_n_0),
        .Q(alpha_reg_1_reg_c_1949_c_n_0));
  FDCE alpha_reg_1_reg_c_1950_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1949_c_n_0),
        .Q(alpha_reg_1_reg_c_1950_c_n_0));
  FDCE alpha_reg_1_reg_c_1951_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1950_c_n_0),
        .Q(alpha_reg_1_reg_c_1951_c_n_0));
  FDCE alpha_reg_1_reg_c_1952_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1951_c_n_0),
        .Q(alpha_reg_1_reg_c_1952_c_n_0));
  FDCE alpha_reg_1_reg_c_1953_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1952_c_n_0),
        .Q(alpha_reg_1_reg_c_1953_c_n_0));
  FDCE alpha_reg_1_reg_c_1954_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1953_c_n_0),
        .Q(alpha_reg_1_reg_c_1954_c_n_0));
  FDCE alpha_reg_1_reg_c_1955_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1954_c_n_0),
        .Q(alpha_reg_1_reg_c_1955_c_n_0));
  FDCE alpha_reg_1_reg_c_1956_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1955_c_n_0),
        .Q(alpha_reg_1_reg_c_1956_c_n_0));
  FDCE alpha_reg_1_reg_c_1957_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1956_c_n_0),
        .Q(alpha_reg_1_reg_c_1957_c_n_0));
  FDCE alpha_reg_1_reg_c_1958_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1957_c_n_0),
        .Q(alpha_reg_1_reg_c_1958_c_n_0));
  FDCE alpha_reg_1_reg_c_1959_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1958_c_n_0),
        .Q(alpha_reg_1_reg_c_1959_c_n_0));
  FDCE alpha_reg_1_reg_c_1960_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1959_c_n_0),
        .Q(alpha_reg_1_reg_c_1960_c_n_0));
  FDCE alpha_reg_1_reg_c_1961_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1960_c_n_0),
        .Q(alpha_reg_1_reg_c_1961_c_n_0));
  FDCE alpha_reg_1_reg_c_1962_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1961_c_n_0),
        .Q(alpha_reg_1_reg_c_1962_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c " *) 
  SRLC32E alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1930_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1930_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c_n_1));
  FDCE alpha_reg_1_reg_c_1963_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1962_c_n_0),
        .Q(alpha_reg_1_reg_c_1963_c_n_0));
  FDCE alpha_reg_1_reg_c_1964_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1963_c_n_0),
        .Q(alpha_reg_1_reg_c_1964_c_n_0));
  FDCE alpha_reg_1_reg_c_1965_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1964_c_n_0),
        .Q(alpha_reg_1_reg_c_1965_c_n_0));
  FDCE alpha_reg_1_reg_c_1966_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1965_c_n_0),
        .Q(alpha_reg_1_reg_c_1966_c_n_0));
  FDCE alpha_reg_1_reg_c_1967_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1966_c_n_0),
        .Q(alpha_reg_1_reg_c_1967_c_n_0));
  FDCE alpha_reg_1_reg_c_1968_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1967_c_n_0),
        .Q(alpha_reg_1_reg_c_1968_c_n_0));
  FDCE alpha_reg_1_reg_c_1969_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1968_c_n_0),
        .Q(alpha_reg_1_reg_c_1969_c_n_0));
  FDCE alpha_reg_1_reg_c_1970_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1969_c_n_0),
        .Q(alpha_reg_1_reg_c_1970_c_n_0));
  FDCE alpha_reg_1_reg_c_1971_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1970_c_n_0),
        .Q(alpha_reg_1_reg_c_1971_c_n_0));
  FDCE alpha_reg_1_reg_c_1972_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1971_c_n_0),
        .Q(alpha_reg_1_reg_c_1972_c_n_0));
  FDCE alpha_reg_1_reg_c_1973_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1972_c_n_0),
        .Q(alpha_reg_1_reg_c_1973_c_n_0));
  FDCE alpha_reg_1_reg_c_1974_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1973_c_n_0),
        .Q(alpha_reg_1_reg_c_1974_c_n_0));
  FDCE alpha_reg_1_reg_c_1975_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1974_c_n_0),
        .Q(alpha_reg_1_reg_c_1975_c_n_0));
  FDCE alpha_reg_1_reg_c_1976_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1975_c_n_0),
        .Q(alpha_reg_1_reg_c_1976_c_n_0));
  FDCE alpha_reg_1_reg_c_1977_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1976_c_n_0),
        .Q(alpha_reg_1_reg_c_1977_c_n_0));
  FDCE alpha_reg_1_reg_c_1978_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1977_c_n_0),
        .Q(alpha_reg_1_reg_c_1978_c_n_0));
  FDCE alpha_reg_1_reg_c_1979_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1978_c_n_0),
        .Q(alpha_reg_1_reg_c_1979_c_n_0));
  FDCE alpha_reg_1_reg_c_1980_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1979_c_n_0),
        .Q(alpha_reg_1_reg_c_1980_c_n_0));
  FDCE alpha_reg_1_reg_c_1981_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1980_c_n_0),
        .Q(alpha_reg_1_reg_c_1981_c_n_0));
  FDCE alpha_reg_1_reg_c_1982_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1981_c_n_0),
        .Q(alpha_reg_1_reg_c_1982_c_n_0));
  FDCE alpha_reg_1_reg_c_1983_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1982_c_n_0),
        .Q(alpha_reg_1_reg_c_1983_c_n_0));
  FDCE alpha_reg_1_reg_c_1984_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1983_c_n_0),
        .Q(alpha_reg_1_reg_c_1984_c_n_0));
  FDCE alpha_reg_1_reg_c_1985_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1984_c_n_0),
        .Q(alpha_reg_1_reg_c_1985_c_n_0));
  FDCE alpha_reg_1_reg_c_1986_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1985_c_n_0),
        .Q(alpha_reg_1_reg_c_1986_c_n_0));
  FDCE alpha_reg_1_reg_c_1987_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1986_c_n_0),
        .Q(alpha_reg_1_reg_c_1987_c_n_0));
  FDCE alpha_reg_1_reg_c_1988_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1987_c_n_0),
        .Q(alpha_reg_1_reg_c_1988_c_n_0));
  FDCE alpha_reg_1_reg_c_1989_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1988_c_n_0),
        .Q(alpha_reg_1_reg_c_1989_c_n_0));
  FDCE alpha_reg_1_reg_c_1990_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1989_c_n_0),
        .Q(alpha_reg_1_reg_c_1990_c_n_0));
  FDCE alpha_reg_1_reg_c_1991_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1990_c_n_0),
        .Q(alpha_reg_1_reg_c_1991_c_n_0));
  FDCE alpha_reg_1_reg_c_1992_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1991_c_n_0),
        .Q(alpha_reg_1_reg_c_1992_c_n_0));
  FDCE alpha_reg_1_reg_c_1993_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1992_c_n_0),
        .Q(alpha_reg_1_reg_c_1993_c_n_0));
  FDCE alpha_reg_1_reg_c_1994_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1993_c_n_0),
        .Q(alpha_reg_1_reg_c_1994_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c " *) 
  SRLC32E alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1962_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1962_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c_n_1));
  FDCE alpha_reg_1_reg_c_1995_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1994_c_n_0),
        .Q(alpha_reg_1_reg_c_1995_c_n_0));
  FDCE alpha_reg_1_reg_c_1996_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1995_c_n_0),
        .Q(alpha_reg_1_reg_c_1996_c_n_0));
  FDCE alpha_reg_1_reg_c_1997_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1996_c_n_0),
        .Q(alpha_reg_1_reg_c_1997_c_n_0));
  FDCE alpha_reg_1_reg_c_1998_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1997_c_n_0),
        .Q(alpha_reg_1_reg_c_1998_c_n_0));
  FDCE alpha_reg_1_reg_c_1999_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1998_c_n_0),
        .Q(alpha_reg_1_reg_c_1999_c_n_0));
  FDCE alpha_reg_1_reg_c_2000_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_1999_c_n_0),
        .Q(alpha_reg_1_reg_c_2000_c_n_0));
  FDCE alpha_reg_1_reg_c_2001_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2000_c_n_0),
        .Q(alpha_reg_1_reg_c_2001_c_n_0));
  FDCE alpha_reg_1_reg_c_2002_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2001_c_n_0),
        .Q(alpha_reg_1_reg_c_2002_c_n_0));
  FDCE alpha_reg_1_reg_c_2003_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2002_c_n_0),
        .Q(alpha_reg_1_reg_c_2003_c_n_0));
  FDCE alpha_reg_1_reg_c_2004_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2003_c_n_0),
        .Q(alpha_reg_1_reg_c_2004_c_n_0));
  FDCE alpha_reg_1_reg_c_2005_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2004_c_n_0),
        .Q(alpha_reg_1_reg_c_2005_c_n_0));
  FDCE alpha_reg_1_reg_c_2006_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2005_c_n_0),
        .Q(alpha_reg_1_reg_c_2006_c_n_0));
  FDCE alpha_reg_1_reg_c_2007_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2006_c_n_0),
        .Q(alpha_reg_1_reg_c_2007_c_n_0));
  FDCE alpha_reg_1_reg_c_2008_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2007_c_n_0),
        .Q(alpha_reg_1_reg_c_2008_c_n_0));
  FDCE alpha_reg_1_reg_c_2009_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2008_c_n_0),
        .Q(alpha_reg_1_reg_c_2009_c_n_0));
  FDCE alpha_reg_1_reg_c_2010_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2009_c_n_0),
        .Q(alpha_reg_1_reg_c_2010_c_n_0));
  FDCE alpha_reg_1_reg_c_2011_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2010_c_n_0),
        .Q(alpha_reg_1_reg_c_2011_c_n_0));
  FDCE alpha_reg_1_reg_c_2012_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2011_c_n_0),
        .Q(alpha_reg_1_reg_c_2012_c_n_0));
  FDCE alpha_reg_1_reg_c_2013_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2012_c_n_0),
        .Q(alpha_reg_1_reg_c_2013_c_n_0));
  FDCE alpha_reg_1_reg_c_2014_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2013_c_n_0),
        .Q(alpha_reg_1_reg_c_2014_c_n_0));
  FDCE alpha_reg_1_reg_c_2015_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2014_c_n_0),
        .Q(alpha_reg_1_reg_c_2015_c_n_0));
  FDCE alpha_reg_1_reg_c_2016_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2015_c_n_0),
        .Q(alpha_reg_1_reg_c_2016_c_n_0));
  FDCE alpha_reg_1_reg_c_2017_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2016_c_n_0),
        .Q(alpha_reg_1_reg_c_2017_c_n_0));
  FDCE alpha_reg_1_reg_c_2018_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2017_c_n_0),
        .Q(alpha_reg_1_reg_c_2018_c_n_0));
  FDCE alpha_reg_1_reg_c_2019_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2018_c_n_0),
        .Q(alpha_reg_1_reg_c_2019_c_n_0));
  FDCE alpha_reg_1_reg_c_2020_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2019_c_n_0),
        .Q(alpha_reg_1_reg_c_2020_c_n_0));
  FDCE alpha_reg_1_reg_c_2021_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2020_c_n_0),
        .Q(alpha_reg_1_reg_c_2021_c_n_0));
  FDCE alpha_reg_1_reg_c_2022_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2021_c_n_0),
        .Q(alpha_reg_1_reg_c_2022_c_n_0));
  FDCE alpha_reg_1_reg_c_2023_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2022_c_n_0),
        .Q(alpha_reg_1_reg_c_2023_c_n_0));
  FDCE alpha_reg_1_reg_c_2024_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2023_c_n_0),
        .Q(alpha_reg_1_reg_c_2024_c_n_0));
  FDCE alpha_reg_1_reg_c_2025_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2024_c_n_0),
        .Q(alpha_reg_1_reg_c_2025_c_n_0));
  FDCE alpha_reg_1_reg_c_2026_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2025_c_n_0),
        .Q(alpha_reg_1_reg_c_2026_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c " *) 
  SRLC32E alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_1994_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1994_c_n_1),
        .Q(alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2027_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2026_c_n_0),
        .Q(alpha_reg_1_reg_c_2027_c_n_0));
  FDCE alpha_reg_1_reg_c_2028_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2027_c_n_0),
        .Q(alpha_reg_1_reg_c_2028_c_n_0));
  FDCE alpha_reg_1_reg_c_2029_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2028_c_n_0),
        .Q(alpha_reg_1_reg_c_2029_c_n_0));
  FDCE alpha_reg_1_reg_c_2030_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2029_c_n_0),
        .Q(alpha_reg_1_reg_c_2030_c_n_0));
  FDCE alpha_reg_1_reg_c_2031_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2030_c_n_0),
        .Q(alpha_reg_1_reg_c_2031_c_n_0));
  FDCE alpha_reg_1_reg_c_2032_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2031_c_n_0),
        .Q(alpha_reg_1_reg_c_2032_c_n_0));
  FDCE alpha_reg_1_reg_c_2033_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2032_c_n_0),
        .Q(alpha_reg_1_reg_c_2033_c_n_0));
  FDCE alpha_reg_1_reg_c_2034_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2033_c_n_0),
        .Q(alpha_reg_1_reg_c_2034_c_n_0));
  FDCE alpha_reg_1_reg_c_2035_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2034_c_n_0),
        .Q(alpha_reg_1_reg_c_2035_c_n_0));
  FDCE alpha_reg_1_reg_c_2036_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2035_c_n_0),
        .Q(alpha_reg_1_reg_c_2036_c_n_0));
  FDCE alpha_reg_1_reg_c_2037_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2036_c_n_0),
        .Q(alpha_reg_1_reg_c_2037_c_n_0));
  FDCE alpha_reg_1_reg_c_2038_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2037_c_n_0),
        .Q(alpha_reg_1_reg_c_2038_c_n_0));
  FDCE alpha_reg_1_reg_c_2039_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2038_c_n_0),
        .Q(alpha_reg_1_reg_c_2039_c_n_0));
  FDCE alpha_reg_1_reg_c_2040_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2039_c_n_0),
        .Q(alpha_reg_1_reg_c_2040_c_n_0));
  FDCE alpha_reg_1_reg_c_2041_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2040_c_n_0),
        .Q(alpha_reg_1_reg_c_2041_c_n_0));
  FDCE alpha_reg_1_reg_c_2042_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2041_c_n_0),
        .Q(alpha_reg_1_reg_c_2042_c_n_0));
  FDCE alpha_reg_1_reg_c_2043_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2042_c_n_0),
        .Q(alpha_reg_1_reg_c_2043_c_n_0));
  FDCE alpha_reg_1_reg_c_2044_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2043_c_n_0),
        .Q(alpha_reg_1_reg_c_2044_c_n_0));
  FDCE alpha_reg_1_reg_c_2045_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2044_c_n_0),
        .Q(alpha_reg_1_reg_c_2045_c_n_0));
  FDCE alpha_reg_1_reg_c_2046_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2045_c_n_0),
        .Q(alpha_reg_1_reg_c_2046_c_n_0));
  FDCE alpha_reg_1_reg_c_2047_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2046_c_n_0),
        .Q(alpha_reg_1_reg_c_2047_c_n_0));
  FDCE alpha_reg_1_reg_c_2048_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2047_c_n_0),
        .Q(alpha_reg_1_reg_c_2048_c_n_0));
  FDCE alpha_reg_1_reg_c_2049_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2048_c_n_0),
        .Q(alpha_reg_1_reg_c_2049_c_n_0));
  FDCE alpha_reg_1_reg_c_2050_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2049_c_n_0),
        .Q(alpha_reg_1_reg_c_2050_c_n_0));
  FDCE alpha_reg_1_reg_c_2051_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2050_c_n_0),
        .Q(alpha_reg_1_reg_c_2051_c_n_0));
  FDCE alpha_reg_1_reg_c_2052_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2051_c_n_0),
        .Q(alpha_reg_1_reg_c_2052_c_n_0));
  FDCE alpha_reg_1_reg_c_2053_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2052_c_n_0),
        .Q(alpha_reg_1_reg_c_2053_c_n_0));
  FDCE alpha_reg_1_reg_c_2054_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2053_c_n_0),
        .Q(alpha_reg_1_reg_c_2054_c_n_0));
  FDCE alpha_reg_1_reg_c_2055_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2054_c_n_0),
        .Q(alpha_reg_1_reg_c_2055_c_n_0));
  FDCE alpha_reg_1_reg_c_2056_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2055_c_n_0),
        .Q(alpha_reg_1_reg_c_2056_c_n_0));
  FDCE alpha_reg_1_reg_c_2057_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2056_c_n_0),
        .Q(alpha_reg_1_reg_c_2057_c_n_0));
  FDCE alpha_reg_1_reg_c_2058_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2057_c_n_0),
        .Q(alpha_reg_1_reg_c_2058_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c " *) 
  SRLC32E alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2026_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2026_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c_n_1));
  FDCE alpha_reg_1_reg_c_2059_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2058_c_n_0),
        .Q(alpha_reg_1_reg_c_2059_c_n_0));
  FDCE alpha_reg_1_reg_c_2060_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2059_c_n_0),
        .Q(alpha_reg_1_reg_c_2060_c_n_0));
  FDCE alpha_reg_1_reg_c_2061_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2060_c_n_0),
        .Q(alpha_reg_1_reg_c_2061_c_n_0));
  FDCE alpha_reg_1_reg_c_2062_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2061_c_n_0),
        .Q(alpha_reg_1_reg_c_2062_c_n_0));
  FDCE alpha_reg_1_reg_c_2063_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2062_c_n_0),
        .Q(alpha_reg_1_reg_c_2063_c_n_0));
  FDCE alpha_reg_1_reg_c_2064_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2063_c_n_0),
        .Q(alpha_reg_1_reg_c_2064_c_n_0));
  FDCE alpha_reg_1_reg_c_2065_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2064_c_n_0),
        .Q(alpha_reg_1_reg_c_2065_c_n_0));
  FDCE alpha_reg_1_reg_c_2066_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2065_c_n_0),
        .Q(alpha_reg_1_reg_c_2066_c_n_0));
  FDCE alpha_reg_1_reg_c_2067_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2066_c_n_0),
        .Q(alpha_reg_1_reg_c_2067_c_n_0));
  FDCE alpha_reg_1_reg_c_2068_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2067_c_n_0),
        .Q(alpha_reg_1_reg_c_2068_c_n_0));
  FDCE alpha_reg_1_reg_c_2069_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2068_c_n_0),
        .Q(alpha_reg_1_reg_c_2069_c_n_0));
  FDCE alpha_reg_1_reg_c_2070_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2069_c_n_0),
        .Q(alpha_reg_1_reg_c_2070_c_n_0));
  FDCE alpha_reg_1_reg_c_2071_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2070_c_n_0),
        .Q(alpha_reg_1_reg_c_2071_c_n_0));
  FDCE alpha_reg_1_reg_c_2072_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2071_c_n_0),
        .Q(alpha_reg_1_reg_c_2072_c_n_0));
  FDCE alpha_reg_1_reg_c_2073_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2072_c_n_0),
        .Q(alpha_reg_1_reg_c_2073_c_n_0));
  FDCE alpha_reg_1_reg_c_2074_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2073_c_n_0),
        .Q(alpha_reg_1_reg_c_2074_c_n_0));
  FDCE alpha_reg_1_reg_c_2075_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2074_c_n_0),
        .Q(alpha_reg_1_reg_c_2075_c_n_0));
  FDCE alpha_reg_1_reg_c_2076_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2075_c_n_0),
        .Q(alpha_reg_1_reg_c_2076_c_n_0));
  FDCE alpha_reg_1_reg_c_2077_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2076_c_n_0),
        .Q(alpha_reg_1_reg_c_2077_c_n_0));
  FDCE alpha_reg_1_reg_c_2078_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2077_c_n_0),
        .Q(alpha_reg_1_reg_c_2078_c_n_0));
  FDCE alpha_reg_1_reg_c_2079_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2078_c_n_0),
        .Q(alpha_reg_1_reg_c_2079_c_n_0));
  FDCE alpha_reg_1_reg_c_2080_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2079_c_n_0),
        .Q(alpha_reg_1_reg_c_2080_c_n_0));
  FDCE alpha_reg_1_reg_c_2081_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2080_c_n_0),
        .Q(alpha_reg_1_reg_c_2081_c_n_0));
  FDCE alpha_reg_1_reg_c_2082_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2081_c_n_0),
        .Q(alpha_reg_1_reg_c_2082_c_n_0));
  FDCE alpha_reg_1_reg_c_2083_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2082_c_n_0),
        .Q(alpha_reg_1_reg_c_2083_c_n_0));
  FDCE alpha_reg_1_reg_c_2084_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2083_c_n_0),
        .Q(alpha_reg_1_reg_c_2084_c_n_0));
  FDCE alpha_reg_1_reg_c_2085_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2084_c_n_0),
        .Q(alpha_reg_1_reg_c_2085_c_n_0));
  FDCE alpha_reg_1_reg_c_2086_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2085_c_n_0),
        .Q(alpha_reg_1_reg_c_2086_c_n_0));
  FDCE alpha_reg_1_reg_c_2087_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2086_c_n_0),
        .Q(alpha_reg_1_reg_c_2087_c_n_0));
  FDCE alpha_reg_1_reg_c_2088_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2087_c_n_0),
        .Q(alpha_reg_1_reg_c_2088_c_n_0));
  FDCE alpha_reg_1_reg_c_2089_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2088_c_n_0),
        .Q(alpha_reg_1_reg_c_2089_c_n_0));
  FDCE alpha_reg_1_reg_c_2090_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2089_c_n_0),
        .Q(alpha_reg_1_reg_c_2090_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c " *) 
  SRLC32E alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2058_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2058_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c_n_1));
  FDCE alpha_reg_1_reg_c_2091_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2090_c_n_0),
        .Q(alpha_reg_1_reg_c_2091_c_n_0));
  FDCE alpha_reg_1_reg_c_2092_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2091_c_n_0),
        .Q(alpha_reg_1_reg_c_2092_c_n_0));
  FDCE alpha_reg_1_reg_c_2093_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2092_c_n_0),
        .Q(alpha_reg_1_reg_c_2093_c_n_0));
  FDCE alpha_reg_1_reg_c_2094_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2093_c_n_0),
        .Q(alpha_reg_1_reg_c_2094_c_n_0));
  FDCE alpha_reg_1_reg_c_2095_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2094_c_n_0),
        .Q(alpha_reg_1_reg_c_2095_c_n_0));
  FDCE alpha_reg_1_reg_c_2096_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2095_c_n_0),
        .Q(alpha_reg_1_reg_c_2096_c_n_0));
  FDCE alpha_reg_1_reg_c_2097_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2096_c_n_0),
        .Q(alpha_reg_1_reg_c_2097_c_n_0));
  FDCE alpha_reg_1_reg_c_2098_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2097_c_n_0),
        .Q(alpha_reg_1_reg_c_2098_c_n_0));
  FDCE alpha_reg_1_reg_c_2099_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2098_c_n_0),
        .Q(alpha_reg_1_reg_c_2099_c_n_0));
  FDCE alpha_reg_1_reg_c_2100_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2099_c_n_0),
        .Q(alpha_reg_1_reg_c_2100_c_n_0));
  FDCE alpha_reg_1_reg_c_2101_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2100_c_n_0),
        .Q(alpha_reg_1_reg_c_2101_c_n_0));
  FDCE alpha_reg_1_reg_c_2102_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2101_c_n_0),
        .Q(alpha_reg_1_reg_c_2102_c_n_0));
  FDCE alpha_reg_1_reg_c_2103_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2102_c_n_0),
        .Q(alpha_reg_1_reg_c_2103_c_n_0));
  FDCE alpha_reg_1_reg_c_2104_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2103_c_n_0),
        .Q(alpha_reg_1_reg_c_2104_c_n_0));
  FDCE alpha_reg_1_reg_c_2105_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2104_c_n_0),
        .Q(alpha_reg_1_reg_c_2105_c_n_0));
  FDCE alpha_reg_1_reg_c_2106_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2105_c_n_0),
        .Q(alpha_reg_1_reg_c_2106_c_n_0));
  FDCE alpha_reg_1_reg_c_2107_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2106_c_n_0),
        .Q(alpha_reg_1_reg_c_2107_c_n_0));
  FDCE alpha_reg_1_reg_c_2108_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2107_c_n_0),
        .Q(alpha_reg_1_reg_c_2108_c_n_0));
  FDCE alpha_reg_1_reg_c_2109_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2108_c_n_0),
        .Q(alpha_reg_1_reg_c_2109_c_n_0));
  FDCE alpha_reg_1_reg_c_2110_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2109_c_n_0),
        .Q(alpha_reg_1_reg_c_2110_c_n_0));
  FDCE alpha_reg_1_reg_c_2111_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2110_c_n_0),
        .Q(alpha_reg_1_reg_c_2111_c_n_0));
  FDCE alpha_reg_1_reg_c_2112_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2111_c_n_0),
        .Q(alpha_reg_1_reg_c_2112_c_n_0));
  FDCE alpha_reg_1_reg_c_2113_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2112_c_n_0),
        .Q(alpha_reg_1_reg_c_2113_c_n_0));
  FDCE alpha_reg_1_reg_c_2114_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2113_c_n_0),
        .Q(alpha_reg_1_reg_c_2114_c_n_0));
  FDCE alpha_reg_1_reg_c_2115_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2114_c_n_0),
        .Q(alpha_reg_1_reg_c_2115_c_n_0));
  FDCE alpha_reg_1_reg_c_2116_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2115_c_n_0),
        .Q(alpha_reg_1_reg_c_2116_c_n_0));
  FDCE alpha_reg_1_reg_c_2117_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2116_c_n_0),
        .Q(alpha_reg_1_reg_c_2117_c_n_0));
  FDCE alpha_reg_1_reg_c_2118_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2117_c_n_0),
        .Q(alpha_reg_1_reg_c_2118_c_n_0));
  FDCE alpha_reg_1_reg_c_2119_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2118_c_n_0),
        .Q(alpha_reg_1_reg_c_2119_c_n_0));
  FDCE alpha_reg_1_reg_c_2120_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2119_c_n_0),
        .Q(alpha_reg_1_reg_c_2120_c_n_0));
  FDCE alpha_reg_1_reg_c_2121_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2120_c_n_0),
        .Q(alpha_reg_1_reg_c_2121_c_n_0));
  FDCE alpha_reg_1_reg_c_2122_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2121_c_n_0),
        .Q(alpha_reg_1_reg_c_2122_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c " *) 
  SRLC32E alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2090_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2090_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c_n_1));
  FDCE alpha_reg_1_reg_c_2123_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2122_c_n_0),
        .Q(alpha_reg_1_reg_c_2123_c_n_0));
  FDCE alpha_reg_1_reg_c_2124_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2123_c_n_0),
        .Q(alpha_reg_1_reg_c_2124_c_n_0));
  FDCE alpha_reg_1_reg_c_2125_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2124_c_n_0),
        .Q(alpha_reg_1_reg_c_2125_c_n_0));
  FDCE alpha_reg_1_reg_c_2126_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2125_c_n_0),
        .Q(alpha_reg_1_reg_c_2126_c_n_0));
  FDCE alpha_reg_1_reg_c_2127_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2126_c_n_0),
        .Q(alpha_reg_1_reg_c_2127_c_n_0));
  FDCE alpha_reg_1_reg_c_2128_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2127_c_n_0),
        .Q(alpha_reg_1_reg_c_2128_c_n_0));
  FDCE alpha_reg_1_reg_c_2129_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2128_c_n_0),
        .Q(alpha_reg_1_reg_c_2129_c_n_0));
  FDCE alpha_reg_1_reg_c_2130_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2129_c_n_0),
        .Q(alpha_reg_1_reg_c_2130_c_n_0));
  FDCE alpha_reg_1_reg_c_2131_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2130_c_n_0),
        .Q(alpha_reg_1_reg_c_2131_c_n_0));
  FDCE alpha_reg_1_reg_c_2132_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2131_c_n_0),
        .Q(alpha_reg_1_reg_c_2132_c_n_0));
  FDCE alpha_reg_1_reg_c_2133_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2132_c_n_0),
        .Q(alpha_reg_1_reg_c_2133_c_n_0));
  FDCE alpha_reg_1_reg_c_2134_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2133_c_n_0),
        .Q(alpha_reg_1_reg_c_2134_c_n_0));
  FDCE alpha_reg_1_reg_c_2135_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2134_c_n_0),
        .Q(alpha_reg_1_reg_c_2135_c_n_0));
  FDCE alpha_reg_1_reg_c_2136_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2135_c_n_0),
        .Q(alpha_reg_1_reg_c_2136_c_n_0));
  FDCE alpha_reg_1_reg_c_2137_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2136_c_n_0),
        .Q(alpha_reg_1_reg_c_2137_c_n_0));
  FDCE alpha_reg_1_reg_c_2138_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2137_c_n_0),
        .Q(alpha_reg_1_reg_c_2138_c_n_0));
  FDCE alpha_reg_1_reg_c_2139_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2138_c_n_0),
        .Q(alpha_reg_1_reg_c_2139_c_n_0));
  FDCE alpha_reg_1_reg_c_2140_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2139_c_n_0),
        .Q(alpha_reg_1_reg_c_2140_c_n_0));
  FDCE alpha_reg_1_reg_c_2141_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2140_c_n_0),
        .Q(alpha_reg_1_reg_c_2141_c_n_0));
  FDCE alpha_reg_1_reg_c_2142_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2141_c_n_0),
        .Q(alpha_reg_1_reg_c_2142_c_n_0));
  FDCE alpha_reg_1_reg_c_2143_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2142_c_n_0),
        .Q(alpha_reg_1_reg_c_2143_c_n_0));
  FDCE alpha_reg_1_reg_c_2144_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2143_c_n_0),
        .Q(alpha_reg_1_reg_c_2144_c_n_0));
  FDCE alpha_reg_1_reg_c_2145_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2144_c_n_0),
        .Q(alpha_reg_1_reg_c_2145_c_n_0));
  FDCE alpha_reg_1_reg_c_2146_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2145_c_n_0),
        .Q(alpha_reg_1_reg_c_2146_c_n_0));
  FDCE alpha_reg_1_reg_c_2147_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2146_c_n_0),
        .Q(alpha_reg_1_reg_c_2147_c_n_0));
  FDCE alpha_reg_1_reg_c_2148_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2147_c_n_0),
        .Q(alpha_reg_1_reg_c_2148_c_n_0));
  FDCE alpha_reg_1_reg_c_2149_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2148_c_n_0),
        .Q(alpha_reg_1_reg_c_2149_c_n_0));
  FDCE alpha_reg_1_reg_c_2150_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2149_c_n_0),
        .Q(alpha_reg_1_reg_c_2150_c_n_0));
  FDCE alpha_reg_1_reg_c_2151_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2150_c_n_0),
        .Q(alpha_reg_1_reg_c_2151_c_n_0));
  FDCE alpha_reg_1_reg_c_2152_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2151_c_n_0),
        .Q(alpha_reg_1_reg_c_2152_c_n_0));
  FDCE alpha_reg_1_reg_c_2153_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2152_c_n_0),
        .Q(alpha_reg_1_reg_c_2153_c_n_0));
  FDCE alpha_reg_1_reg_c_2154_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2153_c_n_0),
        .Q(alpha_reg_1_reg_c_2154_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c " *) 
  SRLC32E alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2122_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2122_c_n_1),
        .Q(alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2155_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2154_c_n_0),
        .Q(alpha_reg_1_reg_c_2155_c_n_0));
  FDCE alpha_reg_1_reg_c_2156_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2155_c_n_0),
        .Q(alpha_reg_1_reg_c_2156_c_n_0));
  FDCE alpha_reg_1_reg_c_2157_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2156_c_n_0),
        .Q(alpha_reg_1_reg_c_2157_c_n_0));
  FDCE alpha_reg_1_reg_c_2158_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2157_c_n_0),
        .Q(alpha_reg_1_reg_c_2158_c_n_0));
  FDCE alpha_reg_1_reg_c_2159_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2158_c_n_0),
        .Q(alpha_reg_1_reg_c_2159_c_n_0));
  FDCE alpha_reg_1_reg_c_2160_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2159_c_n_0),
        .Q(alpha_reg_1_reg_c_2160_c_n_0));
  FDCE alpha_reg_1_reg_c_2161_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2160_c_n_0),
        .Q(alpha_reg_1_reg_c_2161_c_n_0));
  FDCE alpha_reg_1_reg_c_2162_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2161_c_n_0),
        .Q(alpha_reg_1_reg_c_2162_c_n_0));
  FDCE alpha_reg_1_reg_c_2163_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2162_c_n_0),
        .Q(alpha_reg_1_reg_c_2163_c_n_0));
  FDCE alpha_reg_1_reg_c_2164_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2163_c_n_0),
        .Q(alpha_reg_1_reg_c_2164_c_n_0));
  FDCE alpha_reg_1_reg_c_2165_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2164_c_n_0),
        .Q(alpha_reg_1_reg_c_2165_c_n_0));
  FDCE alpha_reg_1_reg_c_2166_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2165_c_n_0),
        .Q(alpha_reg_1_reg_c_2166_c_n_0));
  FDCE alpha_reg_1_reg_c_2167_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2166_c_n_0),
        .Q(alpha_reg_1_reg_c_2167_c_n_0));
  FDCE alpha_reg_1_reg_c_2168_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2167_c_n_0),
        .Q(alpha_reg_1_reg_c_2168_c_n_0));
  FDCE alpha_reg_1_reg_c_2169_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2168_c_n_0),
        .Q(alpha_reg_1_reg_c_2169_c_n_0));
  FDCE alpha_reg_1_reg_c_2170_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2169_c_n_0),
        .Q(alpha_reg_1_reg_c_2170_c_n_0));
  FDCE alpha_reg_1_reg_c_2171_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2170_c_n_0),
        .Q(alpha_reg_1_reg_c_2171_c_n_0));
  FDCE alpha_reg_1_reg_c_2172_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2171_c_n_0),
        .Q(alpha_reg_1_reg_c_2172_c_n_0));
  FDCE alpha_reg_1_reg_c_2173_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2172_c_n_0),
        .Q(alpha_reg_1_reg_c_2173_c_n_0));
  FDCE alpha_reg_1_reg_c_2174_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2173_c_n_0),
        .Q(alpha_reg_1_reg_c_2174_c_n_0));
  FDCE alpha_reg_1_reg_c_2175_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2174_c_n_0),
        .Q(alpha_reg_1_reg_c_2175_c_n_0));
  FDCE alpha_reg_1_reg_c_2176_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2175_c_n_0),
        .Q(alpha_reg_1_reg_c_2176_c_n_0));
  FDCE alpha_reg_1_reg_c_2177_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2176_c_n_0),
        .Q(alpha_reg_1_reg_c_2177_c_n_0));
  FDCE alpha_reg_1_reg_c_2178_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2177_c_n_0),
        .Q(alpha_reg_1_reg_c_2178_c_n_0));
  FDCE alpha_reg_1_reg_c_2179_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2178_c_n_0),
        .Q(alpha_reg_1_reg_c_2179_c_n_0));
  FDCE alpha_reg_1_reg_c_2180_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2179_c_n_0),
        .Q(alpha_reg_1_reg_c_2180_c_n_0));
  FDCE alpha_reg_1_reg_c_2181_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2180_c_n_0),
        .Q(alpha_reg_1_reg_c_2181_c_n_0));
  FDCE alpha_reg_1_reg_c_2182_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2181_c_n_0),
        .Q(alpha_reg_1_reg_c_2182_c_n_0));
  FDCE alpha_reg_1_reg_c_2183_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2182_c_n_0),
        .Q(alpha_reg_1_reg_c_2183_c_n_0));
  FDCE alpha_reg_1_reg_c_2184_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2183_c_n_0),
        .Q(alpha_reg_1_reg_c_2184_c_n_0));
  FDCE alpha_reg_1_reg_c_2185_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2184_c_n_0),
        .Q(alpha_reg_1_reg_c_2185_c_n_0));
  FDCE alpha_reg_1_reg_c_2186_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2185_c_n_0),
        .Q(alpha_reg_1_reg_c_2186_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c " *) 
  SRLC32E alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2154_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2154_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c_n_1));
  FDCE alpha_reg_1_reg_c_2187_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2186_c_n_0),
        .Q(alpha_reg_1_reg_c_2187_c_n_0));
  FDCE alpha_reg_1_reg_c_2188_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2187_c_n_0),
        .Q(alpha_reg_1_reg_c_2188_c_n_0));
  FDCE alpha_reg_1_reg_c_2189_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2188_c_n_0),
        .Q(alpha_reg_1_reg_c_2189_c_n_0));
  FDCE alpha_reg_1_reg_c_2190_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2189_c_n_0),
        .Q(alpha_reg_1_reg_c_2190_c_n_0));
  FDCE alpha_reg_1_reg_c_2191_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2190_c_n_0),
        .Q(alpha_reg_1_reg_c_2191_c_n_0));
  FDCE alpha_reg_1_reg_c_2192_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2191_c_n_0),
        .Q(alpha_reg_1_reg_c_2192_c_n_0));
  FDCE alpha_reg_1_reg_c_2193_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2192_c_n_0),
        .Q(alpha_reg_1_reg_c_2193_c_n_0));
  FDCE alpha_reg_1_reg_c_2194_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2193_c_n_0),
        .Q(alpha_reg_1_reg_c_2194_c_n_0));
  FDCE alpha_reg_1_reg_c_2195_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2194_c_n_0),
        .Q(alpha_reg_1_reg_c_2195_c_n_0));
  FDCE alpha_reg_1_reg_c_2196_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2195_c_n_0),
        .Q(alpha_reg_1_reg_c_2196_c_n_0));
  FDCE alpha_reg_1_reg_c_2197_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2196_c_n_0),
        .Q(alpha_reg_1_reg_c_2197_c_n_0));
  FDCE alpha_reg_1_reg_c_2198_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2197_c_n_0),
        .Q(alpha_reg_1_reg_c_2198_c_n_0));
  FDCE alpha_reg_1_reg_c_2199_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2198_c_n_0),
        .Q(alpha_reg_1_reg_c_2199_c_n_0));
  FDCE alpha_reg_1_reg_c_2200_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2199_c_n_0),
        .Q(alpha_reg_1_reg_c_2200_c_n_0));
  FDCE alpha_reg_1_reg_c_2201_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2200_c_n_0),
        .Q(alpha_reg_1_reg_c_2201_c_n_0));
  FDCE alpha_reg_1_reg_c_2202_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2201_c_n_0),
        .Q(alpha_reg_1_reg_c_2202_c_n_0));
  FDCE alpha_reg_1_reg_c_2203_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2202_c_n_0),
        .Q(alpha_reg_1_reg_c_2203_c_n_0));
  FDCE alpha_reg_1_reg_c_2204_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2203_c_n_0),
        .Q(alpha_reg_1_reg_c_2204_c_n_0));
  FDCE alpha_reg_1_reg_c_2205_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2204_c_n_0),
        .Q(alpha_reg_1_reg_c_2205_c_n_0));
  FDCE alpha_reg_1_reg_c_2206_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2205_c_n_0),
        .Q(alpha_reg_1_reg_c_2206_c_n_0));
  FDCE alpha_reg_1_reg_c_2207_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2206_c_n_0),
        .Q(alpha_reg_1_reg_c_2207_c_n_0));
  FDCE alpha_reg_1_reg_c_2208_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2207_c_n_0),
        .Q(alpha_reg_1_reg_c_2208_c_n_0));
  FDCE alpha_reg_1_reg_c_2209_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2208_c_n_0),
        .Q(alpha_reg_1_reg_c_2209_c_n_0));
  FDCE alpha_reg_1_reg_c_2210_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2209_c_n_0),
        .Q(alpha_reg_1_reg_c_2210_c_n_0));
  FDCE alpha_reg_1_reg_c_2211_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2210_c_n_0),
        .Q(alpha_reg_1_reg_c_2211_c_n_0));
  FDCE alpha_reg_1_reg_c_2212_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2211_c_n_0),
        .Q(alpha_reg_1_reg_c_2212_c_n_0));
  FDCE alpha_reg_1_reg_c_2213_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2212_c_n_0),
        .Q(alpha_reg_1_reg_c_2213_c_n_0));
  FDCE alpha_reg_1_reg_c_2214_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2213_c_n_0),
        .Q(alpha_reg_1_reg_c_2214_c_n_0));
  FDCE alpha_reg_1_reg_c_2215_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2214_c_n_0),
        .Q(alpha_reg_1_reg_c_2215_c_n_0));
  FDCE alpha_reg_1_reg_c_2216_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2215_c_n_0),
        .Q(alpha_reg_1_reg_c_2216_c_n_0));
  FDCE alpha_reg_1_reg_c_2217_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2216_c_n_0),
        .Q(alpha_reg_1_reg_c_2217_c_n_0));
  FDCE alpha_reg_1_reg_c_2218_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2217_c_n_0),
        .Q(alpha_reg_1_reg_c_2218_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c " *) 
  SRLC32E alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2186_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2186_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c_n_1));
  FDCE alpha_reg_1_reg_c_2219_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2218_c_n_0),
        .Q(alpha_reg_1_reg_c_2219_c_n_0));
  FDCE alpha_reg_1_reg_c_2220_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2219_c_n_0),
        .Q(alpha_reg_1_reg_c_2220_c_n_0));
  FDCE alpha_reg_1_reg_c_2221_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2220_c_n_0),
        .Q(alpha_reg_1_reg_c_2221_c_n_0));
  FDCE alpha_reg_1_reg_c_2222_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2221_c_n_0),
        .Q(alpha_reg_1_reg_c_2222_c_n_0));
  FDCE alpha_reg_1_reg_c_2223_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2222_c_n_0),
        .Q(alpha_reg_1_reg_c_2223_c_n_0));
  FDCE alpha_reg_1_reg_c_2224_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2223_c_n_0),
        .Q(alpha_reg_1_reg_c_2224_c_n_0));
  FDCE alpha_reg_1_reg_c_2225_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2224_c_n_0),
        .Q(alpha_reg_1_reg_c_2225_c_n_0));
  FDCE alpha_reg_1_reg_c_2226_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2225_c_n_0),
        .Q(alpha_reg_1_reg_c_2226_c_n_0));
  FDCE alpha_reg_1_reg_c_2227_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2226_c_n_0),
        .Q(alpha_reg_1_reg_c_2227_c_n_0));
  FDCE alpha_reg_1_reg_c_2228_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2227_c_n_0),
        .Q(alpha_reg_1_reg_c_2228_c_n_0));
  FDCE alpha_reg_1_reg_c_2229_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2228_c_n_0),
        .Q(alpha_reg_1_reg_c_2229_c_n_0));
  FDCE alpha_reg_1_reg_c_2230_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2229_c_n_0),
        .Q(alpha_reg_1_reg_c_2230_c_n_0));
  FDCE alpha_reg_1_reg_c_2231_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2230_c_n_0),
        .Q(alpha_reg_1_reg_c_2231_c_n_0));
  FDCE alpha_reg_1_reg_c_2232_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2231_c_n_0),
        .Q(alpha_reg_1_reg_c_2232_c_n_0));
  FDCE alpha_reg_1_reg_c_2233_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2232_c_n_0),
        .Q(alpha_reg_1_reg_c_2233_c_n_0));
  FDCE alpha_reg_1_reg_c_2234_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2233_c_n_0),
        .Q(alpha_reg_1_reg_c_2234_c_n_0));
  FDCE alpha_reg_1_reg_c_2235_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2234_c_n_0),
        .Q(alpha_reg_1_reg_c_2235_c_n_0));
  FDCE alpha_reg_1_reg_c_2236_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2235_c_n_0),
        .Q(alpha_reg_1_reg_c_2236_c_n_0));
  FDCE alpha_reg_1_reg_c_2237_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2236_c_n_0),
        .Q(alpha_reg_1_reg_c_2237_c_n_0));
  FDCE alpha_reg_1_reg_c_2238_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2237_c_n_0),
        .Q(alpha_reg_1_reg_c_2238_c_n_0));
  FDCE alpha_reg_1_reg_c_2239_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2238_c_n_0),
        .Q(alpha_reg_1_reg_c_2239_c_n_0));
  FDCE alpha_reg_1_reg_c_2240_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2239_c_n_0),
        .Q(alpha_reg_1_reg_c_2240_c_n_0));
  FDCE alpha_reg_1_reg_c_2241_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2240_c_n_0),
        .Q(alpha_reg_1_reg_c_2241_c_n_0));
  FDCE alpha_reg_1_reg_c_2242_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2241_c_n_0),
        .Q(alpha_reg_1_reg_c_2242_c_n_0));
  FDCE alpha_reg_1_reg_c_2243_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2242_c_n_0),
        .Q(alpha_reg_1_reg_c_2243_c_n_0));
  FDCE alpha_reg_1_reg_c_2244_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2243_c_n_0),
        .Q(alpha_reg_1_reg_c_2244_c_n_0));
  FDCE alpha_reg_1_reg_c_2245_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2244_c_n_0),
        .Q(alpha_reg_1_reg_c_2245_c_n_0));
  FDCE alpha_reg_1_reg_c_2246_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2245_c_n_0),
        .Q(alpha_reg_1_reg_c_2246_c_n_0));
  FDCE alpha_reg_1_reg_c_2247_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2246_c_n_0),
        .Q(alpha_reg_1_reg_c_2247_c_n_0));
  FDCE alpha_reg_1_reg_c_2248_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2247_c_n_0),
        .Q(alpha_reg_1_reg_c_2248_c_n_0));
  FDCE alpha_reg_1_reg_c_2249_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2248_c_n_0),
        .Q(alpha_reg_1_reg_c_2249_c_n_0));
  FDCE alpha_reg_1_reg_c_2250_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2249_c_n_0),
        .Q(alpha_reg_1_reg_c_2250_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c " *) 
  SRLC32E alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2218_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2218_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c_n_1));
  FDCE alpha_reg_1_reg_c_2251_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2250_c_n_0),
        .Q(alpha_reg_1_reg_c_2251_c_n_0));
  FDCE alpha_reg_1_reg_c_2252_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2251_c_n_0),
        .Q(alpha_reg_1_reg_c_2252_c_n_0));
  FDCE alpha_reg_1_reg_c_2253_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2252_c_n_0),
        .Q(alpha_reg_1_reg_c_2253_c_n_0));
  FDCE alpha_reg_1_reg_c_2254_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2253_c_n_0),
        .Q(alpha_reg_1_reg_c_2254_c_n_0));
  FDCE alpha_reg_1_reg_c_2255_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2254_c_n_0),
        .Q(alpha_reg_1_reg_c_2255_c_n_0));
  FDCE alpha_reg_1_reg_c_2256_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2255_c_n_0),
        .Q(alpha_reg_1_reg_c_2256_c_n_0));
  FDCE alpha_reg_1_reg_c_2257_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2256_c_n_0),
        .Q(alpha_reg_1_reg_c_2257_c_n_0));
  FDCE alpha_reg_1_reg_c_2258_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2257_c_n_0),
        .Q(alpha_reg_1_reg_c_2258_c_n_0));
  FDCE alpha_reg_1_reg_c_2259_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2258_c_n_0),
        .Q(alpha_reg_1_reg_c_2259_c_n_0));
  FDCE alpha_reg_1_reg_c_2260_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2259_c_n_0),
        .Q(alpha_reg_1_reg_c_2260_c_n_0));
  FDCE alpha_reg_1_reg_c_2261_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2260_c_n_0),
        .Q(alpha_reg_1_reg_c_2261_c_n_0));
  FDCE alpha_reg_1_reg_c_2262_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2261_c_n_0),
        .Q(alpha_reg_1_reg_c_2262_c_n_0));
  FDCE alpha_reg_1_reg_c_2263_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2262_c_n_0),
        .Q(alpha_reg_1_reg_c_2263_c_n_0));
  FDCE alpha_reg_1_reg_c_2264_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2263_c_n_0),
        .Q(alpha_reg_1_reg_c_2264_c_n_0));
  FDCE alpha_reg_1_reg_c_2265_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2264_c_n_0),
        .Q(alpha_reg_1_reg_c_2265_c_n_0));
  FDCE alpha_reg_1_reg_c_2266_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2265_c_n_0),
        .Q(alpha_reg_1_reg_c_2266_c_n_0));
  FDCE alpha_reg_1_reg_c_2267_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2266_c_n_0),
        .Q(alpha_reg_1_reg_c_2267_c_n_0));
  FDCE alpha_reg_1_reg_c_2268_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2267_c_n_0),
        .Q(alpha_reg_1_reg_c_2268_c_n_0));
  FDCE alpha_reg_1_reg_c_2269_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2268_c_n_0),
        .Q(alpha_reg_1_reg_c_2269_c_n_0));
  FDCE alpha_reg_1_reg_c_2270_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2269_c_n_0),
        .Q(alpha_reg_1_reg_c_2270_c_n_0));
  FDCE alpha_reg_1_reg_c_2271_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2270_c_n_0),
        .Q(alpha_reg_1_reg_c_2271_c_n_0));
  FDCE alpha_reg_1_reg_c_2272_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2271_c_n_0),
        .Q(alpha_reg_1_reg_c_2272_c_n_0));
  FDCE alpha_reg_1_reg_c_2273_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2272_c_n_0),
        .Q(alpha_reg_1_reg_c_2273_c_n_0));
  FDCE alpha_reg_1_reg_c_2274_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2273_c_n_0),
        .Q(alpha_reg_1_reg_c_2274_c_n_0));
  FDCE alpha_reg_1_reg_c_2275_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2274_c_n_0),
        .Q(alpha_reg_1_reg_c_2275_c_n_0));
  FDCE alpha_reg_1_reg_c_2276_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2275_c_n_0),
        .Q(alpha_reg_1_reg_c_2276_c_n_0));
  FDCE alpha_reg_1_reg_c_2277_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2276_c_n_0),
        .Q(alpha_reg_1_reg_c_2277_c_n_0));
  FDCE alpha_reg_1_reg_c_2278_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2277_c_n_0),
        .Q(alpha_reg_1_reg_c_2278_c_n_0));
  FDCE alpha_reg_1_reg_c_2279_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2278_c_n_0),
        .Q(alpha_reg_1_reg_c_2279_c_n_0));
  FDCE alpha_reg_1_reg_c_2280_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2279_c_n_0),
        .Q(alpha_reg_1_reg_c_2280_c_n_0));
  FDCE alpha_reg_1_reg_c_2281_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2280_c_n_0),
        .Q(alpha_reg_1_reg_c_2281_c_n_0));
  FDCE alpha_reg_1_reg_c_2282_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2281_c_n_0),
        .Q(alpha_reg_1_reg_c_2282_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c " *) 
  SRLC32E alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2250_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2250_c_n_1),
        .Q(alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2283_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2282_c_n_0),
        .Q(alpha_reg_1_reg_c_2283_c_n_0));
  FDCE alpha_reg_1_reg_c_2284_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2283_c_n_0),
        .Q(alpha_reg_1_reg_c_2284_c_n_0));
  FDCE alpha_reg_1_reg_c_2285_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2284_c_n_0),
        .Q(alpha_reg_1_reg_c_2285_c_n_0));
  FDCE alpha_reg_1_reg_c_2286_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2285_c_n_0),
        .Q(alpha_reg_1_reg_c_2286_c_n_0));
  FDCE alpha_reg_1_reg_c_2287_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2286_c_n_0),
        .Q(alpha_reg_1_reg_c_2287_c_n_0));
  FDCE alpha_reg_1_reg_c_2288_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2287_c_n_0),
        .Q(alpha_reg_1_reg_c_2288_c_n_0));
  FDCE alpha_reg_1_reg_c_2289_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2288_c_n_0),
        .Q(alpha_reg_1_reg_c_2289_c_n_0));
  FDCE alpha_reg_1_reg_c_2290_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2289_c_n_0),
        .Q(alpha_reg_1_reg_c_2290_c_n_0));
  FDCE alpha_reg_1_reg_c_2291_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2290_c_n_0),
        .Q(alpha_reg_1_reg_c_2291_c_n_0));
  FDCE alpha_reg_1_reg_c_2292_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2291_c_n_0),
        .Q(alpha_reg_1_reg_c_2292_c_n_0));
  FDCE alpha_reg_1_reg_c_2293_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2292_c_n_0),
        .Q(alpha_reg_1_reg_c_2293_c_n_0));
  FDCE alpha_reg_1_reg_c_2294_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2293_c_n_0),
        .Q(alpha_reg_1_reg_c_2294_c_n_0));
  FDCE alpha_reg_1_reg_c_2295_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2294_c_n_0),
        .Q(alpha_reg_1_reg_c_2295_c_n_0));
  FDCE alpha_reg_1_reg_c_2296_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2295_c_n_0),
        .Q(alpha_reg_1_reg_c_2296_c_n_0));
  FDCE alpha_reg_1_reg_c_2297_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2296_c_n_0),
        .Q(alpha_reg_1_reg_c_2297_c_n_0));
  FDCE alpha_reg_1_reg_c_2298_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2297_c_n_0),
        .Q(alpha_reg_1_reg_c_2298_c_n_0));
  FDCE alpha_reg_1_reg_c_2299_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2298_c_n_0),
        .Q(alpha_reg_1_reg_c_2299_c_n_0));
  FDCE alpha_reg_1_reg_c_2300_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2299_c_n_0),
        .Q(alpha_reg_1_reg_c_2300_c_n_0));
  FDCE alpha_reg_1_reg_c_2301_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2300_c_n_0),
        .Q(alpha_reg_1_reg_c_2301_c_n_0));
  FDCE alpha_reg_1_reg_c_2302_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2301_c_n_0),
        .Q(alpha_reg_1_reg_c_2302_c_n_0));
  FDCE alpha_reg_1_reg_c_2303_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2302_c_n_0),
        .Q(alpha_reg_1_reg_c_2303_c_n_0));
  FDCE alpha_reg_1_reg_c_2304_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2303_c_n_0),
        .Q(alpha_reg_1_reg_c_2304_c_n_0));
  FDCE alpha_reg_1_reg_c_2305_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2304_c_n_0),
        .Q(alpha_reg_1_reg_c_2305_c_n_0));
  FDCE alpha_reg_1_reg_c_2306_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2305_c_n_0),
        .Q(alpha_reg_1_reg_c_2306_c_n_0));
  FDCE alpha_reg_1_reg_c_2307_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2306_c_n_0),
        .Q(alpha_reg_1_reg_c_2307_c_n_0));
  FDCE alpha_reg_1_reg_c_2308_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2307_c_n_0),
        .Q(alpha_reg_1_reg_c_2308_c_n_0));
  FDCE alpha_reg_1_reg_c_2309_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2308_c_n_0),
        .Q(alpha_reg_1_reg_c_2309_c_n_0));
  FDCE alpha_reg_1_reg_c_2310_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2309_c_n_0),
        .Q(alpha_reg_1_reg_c_2310_c_n_0));
  FDCE alpha_reg_1_reg_c_2311_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2310_c_n_0),
        .Q(alpha_reg_1_reg_c_2311_c_n_0));
  FDCE alpha_reg_1_reg_c_2312_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2311_c_n_0),
        .Q(alpha_reg_1_reg_c_2312_c_n_0));
  FDCE alpha_reg_1_reg_c_2313_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2312_c_n_0),
        .Q(alpha_reg_1_reg_c_2313_c_n_0));
  FDCE alpha_reg_1_reg_c_2314_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2313_c_n_0),
        .Q(alpha_reg_1_reg_c_2314_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c " *) 
  SRLC32E alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2282_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2282_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c_n_1));
  FDCE alpha_reg_1_reg_c_2315_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2314_c_n_0),
        .Q(alpha_reg_1_reg_c_2315_c_n_0));
  FDCE alpha_reg_1_reg_c_2316_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2315_c_n_0),
        .Q(alpha_reg_1_reg_c_2316_c_n_0));
  FDCE alpha_reg_1_reg_c_2317_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2316_c_n_0),
        .Q(alpha_reg_1_reg_c_2317_c_n_0));
  FDCE alpha_reg_1_reg_c_2318_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2317_c_n_0),
        .Q(alpha_reg_1_reg_c_2318_c_n_0));
  FDCE alpha_reg_1_reg_c_2319_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2318_c_n_0),
        .Q(alpha_reg_1_reg_c_2319_c_n_0));
  FDCE alpha_reg_1_reg_c_2320_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2319_c_n_0),
        .Q(alpha_reg_1_reg_c_2320_c_n_0));
  FDCE alpha_reg_1_reg_c_2321_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2320_c_n_0),
        .Q(alpha_reg_1_reg_c_2321_c_n_0));
  FDCE alpha_reg_1_reg_c_2322_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2321_c_n_0),
        .Q(alpha_reg_1_reg_c_2322_c_n_0));
  FDCE alpha_reg_1_reg_c_2323_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2322_c_n_0),
        .Q(alpha_reg_1_reg_c_2323_c_n_0));
  FDCE alpha_reg_1_reg_c_2324_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2323_c_n_0),
        .Q(alpha_reg_1_reg_c_2324_c_n_0));
  FDCE alpha_reg_1_reg_c_2325_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2324_c_n_0),
        .Q(alpha_reg_1_reg_c_2325_c_n_0));
  FDCE alpha_reg_1_reg_c_2326_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2325_c_n_0),
        .Q(alpha_reg_1_reg_c_2326_c_n_0));
  FDCE alpha_reg_1_reg_c_2327_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2326_c_n_0),
        .Q(alpha_reg_1_reg_c_2327_c_n_0));
  FDCE alpha_reg_1_reg_c_2328_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2327_c_n_0),
        .Q(alpha_reg_1_reg_c_2328_c_n_0));
  FDCE alpha_reg_1_reg_c_2329_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2328_c_n_0),
        .Q(alpha_reg_1_reg_c_2329_c_n_0));
  FDCE alpha_reg_1_reg_c_2330_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2329_c_n_0),
        .Q(alpha_reg_1_reg_c_2330_c_n_0));
  FDCE alpha_reg_1_reg_c_2331_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2330_c_n_0),
        .Q(alpha_reg_1_reg_c_2331_c_n_0));
  FDCE alpha_reg_1_reg_c_2332_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2331_c_n_0),
        .Q(alpha_reg_1_reg_c_2332_c_n_0));
  FDCE alpha_reg_1_reg_c_2333_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2332_c_n_0),
        .Q(alpha_reg_1_reg_c_2333_c_n_0));
  FDCE alpha_reg_1_reg_c_2334_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2333_c_n_0),
        .Q(alpha_reg_1_reg_c_2334_c_n_0));
  FDCE alpha_reg_1_reg_c_2335_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2334_c_n_0),
        .Q(alpha_reg_1_reg_c_2335_c_n_0));
  FDCE alpha_reg_1_reg_c_2336_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2335_c_n_0),
        .Q(alpha_reg_1_reg_c_2336_c_n_0));
  FDCE alpha_reg_1_reg_c_2337_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2336_c_n_0),
        .Q(alpha_reg_1_reg_c_2337_c_n_0));
  FDCE alpha_reg_1_reg_c_2338_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2337_c_n_0),
        .Q(alpha_reg_1_reg_c_2338_c_n_0));
  FDCE alpha_reg_1_reg_c_2339_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2338_c_n_0),
        .Q(alpha_reg_1_reg_c_2339_c_n_0));
  FDCE alpha_reg_1_reg_c_2340_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2339_c_n_0),
        .Q(alpha_reg_1_reg_c_2340_c_n_0));
  FDCE alpha_reg_1_reg_c_2341_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2340_c_n_0),
        .Q(alpha_reg_1_reg_c_2341_c_n_0));
  FDCE alpha_reg_1_reg_c_2342_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2341_c_n_0),
        .Q(alpha_reg_1_reg_c_2342_c_n_0));
  FDCE alpha_reg_1_reg_c_2343_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2342_c_n_0),
        .Q(alpha_reg_1_reg_c_2343_c_n_0));
  FDCE alpha_reg_1_reg_c_2344_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2343_c_n_0),
        .Q(alpha_reg_1_reg_c_2344_c_n_0));
  FDCE alpha_reg_1_reg_c_2345_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2344_c_n_0),
        .Q(alpha_reg_1_reg_c_2345_c_n_0));
  FDCE alpha_reg_1_reg_c_2346_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2345_c_n_0),
        .Q(alpha_reg_1_reg_c_2346_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c " *) 
  SRLC32E alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2314_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2314_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c_n_1));
  FDCE alpha_reg_1_reg_c_2347_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2346_c_n_0),
        .Q(alpha_reg_1_reg_c_2347_c_n_0));
  FDCE alpha_reg_1_reg_c_2348_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2347_c_n_0),
        .Q(alpha_reg_1_reg_c_2348_c_n_0));
  FDCE alpha_reg_1_reg_c_2349_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2348_c_n_0),
        .Q(alpha_reg_1_reg_c_2349_c_n_0));
  FDCE alpha_reg_1_reg_c_2350_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2349_c_n_0),
        .Q(alpha_reg_1_reg_c_2350_c_n_0));
  FDCE alpha_reg_1_reg_c_2351_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2350_c_n_0),
        .Q(alpha_reg_1_reg_c_2351_c_n_0));
  FDCE alpha_reg_1_reg_c_2352_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2351_c_n_0),
        .Q(alpha_reg_1_reg_c_2352_c_n_0));
  FDCE alpha_reg_1_reg_c_2353_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2352_c_n_0),
        .Q(alpha_reg_1_reg_c_2353_c_n_0));
  FDCE alpha_reg_1_reg_c_2354_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2353_c_n_0),
        .Q(alpha_reg_1_reg_c_2354_c_n_0));
  FDCE alpha_reg_1_reg_c_2355_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2354_c_n_0),
        .Q(alpha_reg_1_reg_c_2355_c_n_0));
  FDCE alpha_reg_1_reg_c_2356_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2355_c_n_0),
        .Q(alpha_reg_1_reg_c_2356_c_n_0));
  FDCE alpha_reg_1_reg_c_2357_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2356_c_n_0),
        .Q(alpha_reg_1_reg_c_2357_c_n_0));
  FDCE alpha_reg_1_reg_c_2358_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2357_c_n_0),
        .Q(alpha_reg_1_reg_c_2358_c_n_0));
  FDCE alpha_reg_1_reg_c_2359_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2358_c_n_0),
        .Q(alpha_reg_1_reg_c_2359_c_n_0));
  FDCE alpha_reg_1_reg_c_2360_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2359_c_n_0),
        .Q(alpha_reg_1_reg_c_2360_c_n_0));
  FDCE alpha_reg_1_reg_c_2361_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2360_c_n_0),
        .Q(alpha_reg_1_reg_c_2361_c_n_0));
  FDCE alpha_reg_1_reg_c_2362_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2361_c_n_0),
        .Q(alpha_reg_1_reg_c_2362_c_n_0));
  FDCE alpha_reg_1_reg_c_2363_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2362_c_n_0),
        .Q(alpha_reg_1_reg_c_2363_c_n_0));
  FDCE alpha_reg_1_reg_c_2364_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2363_c_n_0),
        .Q(alpha_reg_1_reg_c_2364_c_n_0));
  FDCE alpha_reg_1_reg_c_2365_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2364_c_n_0),
        .Q(alpha_reg_1_reg_c_2365_c_n_0));
  FDCE alpha_reg_1_reg_c_2366_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2365_c_n_0),
        .Q(alpha_reg_1_reg_c_2366_c_n_0));
  FDCE alpha_reg_1_reg_c_2367_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2366_c_n_0),
        .Q(alpha_reg_1_reg_c_2367_c_n_0));
  FDCE alpha_reg_1_reg_c_2368_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2367_c_n_0),
        .Q(alpha_reg_1_reg_c_2368_c_n_0));
  FDCE alpha_reg_1_reg_c_2369_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2368_c_n_0),
        .Q(alpha_reg_1_reg_c_2369_c_n_0));
  FDCE alpha_reg_1_reg_c_2370_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2369_c_n_0),
        .Q(alpha_reg_1_reg_c_2370_c_n_0));
  FDCE alpha_reg_1_reg_c_2371_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2370_c_n_0),
        .Q(alpha_reg_1_reg_c_2371_c_n_0));
  FDCE alpha_reg_1_reg_c_2372_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2371_c_n_0),
        .Q(alpha_reg_1_reg_c_2372_c_n_0));
  FDCE alpha_reg_1_reg_c_2373_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2372_c_n_0),
        .Q(alpha_reg_1_reg_c_2373_c_n_0));
  FDCE alpha_reg_1_reg_c_2374_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2373_c_n_0),
        .Q(alpha_reg_1_reg_c_2374_c_n_0));
  FDCE alpha_reg_1_reg_c_2375_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2374_c_n_0),
        .Q(alpha_reg_1_reg_c_2375_c_n_0));
  FDCE alpha_reg_1_reg_c_2376_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2375_c_n_0),
        .Q(alpha_reg_1_reg_c_2376_c_n_0));
  FDCE alpha_reg_1_reg_c_2377_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2376_c_n_0),
        .Q(alpha_reg_1_reg_c_2377_c_n_0));
  FDCE alpha_reg_1_reg_c_2378_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2377_c_n_0),
        .Q(alpha_reg_1_reg_c_2378_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c " *) 
  SRLC32E alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2346_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2346_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c_n_1));
  FDCE alpha_reg_1_reg_c_2379_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2378_c_n_0),
        .Q(alpha_reg_1_reg_c_2379_c_n_0));
  FDCE alpha_reg_1_reg_c_2380_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2379_c_n_0),
        .Q(alpha_reg_1_reg_c_2380_c_n_0));
  FDCE alpha_reg_1_reg_c_2381_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2380_c_n_0),
        .Q(alpha_reg_1_reg_c_2381_c_n_0));
  FDCE alpha_reg_1_reg_c_2382_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2381_c_n_0),
        .Q(alpha_reg_1_reg_c_2382_c_n_0));
  FDCE alpha_reg_1_reg_c_2383_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2382_c_n_0),
        .Q(alpha_reg_1_reg_c_2383_c_n_0));
  FDCE alpha_reg_1_reg_c_2384_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2383_c_n_0),
        .Q(alpha_reg_1_reg_c_2384_c_n_0));
  FDCE alpha_reg_1_reg_c_2385_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2384_c_n_0),
        .Q(alpha_reg_1_reg_c_2385_c_n_0));
  FDCE alpha_reg_1_reg_c_2386_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2385_c_n_0),
        .Q(alpha_reg_1_reg_c_2386_c_n_0));
  FDCE alpha_reg_1_reg_c_2387_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2386_c_n_0),
        .Q(alpha_reg_1_reg_c_2387_c_n_0));
  FDCE alpha_reg_1_reg_c_2388_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2387_c_n_0),
        .Q(alpha_reg_1_reg_c_2388_c_n_0));
  FDCE alpha_reg_1_reg_c_2389_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2388_c_n_0),
        .Q(alpha_reg_1_reg_c_2389_c_n_0));
  FDCE alpha_reg_1_reg_c_2390_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2389_c_n_0),
        .Q(alpha_reg_1_reg_c_2390_c_n_0));
  FDCE alpha_reg_1_reg_c_2391_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2390_c_n_0),
        .Q(alpha_reg_1_reg_c_2391_c_n_0));
  FDCE alpha_reg_1_reg_c_2392_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2391_c_n_0),
        .Q(alpha_reg_1_reg_c_2392_c_n_0));
  FDCE alpha_reg_1_reg_c_2393_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2392_c_n_0),
        .Q(alpha_reg_1_reg_c_2393_c_n_0));
  FDCE alpha_reg_1_reg_c_2394_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2393_c_n_0),
        .Q(alpha_reg_1_reg_c_2394_c_n_0));
  FDCE alpha_reg_1_reg_c_2395_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2394_c_n_0),
        .Q(alpha_reg_1_reg_c_2395_c_n_0));
  FDCE alpha_reg_1_reg_c_2396_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2395_c_n_0),
        .Q(alpha_reg_1_reg_c_2396_c_n_0));
  FDCE alpha_reg_1_reg_c_2397_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2396_c_n_0),
        .Q(alpha_reg_1_reg_c_2397_c_n_0));
  FDCE alpha_reg_1_reg_c_2398_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2397_c_n_0),
        .Q(alpha_reg_1_reg_c_2398_c_n_0));
  FDCE alpha_reg_1_reg_c_2399_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2398_c_n_0),
        .Q(alpha_reg_1_reg_c_2399_c_n_0));
  FDCE alpha_reg_1_reg_c_2400_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2399_c_n_0),
        .Q(alpha_reg_1_reg_c_2400_c_n_0));
  FDCE alpha_reg_1_reg_c_2401_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2400_c_n_0),
        .Q(alpha_reg_1_reg_c_2401_c_n_0));
  FDCE alpha_reg_1_reg_c_2402_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2401_c_n_0),
        .Q(alpha_reg_1_reg_c_2402_c_n_0));
  FDCE alpha_reg_1_reg_c_2403_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2402_c_n_0),
        .Q(alpha_reg_1_reg_c_2403_c_n_0));
  FDCE alpha_reg_1_reg_c_2404_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2403_c_n_0),
        .Q(alpha_reg_1_reg_c_2404_c_n_0));
  FDCE alpha_reg_1_reg_c_2405_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2404_c_n_0),
        .Q(alpha_reg_1_reg_c_2405_c_n_0));
  FDCE alpha_reg_1_reg_c_2406_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2405_c_n_0),
        .Q(alpha_reg_1_reg_c_2406_c_n_0));
  FDCE alpha_reg_1_reg_c_2407_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2406_c_n_0),
        .Q(alpha_reg_1_reg_c_2407_c_n_0));
  FDCE alpha_reg_1_reg_c_2408_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2407_c_n_0),
        .Q(alpha_reg_1_reg_c_2408_c_n_0));
  FDCE alpha_reg_1_reg_c_2409_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2408_c_n_0),
        .Q(alpha_reg_1_reg_c_2409_c_n_0));
  FDCE alpha_reg_1_reg_c_2410_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2409_c_n_0),
        .Q(alpha_reg_1_reg_c_2410_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c " *) 
  SRLC32E alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2378_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2378_c_n_1),
        .Q(alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2411_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2410_c_n_0),
        .Q(alpha_reg_1_reg_c_2411_c_n_0));
  FDCE alpha_reg_1_reg_c_2412_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2411_c_n_0),
        .Q(alpha_reg_1_reg_c_2412_c_n_0));
  FDCE alpha_reg_1_reg_c_2413_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2412_c_n_0),
        .Q(alpha_reg_1_reg_c_2413_c_n_0));
  FDCE alpha_reg_1_reg_c_2414_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2413_c_n_0),
        .Q(alpha_reg_1_reg_c_2414_c_n_0));
  FDCE alpha_reg_1_reg_c_2415_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2414_c_n_0),
        .Q(alpha_reg_1_reg_c_2415_c_n_0));
  FDCE alpha_reg_1_reg_c_2416_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2415_c_n_0),
        .Q(alpha_reg_1_reg_c_2416_c_n_0));
  FDCE alpha_reg_1_reg_c_2417_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2416_c_n_0),
        .Q(alpha_reg_1_reg_c_2417_c_n_0));
  FDCE alpha_reg_1_reg_c_2418_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2417_c_n_0),
        .Q(alpha_reg_1_reg_c_2418_c_n_0));
  FDCE alpha_reg_1_reg_c_2419_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2418_c_n_0),
        .Q(alpha_reg_1_reg_c_2419_c_n_0));
  FDCE alpha_reg_1_reg_c_2420_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2419_c_n_0),
        .Q(alpha_reg_1_reg_c_2420_c_n_0));
  FDCE alpha_reg_1_reg_c_2421_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2420_c_n_0),
        .Q(alpha_reg_1_reg_c_2421_c_n_0));
  FDCE alpha_reg_1_reg_c_2422_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2421_c_n_0),
        .Q(alpha_reg_1_reg_c_2422_c_n_0));
  FDCE alpha_reg_1_reg_c_2423_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2422_c_n_0),
        .Q(alpha_reg_1_reg_c_2423_c_n_0));
  FDCE alpha_reg_1_reg_c_2424_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2423_c_n_0),
        .Q(alpha_reg_1_reg_c_2424_c_n_0));
  FDCE alpha_reg_1_reg_c_2425_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2424_c_n_0),
        .Q(alpha_reg_1_reg_c_2425_c_n_0));
  FDCE alpha_reg_1_reg_c_2426_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2425_c_n_0),
        .Q(alpha_reg_1_reg_c_2426_c_n_0));
  FDCE alpha_reg_1_reg_c_2427_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2426_c_n_0),
        .Q(alpha_reg_1_reg_c_2427_c_n_0));
  FDCE alpha_reg_1_reg_c_2428_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2427_c_n_0),
        .Q(alpha_reg_1_reg_c_2428_c_n_0));
  FDCE alpha_reg_1_reg_c_2429_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2428_c_n_0),
        .Q(alpha_reg_1_reg_c_2429_c_n_0));
  FDCE alpha_reg_1_reg_c_2430_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2429_c_n_0),
        .Q(alpha_reg_1_reg_c_2430_c_n_0));
  FDCE alpha_reg_1_reg_c_2431_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2430_c_n_0),
        .Q(alpha_reg_1_reg_c_2431_c_n_0));
  FDCE alpha_reg_1_reg_c_2432_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2431_c_n_0),
        .Q(alpha_reg_1_reg_c_2432_c_n_0));
  FDCE alpha_reg_1_reg_c_2433_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2432_c_n_0),
        .Q(alpha_reg_1_reg_c_2433_c_n_0));
  FDCE alpha_reg_1_reg_c_2434_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2433_c_n_0),
        .Q(alpha_reg_1_reg_c_2434_c_n_0));
  FDCE alpha_reg_1_reg_c_2435_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2434_c_n_0),
        .Q(alpha_reg_1_reg_c_2435_c_n_0));
  FDCE alpha_reg_1_reg_c_2436_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2435_c_n_0),
        .Q(alpha_reg_1_reg_c_2436_c_n_0));
  FDCE alpha_reg_1_reg_c_2437_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2436_c_n_0),
        .Q(alpha_reg_1_reg_c_2437_c_n_0));
  FDCE alpha_reg_1_reg_c_2438_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2437_c_n_0),
        .Q(alpha_reg_1_reg_c_2438_c_n_0));
  FDCE alpha_reg_1_reg_c_2439_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2438_c_n_0),
        .Q(alpha_reg_1_reg_c_2439_c_n_0));
  FDCE alpha_reg_1_reg_c_2440_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2439_c_n_0),
        .Q(alpha_reg_1_reg_c_2440_c_n_0));
  FDCE alpha_reg_1_reg_c_2441_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2440_c_n_0),
        .Q(alpha_reg_1_reg_c_2441_c_n_0));
  FDCE alpha_reg_1_reg_c_2442_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2441_c_n_0),
        .Q(alpha_reg_1_reg_c_2442_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c " *) 
  SRLC32E alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2410_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2410_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c_n_1));
  FDCE alpha_reg_1_reg_c_2443_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2442_c_n_0),
        .Q(alpha_reg_1_reg_c_2443_c_n_0));
  FDCE alpha_reg_1_reg_c_2444_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2443_c_n_0),
        .Q(alpha_reg_1_reg_c_2444_c_n_0));
  FDCE alpha_reg_1_reg_c_2445_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2444_c_n_0),
        .Q(alpha_reg_1_reg_c_2445_c_n_0));
  FDCE alpha_reg_1_reg_c_2446_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2445_c_n_0),
        .Q(alpha_reg_1_reg_c_2446_c_n_0));
  FDCE alpha_reg_1_reg_c_2447_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2446_c_n_0),
        .Q(alpha_reg_1_reg_c_2447_c_n_0));
  FDCE alpha_reg_1_reg_c_2448_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2447_c_n_0),
        .Q(alpha_reg_1_reg_c_2448_c_n_0));
  FDCE alpha_reg_1_reg_c_2449_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2448_c_n_0),
        .Q(alpha_reg_1_reg_c_2449_c_n_0));
  FDCE alpha_reg_1_reg_c_2450_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2449_c_n_0),
        .Q(alpha_reg_1_reg_c_2450_c_n_0));
  FDCE alpha_reg_1_reg_c_2451_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2450_c_n_0),
        .Q(alpha_reg_1_reg_c_2451_c_n_0));
  FDCE alpha_reg_1_reg_c_2452_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2451_c_n_0),
        .Q(alpha_reg_1_reg_c_2452_c_n_0));
  FDCE alpha_reg_1_reg_c_2453_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2452_c_n_0),
        .Q(alpha_reg_1_reg_c_2453_c_n_0));
  FDCE alpha_reg_1_reg_c_2454_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2453_c_n_0),
        .Q(alpha_reg_1_reg_c_2454_c_n_0));
  FDCE alpha_reg_1_reg_c_2455_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2454_c_n_0),
        .Q(alpha_reg_1_reg_c_2455_c_n_0));
  FDCE alpha_reg_1_reg_c_2456_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2455_c_n_0),
        .Q(alpha_reg_1_reg_c_2456_c_n_0));
  FDCE alpha_reg_1_reg_c_2457_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2456_c_n_0),
        .Q(alpha_reg_1_reg_c_2457_c_n_0));
  FDCE alpha_reg_1_reg_c_2458_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2457_c_n_0),
        .Q(alpha_reg_1_reg_c_2458_c_n_0));
  FDCE alpha_reg_1_reg_c_2459_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2458_c_n_0),
        .Q(alpha_reg_1_reg_c_2459_c_n_0));
  FDCE alpha_reg_1_reg_c_2460_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2459_c_n_0),
        .Q(alpha_reg_1_reg_c_2460_c_n_0));
  FDCE alpha_reg_1_reg_c_2461_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2460_c_n_0),
        .Q(alpha_reg_1_reg_c_2461_c_n_0));
  FDCE alpha_reg_1_reg_c_2462_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2461_c_n_0),
        .Q(alpha_reg_1_reg_c_2462_c_n_0));
  FDCE alpha_reg_1_reg_c_2463_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2462_c_n_0),
        .Q(alpha_reg_1_reg_c_2463_c_n_0));
  FDCE alpha_reg_1_reg_c_2464_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2463_c_n_0),
        .Q(alpha_reg_1_reg_c_2464_c_n_0));
  FDCE alpha_reg_1_reg_c_2465_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2464_c_n_0),
        .Q(alpha_reg_1_reg_c_2465_c_n_0));
  FDCE alpha_reg_1_reg_c_2466_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2465_c_n_0),
        .Q(alpha_reg_1_reg_c_2466_c_n_0));
  FDCE alpha_reg_1_reg_c_2467_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2466_c_n_0),
        .Q(alpha_reg_1_reg_c_2467_c_n_0));
  FDCE alpha_reg_1_reg_c_2468_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2467_c_n_0),
        .Q(alpha_reg_1_reg_c_2468_c_n_0));
  FDCE alpha_reg_1_reg_c_2469_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2468_c_n_0),
        .Q(alpha_reg_1_reg_c_2469_c_n_0));
  FDCE alpha_reg_1_reg_c_2470_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2469_c_n_0),
        .Q(alpha_reg_1_reg_c_2470_c_n_0));
  FDCE alpha_reg_1_reg_c_2471_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2470_c_n_0),
        .Q(alpha_reg_1_reg_c_2471_c_n_0));
  FDCE alpha_reg_1_reg_c_2472_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2471_c_n_0),
        .Q(alpha_reg_1_reg_c_2472_c_n_0));
  FDCE alpha_reg_1_reg_c_2473_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2472_c_n_0),
        .Q(alpha_reg_1_reg_c_2473_c_n_0));
  FDCE alpha_reg_1_reg_c_2474_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2473_c_n_0),
        .Q(alpha_reg_1_reg_c_2474_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c " *) 
  SRLC32E alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2442_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2442_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c_n_1));
  FDCE alpha_reg_1_reg_c_2475_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2474_c_n_0),
        .Q(alpha_reg_1_reg_c_2475_c_n_0));
  FDCE alpha_reg_1_reg_c_2476_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2475_c_n_0),
        .Q(alpha_reg_1_reg_c_2476_c_n_0));
  FDCE alpha_reg_1_reg_c_2477_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2476_c_n_0),
        .Q(alpha_reg_1_reg_c_2477_c_n_0));
  FDCE alpha_reg_1_reg_c_2478_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2477_c_n_0),
        .Q(alpha_reg_1_reg_c_2478_c_n_0));
  FDCE alpha_reg_1_reg_c_2479_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2478_c_n_0),
        .Q(alpha_reg_1_reg_c_2479_c_n_0));
  FDCE alpha_reg_1_reg_c_2480_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2479_c_n_0),
        .Q(alpha_reg_1_reg_c_2480_c_n_0));
  FDCE alpha_reg_1_reg_c_2481_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2480_c_n_0),
        .Q(alpha_reg_1_reg_c_2481_c_n_0));
  FDCE alpha_reg_1_reg_c_2482_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2481_c_n_0),
        .Q(alpha_reg_1_reg_c_2482_c_n_0));
  FDCE alpha_reg_1_reg_c_2483_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2482_c_n_0),
        .Q(alpha_reg_1_reg_c_2483_c_n_0));
  FDCE alpha_reg_1_reg_c_2484_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2483_c_n_0),
        .Q(alpha_reg_1_reg_c_2484_c_n_0));
  FDCE alpha_reg_1_reg_c_2485_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2484_c_n_0),
        .Q(alpha_reg_1_reg_c_2485_c_n_0));
  FDCE alpha_reg_1_reg_c_2486_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2485_c_n_0),
        .Q(alpha_reg_1_reg_c_2486_c_n_0));
  FDCE alpha_reg_1_reg_c_2487_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2486_c_n_0),
        .Q(alpha_reg_1_reg_c_2487_c_n_0));
  FDCE alpha_reg_1_reg_c_2488_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2487_c_n_0),
        .Q(alpha_reg_1_reg_c_2488_c_n_0));
  FDCE alpha_reg_1_reg_c_2489_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2488_c_n_0),
        .Q(alpha_reg_1_reg_c_2489_c_n_0));
  FDCE alpha_reg_1_reg_c_2490_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2489_c_n_0),
        .Q(alpha_reg_1_reg_c_2490_c_n_0));
  FDCE alpha_reg_1_reg_c_2491_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2490_c_n_0),
        .Q(alpha_reg_1_reg_c_2491_c_n_0));
  FDCE alpha_reg_1_reg_c_2492_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2491_c_n_0),
        .Q(alpha_reg_1_reg_c_2492_c_n_0));
  FDCE alpha_reg_1_reg_c_2493_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2492_c_n_0),
        .Q(alpha_reg_1_reg_c_2493_c_n_0));
  FDCE alpha_reg_1_reg_c_2494_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2493_c_n_0),
        .Q(alpha_reg_1_reg_c_2494_c_n_0));
  FDCE alpha_reg_1_reg_c_2495_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2494_c_n_0),
        .Q(alpha_reg_1_reg_c_2495_c_n_0));
  FDCE alpha_reg_1_reg_c_2496_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2495_c_n_0),
        .Q(alpha_reg_1_reg_c_2496_c_n_0));
  FDCE alpha_reg_1_reg_c_2497_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2496_c_n_0),
        .Q(alpha_reg_1_reg_c_2497_c_n_0));
  FDCE alpha_reg_1_reg_c_2498_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2497_c_n_0),
        .Q(alpha_reg_1_reg_c_2498_c_n_0));
  FDCE alpha_reg_1_reg_c_2499_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2498_c_n_0),
        .Q(alpha_reg_1_reg_c_2499_c_n_0));
  FDCE alpha_reg_1_reg_c_2500_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2499_c_n_0),
        .Q(alpha_reg_1_reg_c_2500_c_n_0));
  FDCE alpha_reg_1_reg_c_2501_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2500_c_n_0),
        .Q(alpha_reg_1_reg_c_2501_c_n_0));
  FDCE alpha_reg_1_reg_c_2502_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2501_c_n_0),
        .Q(alpha_reg_1_reg_c_2502_c_n_0));
  FDCE alpha_reg_1_reg_c_2503_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2502_c_n_0),
        .Q(alpha_reg_1_reg_c_2503_c_n_0));
  FDCE alpha_reg_1_reg_c_2504_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2503_c_n_0),
        .Q(alpha_reg_1_reg_c_2504_c_n_0));
  FDCE alpha_reg_1_reg_c_2505_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2504_c_n_0),
        .Q(alpha_reg_1_reg_c_2505_c_n_0));
  FDCE alpha_reg_1_reg_c_2506_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2505_c_n_0),
        .Q(alpha_reg_1_reg_c_2506_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c " *) 
  SRLC32E alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2474_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2474_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c_n_1));
  FDCE alpha_reg_1_reg_c_2507_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2506_c_n_0),
        .Q(alpha_reg_1_reg_c_2507_c_n_0));
  FDCE alpha_reg_1_reg_c_2508_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2507_c_n_0),
        .Q(alpha_reg_1_reg_c_2508_c_n_0));
  FDCE alpha_reg_1_reg_c_2509_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2508_c_n_0),
        .Q(alpha_reg_1_reg_c_2509_c_n_0));
  FDCE alpha_reg_1_reg_c_2510_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2509_c_n_0),
        .Q(alpha_reg_1_reg_c_2510_c_n_0));
  FDCE alpha_reg_1_reg_c_2511_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2510_c_n_0),
        .Q(alpha_reg_1_reg_c_2511_c_n_0));
  FDCE alpha_reg_1_reg_c_2512_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2511_c_n_0),
        .Q(alpha_reg_1_reg_c_2512_c_n_0));
  FDCE alpha_reg_1_reg_c_2513_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2512_c_n_0),
        .Q(alpha_reg_1_reg_c_2513_c_n_0));
  FDCE alpha_reg_1_reg_c_2514_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2513_c_n_0),
        .Q(alpha_reg_1_reg_c_2514_c_n_0));
  FDCE alpha_reg_1_reg_c_2515_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2514_c_n_0),
        .Q(alpha_reg_1_reg_c_2515_c_n_0));
  FDCE alpha_reg_1_reg_c_2516_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2515_c_n_0),
        .Q(alpha_reg_1_reg_c_2516_c_n_0));
  FDCE alpha_reg_1_reg_c_2517_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2516_c_n_0),
        .Q(alpha_reg_1_reg_c_2517_c_n_0));
  FDCE alpha_reg_1_reg_c_2518_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2517_c_n_0),
        .Q(alpha_reg_1_reg_c_2518_c_n_0));
  FDCE alpha_reg_1_reg_c_2519_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2518_c_n_0),
        .Q(alpha_reg_1_reg_c_2519_c_n_0));
  FDCE alpha_reg_1_reg_c_2520_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2519_c_n_0),
        .Q(alpha_reg_1_reg_c_2520_c_n_0));
  FDCE alpha_reg_1_reg_c_2521_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2520_c_n_0),
        .Q(alpha_reg_1_reg_c_2521_c_n_0));
  FDCE alpha_reg_1_reg_c_2522_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2521_c_n_0),
        .Q(alpha_reg_1_reg_c_2522_c_n_0));
  FDCE alpha_reg_1_reg_c_2523_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2522_c_n_0),
        .Q(alpha_reg_1_reg_c_2523_c_n_0));
  FDCE alpha_reg_1_reg_c_2524_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2523_c_n_0),
        .Q(alpha_reg_1_reg_c_2524_c_n_0));
  FDCE alpha_reg_1_reg_c_2525_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2524_c_n_0),
        .Q(alpha_reg_1_reg_c_2525_c_n_0));
  FDCE alpha_reg_1_reg_c_2526_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2525_c_n_0),
        .Q(alpha_reg_1_reg_c_2526_c_n_0));
  FDCE alpha_reg_1_reg_c_2527_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2526_c_n_0),
        .Q(alpha_reg_1_reg_c_2527_c_n_0));
  FDCE alpha_reg_1_reg_c_2528_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2527_c_n_0),
        .Q(alpha_reg_1_reg_c_2528_c_n_0));
  FDCE alpha_reg_1_reg_c_2529_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2528_c_n_0),
        .Q(alpha_reg_1_reg_c_2529_c_n_0));
  FDCE alpha_reg_1_reg_c_2530_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2529_c_n_0),
        .Q(alpha_reg_1_reg_c_2530_c_n_0));
  FDCE alpha_reg_1_reg_c_2531_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2530_c_n_0),
        .Q(alpha_reg_1_reg_c_2531_c_n_0));
  FDCE alpha_reg_1_reg_c_2532_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2531_c_n_0),
        .Q(alpha_reg_1_reg_c_2532_c_n_0));
  FDCE alpha_reg_1_reg_c_2533_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2532_c_n_0),
        .Q(alpha_reg_1_reg_c_2533_c_n_0));
  FDCE alpha_reg_1_reg_c_2534_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2533_c_n_0),
        .Q(alpha_reg_1_reg_c_2534_c_n_0));
  FDCE alpha_reg_1_reg_c_2535_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2534_c_n_0),
        .Q(alpha_reg_1_reg_c_2535_c_n_0));
  FDCE alpha_reg_1_reg_c_2536_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2535_c_n_0),
        .Q(alpha_reg_1_reg_c_2536_c_n_0));
  FDCE alpha_reg_1_reg_c_2537_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2536_c_n_0),
        .Q(alpha_reg_1_reg_c_2537_c_n_0));
  FDCE alpha_reg_1_reg_c_2538_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2537_c_n_0),
        .Q(alpha_reg_1_reg_c_2538_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c " *) 
  SRLC32E alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2506_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2506_c_n_1),
        .Q(alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2539_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2538_c_n_0),
        .Q(alpha_reg_1_reg_c_2539_c_n_0));
  FDCE alpha_reg_1_reg_c_2540_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2539_c_n_0),
        .Q(alpha_reg_1_reg_c_2540_c_n_0));
  FDCE alpha_reg_1_reg_c_2541_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2540_c_n_0),
        .Q(alpha_reg_1_reg_c_2541_c_n_0));
  FDCE alpha_reg_1_reg_c_2542_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2541_c_n_0),
        .Q(alpha_reg_1_reg_c_2542_c_n_0));
  FDCE alpha_reg_1_reg_c_2543_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2542_c_n_0),
        .Q(alpha_reg_1_reg_c_2543_c_n_0));
  FDCE alpha_reg_1_reg_c_2544_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2543_c_n_0),
        .Q(alpha_reg_1_reg_c_2544_c_n_0));
  FDCE alpha_reg_1_reg_c_2545_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2544_c_n_0),
        .Q(alpha_reg_1_reg_c_2545_c_n_0));
  FDCE alpha_reg_1_reg_c_2546_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2545_c_n_0),
        .Q(alpha_reg_1_reg_c_2546_c_n_0));
  FDCE alpha_reg_1_reg_c_2547_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2546_c_n_0),
        .Q(alpha_reg_1_reg_c_2547_c_n_0));
  FDCE alpha_reg_1_reg_c_2548_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2547_c_n_0),
        .Q(alpha_reg_1_reg_c_2548_c_n_0));
  FDCE alpha_reg_1_reg_c_2549_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2548_c_n_0),
        .Q(alpha_reg_1_reg_c_2549_c_n_0));
  FDCE alpha_reg_1_reg_c_2550_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2549_c_n_0),
        .Q(alpha_reg_1_reg_c_2550_c_n_0));
  FDCE alpha_reg_1_reg_c_2551_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2550_c_n_0),
        .Q(alpha_reg_1_reg_c_2551_c_n_0));
  FDCE alpha_reg_1_reg_c_2552_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2551_c_n_0),
        .Q(alpha_reg_1_reg_c_2552_c_n_0));
  FDCE alpha_reg_1_reg_c_2553_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2552_c_n_0),
        .Q(alpha_reg_1_reg_c_2553_c_n_0));
  FDCE alpha_reg_1_reg_c_2554_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2553_c_n_0),
        .Q(alpha_reg_1_reg_c_2554_c_n_0));
  FDCE alpha_reg_1_reg_c_2555_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2554_c_n_0),
        .Q(alpha_reg_1_reg_c_2555_c_n_0));
  FDCE alpha_reg_1_reg_c_2556_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2555_c_n_0),
        .Q(alpha_reg_1_reg_c_2556_c_n_0));
  FDCE alpha_reg_1_reg_c_2557_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2556_c_n_0),
        .Q(alpha_reg_1_reg_c_2557_c_n_0));
  FDCE alpha_reg_1_reg_c_2558_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2557_c_n_0),
        .Q(alpha_reg_1_reg_c_2558_c_n_0));
  FDCE alpha_reg_1_reg_c_2559_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2558_c_n_0),
        .Q(alpha_reg_1_reg_c_2559_c_n_0));
  FDCE alpha_reg_1_reg_c_2560_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2559_c_n_0),
        .Q(alpha_reg_1_reg_c_2560_c_n_0));
  FDCE alpha_reg_1_reg_c_2561_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2560_c_n_0),
        .Q(alpha_reg_1_reg_c_2561_c_n_0));
  FDCE alpha_reg_1_reg_c_2562_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2561_c_n_0),
        .Q(alpha_reg_1_reg_c_2562_c_n_0));
  FDCE alpha_reg_1_reg_c_2563_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2562_c_n_0),
        .Q(alpha_reg_1_reg_c_2563_c_n_0));
  FDCE alpha_reg_1_reg_c_2564_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2563_c_n_0),
        .Q(alpha_reg_1_reg_c_2564_c_n_0));
  FDCE alpha_reg_1_reg_c_2565_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2564_c_n_0),
        .Q(alpha_reg_1_reg_c_2565_c_n_0));
  FDCE alpha_reg_1_reg_c_2566_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2565_c_n_0),
        .Q(alpha_reg_1_reg_c_2566_c_n_0));
  FDCE alpha_reg_1_reg_c_2567_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2566_c_n_0),
        .Q(alpha_reg_1_reg_c_2567_c_n_0));
  FDCE alpha_reg_1_reg_c_2568_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2567_c_n_0),
        .Q(alpha_reg_1_reg_c_2568_c_n_0));
  FDCE alpha_reg_1_reg_c_2569_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2568_c_n_0),
        .Q(alpha_reg_1_reg_c_2569_c_n_0));
  FDCE alpha_reg_1_reg_c_2570_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2569_c_n_0),
        .Q(alpha_reg_1_reg_c_2570_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c " *) 
  SRLC32E alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2538_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2538_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c_n_1));
  FDCE alpha_reg_1_reg_c_2571_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2570_c_n_0),
        .Q(alpha_reg_1_reg_c_2571_c_n_0));
  FDCE alpha_reg_1_reg_c_2572_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2571_c_n_0),
        .Q(alpha_reg_1_reg_c_2572_c_n_0));
  FDCE alpha_reg_1_reg_c_2573_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2572_c_n_0),
        .Q(alpha_reg_1_reg_c_2573_c_n_0));
  FDCE alpha_reg_1_reg_c_2574_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2573_c_n_0),
        .Q(alpha_reg_1_reg_c_2574_c_n_0));
  FDCE alpha_reg_1_reg_c_2575_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2574_c_n_0),
        .Q(alpha_reg_1_reg_c_2575_c_n_0));
  FDCE alpha_reg_1_reg_c_2576_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2575_c_n_0),
        .Q(alpha_reg_1_reg_c_2576_c_n_0));
  FDCE alpha_reg_1_reg_c_2577_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2576_c_n_0),
        .Q(alpha_reg_1_reg_c_2577_c_n_0));
  FDCE alpha_reg_1_reg_c_2578_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2577_c_n_0),
        .Q(alpha_reg_1_reg_c_2578_c_n_0));
  FDCE alpha_reg_1_reg_c_2579_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2578_c_n_0),
        .Q(alpha_reg_1_reg_c_2579_c_n_0));
  FDCE alpha_reg_1_reg_c_2580_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2579_c_n_0),
        .Q(alpha_reg_1_reg_c_2580_c_n_0));
  FDCE alpha_reg_1_reg_c_2581_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2580_c_n_0),
        .Q(alpha_reg_1_reg_c_2581_c_n_0));
  FDCE alpha_reg_1_reg_c_2582_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2581_c_n_0),
        .Q(alpha_reg_1_reg_c_2582_c_n_0));
  FDCE alpha_reg_1_reg_c_2583_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2582_c_n_0),
        .Q(alpha_reg_1_reg_c_2583_c_n_0));
  FDCE alpha_reg_1_reg_c_2584_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2583_c_n_0),
        .Q(alpha_reg_1_reg_c_2584_c_n_0));
  FDCE alpha_reg_1_reg_c_2585_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2584_c_n_0),
        .Q(alpha_reg_1_reg_c_2585_c_n_0));
  FDCE alpha_reg_1_reg_c_2586_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2585_c_n_0),
        .Q(alpha_reg_1_reg_c_2586_c_n_0));
  FDCE alpha_reg_1_reg_c_2587_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2586_c_n_0),
        .Q(alpha_reg_1_reg_c_2587_c_n_0));
  FDCE alpha_reg_1_reg_c_2588_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2587_c_n_0),
        .Q(alpha_reg_1_reg_c_2588_c_n_0));
  FDCE alpha_reg_1_reg_c_2589_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2588_c_n_0),
        .Q(alpha_reg_1_reg_c_2589_c_n_0));
  FDCE alpha_reg_1_reg_c_2590_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2589_c_n_0),
        .Q(alpha_reg_1_reg_c_2590_c_n_0));
  FDCE alpha_reg_1_reg_c_2591_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2590_c_n_0),
        .Q(alpha_reg_1_reg_c_2591_c_n_0));
  FDCE alpha_reg_1_reg_c_2592_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2591_c_n_0),
        .Q(alpha_reg_1_reg_c_2592_c_n_0));
  FDCE alpha_reg_1_reg_c_2593_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2592_c_n_0),
        .Q(alpha_reg_1_reg_c_2593_c_n_0));
  FDCE alpha_reg_1_reg_c_2594_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2593_c_n_0),
        .Q(alpha_reg_1_reg_c_2594_c_n_0));
  FDCE alpha_reg_1_reg_c_2595_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2594_c_n_0),
        .Q(alpha_reg_1_reg_c_2595_c_n_0));
  FDCE alpha_reg_1_reg_c_2596_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2595_c_n_0),
        .Q(alpha_reg_1_reg_c_2596_c_n_0));
  FDCE alpha_reg_1_reg_c_2597_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2596_c_n_0),
        .Q(alpha_reg_1_reg_c_2597_c_n_0));
  FDCE alpha_reg_1_reg_c_2598_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2597_c_n_0),
        .Q(alpha_reg_1_reg_c_2598_c_n_0));
  FDCE alpha_reg_1_reg_c_2599_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2598_c_n_0),
        .Q(alpha_reg_1_reg_c_2599_c_n_0));
  FDCE alpha_reg_1_reg_c_2600_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2599_c_n_0),
        .Q(alpha_reg_1_reg_c_2600_c_n_0));
  FDCE alpha_reg_1_reg_c_2601_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2600_c_n_0),
        .Q(alpha_reg_1_reg_c_2601_c_n_0));
  FDCE alpha_reg_1_reg_c_2602_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2601_c_n_0),
        .Q(alpha_reg_1_reg_c_2602_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c " *) 
  SRLC32E alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2570_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2570_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c_n_1));
  FDCE alpha_reg_1_reg_c_2603_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2602_c_n_0),
        .Q(alpha_reg_1_reg_c_2603_c_n_0));
  FDCE alpha_reg_1_reg_c_2604_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2603_c_n_0),
        .Q(alpha_reg_1_reg_c_2604_c_n_0));
  FDCE alpha_reg_1_reg_c_2605_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2604_c_n_0),
        .Q(alpha_reg_1_reg_c_2605_c_n_0));
  FDCE alpha_reg_1_reg_c_2606_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2605_c_n_0),
        .Q(alpha_reg_1_reg_c_2606_c_n_0));
  FDCE alpha_reg_1_reg_c_2607_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2606_c_n_0),
        .Q(alpha_reg_1_reg_c_2607_c_n_0));
  FDCE alpha_reg_1_reg_c_2608_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2607_c_n_0),
        .Q(alpha_reg_1_reg_c_2608_c_n_0));
  FDCE alpha_reg_1_reg_c_2609_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2608_c_n_0),
        .Q(alpha_reg_1_reg_c_2609_c_n_0));
  FDCE alpha_reg_1_reg_c_2610_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2609_c_n_0),
        .Q(alpha_reg_1_reg_c_2610_c_n_0));
  FDCE alpha_reg_1_reg_c_2611_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2610_c_n_0),
        .Q(alpha_reg_1_reg_c_2611_c_n_0));
  FDCE alpha_reg_1_reg_c_2612_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2611_c_n_0),
        .Q(alpha_reg_1_reg_c_2612_c_n_0));
  FDCE alpha_reg_1_reg_c_2613_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2612_c_n_0),
        .Q(alpha_reg_1_reg_c_2613_c_n_0));
  FDCE alpha_reg_1_reg_c_2614_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2613_c_n_0),
        .Q(alpha_reg_1_reg_c_2614_c_n_0));
  FDCE alpha_reg_1_reg_c_2615_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2614_c_n_0),
        .Q(alpha_reg_1_reg_c_2615_c_n_0));
  FDCE alpha_reg_1_reg_c_2616_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2615_c_n_0),
        .Q(alpha_reg_1_reg_c_2616_c_n_0));
  FDCE alpha_reg_1_reg_c_2617_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2616_c_n_0),
        .Q(alpha_reg_1_reg_c_2617_c_n_0));
  FDCE alpha_reg_1_reg_c_2618_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2617_c_n_0),
        .Q(alpha_reg_1_reg_c_2618_c_n_0));
  FDCE alpha_reg_1_reg_c_2619_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2618_c_n_0),
        .Q(alpha_reg_1_reg_c_2619_c_n_0));
  FDCE alpha_reg_1_reg_c_2620_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2619_c_n_0),
        .Q(alpha_reg_1_reg_c_2620_c_n_0));
  FDCE alpha_reg_1_reg_c_2621_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2620_c_n_0),
        .Q(alpha_reg_1_reg_c_2621_c_n_0));
  FDCE alpha_reg_1_reg_c_2622_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2621_c_n_0),
        .Q(alpha_reg_1_reg_c_2622_c_n_0));
  FDCE alpha_reg_1_reg_c_2623_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2622_c_n_0),
        .Q(alpha_reg_1_reg_c_2623_c_n_0));
  FDCE alpha_reg_1_reg_c_2624_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2623_c_n_0),
        .Q(alpha_reg_1_reg_c_2624_c_n_0));
  FDCE alpha_reg_1_reg_c_2625_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2624_c_n_0),
        .Q(alpha_reg_1_reg_c_2625_c_n_0));
  FDCE alpha_reg_1_reg_c_2626_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2625_c_n_0),
        .Q(alpha_reg_1_reg_c_2626_c_n_0));
  FDCE alpha_reg_1_reg_c_2627_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2626_c_n_0),
        .Q(alpha_reg_1_reg_c_2627_c_n_0));
  FDCE alpha_reg_1_reg_c_2628_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2627_c_n_0),
        .Q(alpha_reg_1_reg_c_2628_c_n_0));
  FDCE alpha_reg_1_reg_c_2629_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2628_c_n_0),
        .Q(alpha_reg_1_reg_c_2629_c_n_0));
  FDCE alpha_reg_1_reg_c_2630_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2629_c_n_0),
        .Q(alpha_reg_1_reg_c_2630_c_n_0));
  FDCE alpha_reg_1_reg_c_2631_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2630_c_n_0),
        .Q(alpha_reg_1_reg_c_2631_c_n_0));
  FDCE alpha_reg_1_reg_c_2632_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2631_c_n_0),
        .Q(alpha_reg_1_reg_c_2632_c_n_0));
  FDCE alpha_reg_1_reg_c_2633_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2632_c_n_0),
        .Q(alpha_reg_1_reg_c_2633_c_n_0));
  FDCE alpha_reg_1_reg_c_2634_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2633_c_n_0),
        .Q(alpha_reg_1_reg_c_2634_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c " *) 
  SRLC32E alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2602_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2602_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c_n_1));
  FDCE alpha_reg_1_reg_c_2635_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2634_c_n_0),
        .Q(alpha_reg_1_reg_c_2635_c_n_0));
  FDCE alpha_reg_1_reg_c_2636_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2635_c_n_0),
        .Q(alpha_reg_1_reg_c_2636_c_n_0));
  FDCE alpha_reg_1_reg_c_2637_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2636_c_n_0),
        .Q(alpha_reg_1_reg_c_2637_c_n_0));
  FDCE alpha_reg_1_reg_c_2638_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2637_c_n_0),
        .Q(alpha_reg_1_reg_c_2638_c_n_0));
  FDCE alpha_reg_1_reg_c_2639_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2638_c_n_0),
        .Q(alpha_reg_1_reg_c_2639_c_n_0));
  FDCE alpha_reg_1_reg_c_2640_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2639_c_n_0),
        .Q(alpha_reg_1_reg_c_2640_c_n_0));
  FDCE alpha_reg_1_reg_c_2641_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2640_c_n_0),
        .Q(alpha_reg_1_reg_c_2641_c_n_0));
  FDCE alpha_reg_1_reg_c_2642_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2641_c_n_0),
        .Q(alpha_reg_1_reg_c_2642_c_n_0));
  FDCE alpha_reg_1_reg_c_2643_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2642_c_n_0),
        .Q(alpha_reg_1_reg_c_2643_c_n_0));
  FDCE alpha_reg_1_reg_c_2644_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2643_c_n_0),
        .Q(alpha_reg_1_reg_c_2644_c_n_0));
  FDCE alpha_reg_1_reg_c_2645_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2644_c_n_0),
        .Q(alpha_reg_1_reg_c_2645_c_n_0));
  FDCE alpha_reg_1_reg_c_2646_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2645_c_n_0),
        .Q(alpha_reg_1_reg_c_2646_c_n_0));
  FDCE alpha_reg_1_reg_c_2647_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2646_c_n_0),
        .Q(alpha_reg_1_reg_c_2647_c_n_0));
  FDCE alpha_reg_1_reg_c_2648_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2647_c_n_0),
        .Q(alpha_reg_1_reg_c_2648_c_n_0));
  FDCE alpha_reg_1_reg_c_2649_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2648_c_n_0),
        .Q(alpha_reg_1_reg_c_2649_c_n_0));
  FDCE alpha_reg_1_reg_c_2650_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2649_c_n_0),
        .Q(alpha_reg_1_reg_c_2650_c_n_0));
  FDCE alpha_reg_1_reg_c_2651_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2650_c_n_0),
        .Q(alpha_reg_1_reg_c_2651_c_n_0));
  FDCE alpha_reg_1_reg_c_2652_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2651_c_n_0),
        .Q(alpha_reg_1_reg_c_2652_c_n_0));
  FDCE alpha_reg_1_reg_c_2653_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2652_c_n_0),
        .Q(alpha_reg_1_reg_c_2653_c_n_0));
  FDCE alpha_reg_1_reg_c_2654_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2653_c_n_0),
        .Q(alpha_reg_1_reg_c_2654_c_n_0));
  FDCE alpha_reg_1_reg_c_2655_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2654_c_n_0),
        .Q(alpha_reg_1_reg_c_2655_c_n_0));
  FDCE alpha_reg_1_reg_c_2656_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2655_c_n_0),
        .Q(alpha_reg_1_reg_c_2656_c_n_0));
  FDCE alpha_reg_1_reg_c_2657_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2656_c_n_0),
        .Q(alpha_reg_1_reg_c_2657_c_n_0));
  FDCE alpha_reg_1_reg_c_2658_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2657_c_n_0),
        .Q(alpha_reg_1_reg_c_2658_c_n_0));
  FDCE alpha_reg_1_reg_c_2659_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2658_c_n_0),
        .Q(alpha_reg_1_reg_c_2659_c_n_0));
  FDCE alpha_reg_1_reg_c_2660_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2659_c_n_0),
        .Q(alpha_reg_1_reg_c_2660_c_n_0));
  FDCE alpha_reg_1_reg_c_2661_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2660_c_n_0),
        .Q(alpha_reg_1_reg_c_2661_c_n_0));
  FDCE alpha_reg_1_reg_c_2662_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2661_c_n_0),
        .Q(alpha_reg_1_reg_c_2662_c_n_0));
  FDCE alpha_reg_1_reg_c_2663_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2662_c_n_0),
        .Q(alpha_reg_1_reg_c_2663_c_n_0));
  FDCE alpha_reg_1_reg_c_2664_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2663_c_n_0),
        .Q(alpha_reg_1_reg_c_2664_c_n_0));
  FDCE alpha_reg_1_reg_c_2665_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2664_c_n_0),
        .Q(alpha_reg_1_reg_c_2665_c_n_0));
  FDCE alpha_reg_1_reg_c_2666_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2665_c_n_0),
        .Q(alpha_reg_1_reg_c_2666_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c " *) 
  SRLC32E alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2634_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2634_c_n_1),
        .Q(alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2667_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2666_c_n_0),
        .Q(alpha_reg_1_reg_c_2667_c_n_0));
  FDCE alpha_reg_1_reg_c_2668_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2667_c_n_0),
        .Q(alpha_reg_1_reg_c_2668_c_n_0));
  FDCE alpha_reg_1_reg_c_2669_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2668_c_n_0),
        .Q(alpha_reg_1_reg_c_2669_c_n_0));
  FDCE alpha_reg_1_reg_c_2670_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2669_c_n_0),
        .Q(alpha_reg_1_reg_c_2670_c_n_0));
  FDCE alpha_reg_1_reg_c_2671_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2670_c_n_0),
        .Q(alpha_reg_1_reg_c_2671_c_n_0));
  FDCE alpha_reg_1_reg_c_2672_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2671_c_n_0),
        .Q(alpha_reg_1_reg_c_2672_c_n_0));
  FDCE alpha_reg_1_reg_c_2673_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2672_c_n_0),
        .Q(alpha_reg_1_reg_c_2673_c_n_0));
  FDCE alpha_reg_1_reg_c_2674_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2673_c_n_0),
        .Q(alpha_reg_1_reg_c_2674_c_n_0));
  FDCE alpha_reg_1_reg_c_2675_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2674_c_n_0),
        .Q(alpha_reg_1_reg_c_2675_c_n_0));
  FDCE alpha_reg_1_reg_c_2676_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2675_c_n_0),
        .Q(alpha_reg_1_reg_c_2676_c_n_0));
  FDCE alpha_reg_1_reg_c_2677_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2676_c_n_0),
        .Q(alpha_reg_1_reg_c_2677_c_n_0));
  FDCE alpha_reg_1_reg_c_2678_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2677_c_n_0),
        .Q(alpha_reg_1_reg_c_2678_c_n_0));
  FDCE alpha_reg_1_reg_c_2679_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2678_c_n_0),
        .Q(alpha_reg_1_reg_c_2679_c_n_0));
  FDCE alpha_reg_1_reg_c_2680_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2679_c_n_0),
        .Q(alpha_reg_1_reg_c_2680_c_n_0));
  FDCE alpha_reg_1_reg_c_2681_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2680_c_n_0),
        .Q(alpha_reg_1_reg_c_2681_c_n_0));
  FDCE alpha_reg_1_reg_c_2682_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2681_c_n_0),
        .Q(alpha_reg_1_reg_c_2682_c_n_0));
  FDCE alpha_reg_1_reg_c_2683_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2682_c_n_0),
        .Q(alpha_reg_1_reg_c_2683_c_n_0));
  FDCE alpha_reg_1_reg_c_2684_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2683_c_n_0),
        .Q(alpha_reg_1_reg_c_2684_c_n_0));
  FDCE alpha_reg_1_reg_c_2685_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2684_c_n_0),
        .Q(alpha_reg_1_reg_c_2685_c_n_0));
  FDCE alpha_reg_1_reg_c_2686_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2685_c_n_0),
        .Q(alpha_reg_1_reg_c_2686_c_n_0));
  FDCE alpha_reg_1_reg_c_2687_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2686_c_n_0),
        .Q(alpha_reg_1_reg_c_2687_c_n_0));
  FDCE alpha_reg_1_reg_c_2688_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2687_c_n_0),
        .Q(alpha_reg_1_reg_c_2688_c_n_0));
  FDCE alpha_reg_1_reg_c_2689_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2688_c_n_0),
        .Q(alpha_reg_1_reg_c_2689_c_n_0));
  FDCE alpha_reg_1_reg_c_2690_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2689_c_n_0),
        .Q(alpha_reg_1_reg_c_2690_c_n_0));
  FDCE alpha_reg_1_reg_c_2691_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2690_c_n_0),
        .Q(alpha_reg_1_reg_c_2691_c_n_0));
  FDCE alpha_reg_1_reg_c_2692_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2691_c_n_0),
        .Q(alpha_reg_1_reg_c_2692_c_n_0));
  FDCE alpha_reg_1_reg_c_2693_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2692_c_n_0),
        .Q(alpha_reg_1_reg_c_2693_c_n_0));
  FDCE alpha_reg_1_reg_c_2694_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2693_c_n_0),
        .Q(alpha_reg_1_reg_c_2694_c_n_0));
  FDCE alpha_reg_1_reg_c_2695_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2694_c_n_0),
        .Q(alpha_reg_1_reg_c_2695_c_n_0));
  FDCE alpha_reg_1_reg_c_2696_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2695_c_n_0),
        .Q(alpha_reg_1_reg_c_2696_c_n_0));
  FDCE alpha_reg_1_reg_c_2697_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2696_c_n_0),
        .Q(alpha_reg_1_reg_c_2697_c_n_0));
  FDCE alpha_reg_1_reg_c_2698_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2697_c_n_0),
        .Q(alpha_reg_1_reg_c_2698_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c " *) 
  SRLC32E alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2666_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2666_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c_n_1));
  FDCE alpha_reg_1_reg_c_2699_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2698_c_n_0),
        .Q(alpha_reg_1_reg_c_2699_c_n_0));
  FDCE alpha_reg_1_reg_c_2700_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2699_c_n_0),
        .Q(alpha_reg_1_reg_c_2700_c_n_0));
  FDCE alpha_reg_1_reg_c_2701_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2700_c_n_0),
        .Q(alpha_reg_1_reg_c_2701_c_n_0));
  FDCE alpha_reg_1_reg_c_2702_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2701_c_n_0),
        .Q(alpha_reg_1_reg_c_2702_c_n_0));
  FDCE alpha_reg_1_reg_c_2703_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2702_c_n_0),
        .Q(alpha_reg_1_reg_c_2703_c_n_0));
  FDCE alpha_reg_1_reg_c_2704_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2703_c_n_0),
        .Q(alpha_reg_1_reg_c_2704_c_n_0));
  FDCE alpha_reg_1_reg_c_2705_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2704_c_n_0),
        .Q(alpha_reg_1_reg_c_2705_c_n_0));
  FDCE alpha_reg_1_reg_c_2706_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2705_c_n_0),
        .Q(alpha_reg_1_reg_c_2706_c_n_0));
  FDCE alpha_reg_1_reg_c_2707_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2706_c_n_0),
        .Q(alpha_reg_1_reg_c_2707_c_n_0));
  FDCE alpha_reg_1_reg_c_2708_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2707_c_n_0),
        .Q(alpha_reg_1_reg_c_2708_c_n_0));
  FDCE alpha_reg_1_reg_c_2709_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2708_c_n_0),
        .Q(alpha_reg_1_reg_c_2709_c_n_0));
  FDCE alpha_reg_1_reg_c_2710_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2709_c_n_0),
        .Q(alpha_reg_1_reg_c_2710_c_n_0));
  FDCE alpha_reg_1_reg_c_2711_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2710_c_n_0),
        .Q(alpha_reg_1_reg_c_2711_c_n_0));
  FDCE alpha_reg_1_reg_c_2712_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2711_c_n_0),
        .Q(alpha_reg_1_reg_c_2712_c_n_0));
  FDCE alpha_reg_1_reg_c_2713_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2712_c_n_0),
        .Q(alpha_reg_1_reg_c_2713_c_n_0));
  FDCE alpha_reg_1_reg_c_2714_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2713_c_n_0),
        .Q(alpha_reg_1_reg_c_2714_c_n_0));
  FDCE alpha_reg_1_reg_c_2715_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2714_c_n_0),
        .Q(alpha_reg_1_reg_c_2715_c_n_0));
  FDCE alpha_reg_1_reg_c_2716_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2715_c_n_0),
        .Q(alpha_reg_1_reg_c_2716_c_n_0));
  FDCE alpha_reg_1_reg_c_2717_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2716_c_n_0),
        .Q(alpha_reg_1_reg_c_2717_c_n_0));
  FDCE alpha_reg_1_reg_c_2718_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2717_c_n_0),
        .Q(alpha_reg_1_reg_c_2718_c_n_0));
  FDCE alpha_reg_1_reg_c_2719_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2718_c_n_0),
        .Q(alpha_reg_1_reg_c_2719_c_n_0));
  FDCE alpha_reg_1_reg_c_2720_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2719_c_n_0),
        .Q(alpha_reg_1_reg_c_2720_c_n_0));
  FDCE alpha_reg_1_reg_c_2721_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2720_c_n_0),
        .Q(alpha_reg_1_reg_c_2721_c_n_0));
  FDCE alpha_reg_1_reg_c_2722_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2721_c_n_0),
        .Q(alpha_reg_1_reg_c_2722_c_n_0));
  FDCE alpha_reg_1_reg_c_2723_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2722_c_n_0),
        .Q(alpha_reg_1_reg_c_2723_c_n_0));
  FDCE alpha_reg_1_reg_c_2724_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2723_c_n_0),
        .Q(alpha_reg_1_reg_c_2724_c_n_0));
  FDCE alpha_reg_1_reg_c_2725_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2724_c_n_0),
        .Q(alpha_reg_1_reg_c_2725_c_n_0));
  FDCE alpha_reg_1_reg_c_2726_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2725_c_n_0),
        .Q(alpha_reg_1_reg_c_2726_c_n_0));
  FDCE alpha_reg_1_reg_c_2727_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2726_c_n_0),
        .Q(alpha_reg_1_reg_c_2727_c_n_0));
  FDCE alpha_reg_1_reg_c_2728_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2727_c_n_0),
        .Q(alpha_reg_1_reg_c_2728_c_n_0));
  FDCE alpha_reg_1_reg_c_2729_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2728_c_n_0),
        .Q(alpha_reg_1_reg_c_2729_c_n_0));
  FDCE alpha_reg_1_reg_c_2730_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2729_c_n_0),
        .Q(alpha_reg_1_reg_c_2730_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c " *) 
  SRLC32E alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2698_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2698_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c_n_1));
  FDCE alpha_reg_1_reg_c_2731_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2730_c_n_0),
        .Q(alpha_reg_1_reg_c_2731_c_n_0));
  FDCE alpha_reg_1_reg_c_2732_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2731_c_n_0),
        .Q(alpha_reg_1_reg_c_2732_c_n_0));
  FDCE alpha_reg_1_reg_c_2733_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2732_c_n_0),
        .Q(alpha_reg_1_reg_c_2733_c_n_0));
  FDCE alpha_reg_1_reg_c_2734_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2733_c_n_0),
        .Q(alpha_reg_1_reg_c_2734_c_n_0));
  FDCE alpha_reg_1_reg_c_2735_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2734_c_n_0),
        .Q(alpha_reg_1_reg_c_2735_c_n_0));
  FDCE alpha_reg_1_reg_c_2736_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2735_c_n_0),
        .Q(alpha_reg_1_reg_c_2736_c_n_0));
  FDCE alpha_reg_1_reg_c_2737_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2736_c_n_0),
        .Q(alpha_reg_1_reg_c_2737_c_n_0));
  FDCE alpha_reg_1_reg_c_2738_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2737_c_n_0),
        .Q(alpha_reg_1_reg_c_2738_c_n_0));
  FDCE alpha_reg_1_reg_c_2739_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2738_c_n_0),
        .Q(alpha_reg_1_reg_c_2739_c_n_0));
  FDCE alpha_reg_1_reg_c_2740_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2739_c_n_0),
        .Q(alpha_reg_1_reg_c_2740_c_n_0));
  FDCE alpha_reg_1_reg_c_2741_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2740_c_n_0),
        .Q(alpha_reg_1_reg_c_2741_c_n_0));
  FDCE alpha_reg_1_reg_c_2742_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2741_c_n_0),
        .Q(alpha_reg_1_reg_c_2742_c_n_0));
  FDCE alpha_reg_1_reg_c_2743_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2742_c_n_0),
        .Q(alpha_reg_1_reg_c_2743_c_n_0));
  FDCE alpha_reg_1_reg_c_2744_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2743_c_n_0),
        .Q(alpha_reg_1_reg_c_2744_c_n_0));
  FDCE alpha_reg_1_reg_c_2745_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2744_c_n_0),
        .Q(alpha_reg_1_reg_c_2745_c_n_0));
  FDCE alpha_reg_1_reg_c_2746_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2745_c_n_0),
        .Q(alpha_reg_1_reg_c_2746_c_n_0));
  FDCE alpha_reg_1_reg_c_2747_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2746_c_n_0),
        .Q(alpha_reg_1_reg_c_2747_c_n_0));
  FDCE alpha_reg_1_reg_c_2748_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2747_c_n_0),
        .Q(alpha_reg_1_reg_c_2748_c_n_0));
  FDCE alpha_reg_1_reg_c_2749_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2748_c_n_0),
        .Q(alpha_reg_1_reg_c_2749_c_n_0));
  FDCE alpha_reg_1_reg_c_2750_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2749_c_n_0),
        .Q(alpha_reg_1_reg_c_2750_c_n_0));
  FDCE alpha_reg_1_reg_c_2751_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2750_c_n_0),
        .Q(alpha_reg_1_reg_c_2751_c_n_0));
  FDCE alpha_reg_1_reg_c_2752_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2751_c_n_0),
        .Q(alpha_reg_1_reg_c_2752_c_n_0));
  FDCE alpha_reg_1_reg_c_2753_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2752_c_n_0),
        .Q(alpha_reg_1_reg_c_2753_c_n_0));
  FDCE alpha_reg_1_reg_c_2754_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2753_c_n_0),
        .Q(alpha_reg_1_reg_c_2754_c_n_0));
  FDCE alpha_reg_1_reg_c_2755_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2754_c_n_0),
        .Q(alpha_reg_1_reg_c_2755_c_n_0));
  FDCE alpha_reg_1_reg_c_2756_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2755_c_n_0),
        .Q(alpha_reg_1_reg_c_2756_c_n_0));
  FDCE alpha_reg_1_reg_c_2757_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2756_c_n_0),
        .Q(alpha_reg_1_reg_c_2757_c_n_0));
  FDCE alpha_reg_1_reg_c_2758_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2757_c_n_0),
        .Q(alpha_reg_1_reg_c_2758_c_n_0));
  FDCE alpha_reg_1_reg_c_2759_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2758_c_n_0),
        .Q(alpha_reg_1_reg_c_2759_c_n_0));
  FDCE alpha_reg_1_reg_c_2760_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2759_c_n_0),
        .Q(alpha_reg_1_reg_c_2760_c_n_0));
  FDCE alpha_reg_1_reg_c_2761_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2760_c_n_0),
        .Q(alpha_reg_1_reg_c_2761_c_n_0));
  FDCE alpha_reg_1_reg_c_2762_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2761_c_n_0),
        .Q(alpha_reg_1_reg_c_2762_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c " *) 
  SRLC32E alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2730_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2730_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c_n_1));
  FDCE alpha_reg_1_reg_c_2763_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2762_c_n_0),
        .Q(alpha_reg_1_reg_c_2763_c_n_0));
  FDCE alpha_reg_1_reg_c_2764_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2763_c_n_0),
        .Q(alpha_reg_1_reg_c_2764_c_n_0));
  FDCE alpha_reg_1_reg_c_2765_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2764_c_n_0),
        .Q(alpha_reg_1_reg_c_2765_c_n_0));
  FDCE alpha_reg_1_reg_c_2766_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2765_c_n_0),
        .Q(alpha_reg_1_reg_c_2766_c_n_0));
  FDCE alpha_reg_1_reg_c_2767_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2766_c_n_0),
        .Q(alpha_reg_1_reg_c_2767_c_n_0));
  FDCE alpha_reg_1_reg_c_2768_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2767_c_n_0),
        .Q(alpha_reg_1_reg_c_2768_c_n_0));
  FDCE alpha_reg_1_reg_c_2769_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2768_c_n_0),
        .Q(alpha_reg_1_reg_c_2769_c_n_0));
  FDCE alpha_reg_1_reg_c_2770_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2769_c_n_0),
        .Q(alpha_reg_1_reg_c_2770_c_n_0));
  FDCE alpha_reg_1_reg_c_2771_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2770_c_n_0),
        .Q(alpha_reg_1_reg_c_2771_c_n_0));
  FDCE alpha_reg_1_reg_c_2772_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2771_c_n_0),
        .Q(alpha_reg_1_reg_c_2772_c_n_0));
  FDCE alpha_reg_1_reg_c_2773_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2772_c_n_0),
        .Q(alpha_reg_1_reg_c_2773_c_n_0));
  FDCE alpha_reg_1_reg_c_2774_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2773_c_n_0),
        .Q(alpha_reg_1_reg_c_2774_c_n_0));
  FDCE alpha_reg_1_reg_c_2775_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2774_c_n_0),
        .Q(alpha_reg_1_reg_c_2775_c_n_0));
  FDCE alpha_reg_1_reg_c_2776_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2775_c_n_0),
        .Q(alpha_reg_1_reg_c_2776_c_n_0));
  FDCE alpha_reg_1_reg_c_2777_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2776_c_n_0),
        .Q(alpha_reg_1_reg_c_2777_c_n_0));
  FDCE alpha_reg_1_reg_c_2778_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2777_c_n_0),
        .Q(alpha_reg_1_reg_c_2778_c_n_0));
  FDCE alpha_reg_1_reg_c_2779_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2778_c_n_0),
        .Q(alpha_reg_1_reg_c_2779_c_n_0));
  FDCE alpha_reg_1_reg_c_2780_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2779_c_n_0),
        .Q(alpha_reg_1_reg_c_2780_c_n_0));
  FDCE alpha_reg_1_reg_c_2781_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2780_c_n_0),
        .Q(alpha_reg_1_reg_c_2781_c_n_0));
  FDCE alpha_reg_1_reg_c_2782_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2781_c_n_0),
        .Q(alpha_reg_1_reg_c_2782_c_n_0));
  FDCE alpha_reg_1_reg_c_2783_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2782_c_n_0),
        .Q(alpha_reg_1_reg_c_2783_c_n_0));
  FDCE alpha_reg_1_reg_c_2784_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2783_c_n_0),
        .Q(alpha_reg_1_reg_c_2784_c_n_0));
  FDCE alpha_reg_1_reg_c_2785_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2784_c_n_0),
        .Q(alpha_reg_1_reg_c_2785_c_n_0));
  FDCE alpha_reg_1_reg_c_2786_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2785_c_n_0),
        .Q(alpha_reg_1_reg_c_2786_c_n_0));
  FDCE alpha_reg_1_reg_c_2787_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2786_c_n_0),
        .Q(alpha_reg_1_reg_c_2787_c_n_0));
  FDCE alpha_reg_1_reg_c_2788_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2787_c_n_0),
        .Q(alpha_reg_1_reg_c_2788_c_n_0));
  FDCE alpha_reg_1_reg_c_2789_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2788_c_n_0),
        .Q(alpha_reg_1_reg_c_2789_c_n_0));
  FDCE alpha_reg_1_reg_c_2790_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2789_c_n_0),
        .Q(alpha_reg_1_reg_c_2790_c_n_0));
  FDCE alpha_reg_1_reg_c_2791_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2790_c_n_0),
        .Q(alpha_reg_1_reg_c_2791_c_n_0));
  FDCE alpha_reg_1_reg_c_2792_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2791_c_n_0),
        .Q(alpha_reg_1_reg_c_2792_c_n_0));
  FDCE alpha_reg_1_reg_c_2793_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2792_c_n_0),
        .Q(alpha_reg_1_reg_c_2793_c_n_0));
  FDCE alpha_reg_1_reg_c_2794_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2793_c_n_0),
        .Q(alpha_reg_1_reg_c_2794_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c " *) 
  SRLC32E alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2762_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2762_c_n_1),
        .Q(alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2795_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2794_c_n_0),
        .Q(alpha_reg_1_reg_c_2795_c_n_0));
  FDCE alpha_reg_1_reg_c_2796_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2795_c_n_0),
        .Q(alpha_reg_1_reg_c_2796_c_n_0));
  FDCE alpha_reg_1_reg_c_2797_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2796_c_n_0),
        .Q(alpha_reg_1_reg_c_2797_c_n_0));
  FDCE alpha_reg_1_reg_c_2798_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2797_c_n_0),
        .Q(alpha_reg_1_reg_c_2798_c_n_0));
  FDCE alpha_reg_1_reg_c_2799_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2798_c_n_0),
        .Q(alpha_reg_1_reg_c_2799_c_n_0));
  FDCE alpha_reg_1_reg_c_2800_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2799_c_n_0),
        .Q(alpha_reg_1_reg_c_2800_c_n_0));
  FDCE alpha_reg_1_reg_c_2801_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2800_c_n_0),
        .Q(alpha_reg_1_reg_c_2801_c_n_0));
  FDCE alpha_reg_1_reg_c_2802_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2801_c_n_0),
        .Q(alpha_reg_1_reg_c_2802_c_n_0));
  FDCE alpha_reg_1_reg_c_2803_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2802_c_n_0),
        .Q(alpha_reg_1_reg_c_2803_c_n_0));
  FDCE alpha_reg_1_reg_c_2804_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2803_c_n_0),
        .Q(alpha_reg_1_reg_c_2804_c_n_0));
  FDCE alpha_reg_1_reg_c_2805_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2804_c_n_0),
        .Q(alpha_reg_1_reg_c_2805_c_n_0));
  FDCE alpha_reg_1_reg_c_2806_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2805_c_n_0),
        .Q(alpha_reg_1_reg_c_2806_c_n_0));
  FDCE alpha_reg_1_reg_c_2807_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2806_c_n_0),
        .Q(alpha_reg_1_reg_c_2807_c_n_0));
  FDCE alpha_reg_1_reg_c_2808_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2807_c_n_0),
        .Q(alpha_reg_1_reg_c_2808_c_n_0));
  FDCE alpha_reg_1_reg_c_2809_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2808_c_n_0),
        .Q(alpha_reg_1_reg_c_2809_c_n_0));
  FDCE alpha_reg_1_reg_c_2810_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2809_c_n_0),
        .Q(alpha_reg_1_reg_c_2810_c_n_0));
  FDCE alpha_reg_1_reg_c_2811_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2810_c_n_0),
        .Q(alpha_reg_1_reg_c_2811_c_n_0));
  FDCE alpha_reg_1_reg_c_2812_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2811_c_n_0),
        .Q(alpha_reg_1_reg_c_2812_c_n_0));
  FDCE alpha_reg_1_reg_c_2813_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2812_c_n_0),
        .Q(alpha_reg_1_reg_c_2813_c_n_0));
  FDCE alpha_reg_1_reg_c_2814_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2813_c_n_0),
        .Q(alpha_reg_1_reg_c_2814_c_n_0));
  FDCE alpha_reg_1_reg_c_2815_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2814_c_n_0),
        .Q(alpha_reg_1_reg_c_2815_c_n_0));
  FDCE alpha_reg_1_reg_c_2816_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2815_c_n_0),
        .Q(alpha_reg_1_reg_c_2816_c_n_0));
  FDCE alpha_reg_1_reg_c_2817_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2816_c_n_0),
        .Q(alpha_reg_1_reg_c_2817_c_n_0));
  FDCE alpha_reg_1_reg_c_2818_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2817_c_n_0),
        .Q(alpha_reg_1_reg_c_2818_c_n_0));
  FDCE alpha_reg_1_reg_c_2819_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2818_c_n_0),
        .Q(alpha_reg_1_reg_c_2819_c_n_0));
  FDCE alpha_reg_1_reg_c_2820_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2819_c_n_0),
        .Q(alpha_reg_1_reg_c_2820_c_n_0));
  FDCE alpha_reg_1_reg_c_2821_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2820_c_n_0),
        .Q(alpha_reg_1_reg_c_2821_c_n_0));
  FDCE alpha_reg_1_reg_c_2822_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2821_c_n_0),
        .Q(alpha_reg_1_reg_c_2822_c_n_0));
  FDCE alpha_reg_1_reg_c_2823_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2822_c_n_0),
        .Q(alpha_reg_1_reg_c_2823_c_n_0));
  FDCE alpha_reg_1_reg_c_2824_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2823_c_n_0),
        .Q(alpha_reg_1_reg_c_2824_c_n_0));
  FDCE alpha_reg_1_reg_c_2825_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2824_c_n_0),
        .Q(alpha_reg_1_reg_c_2825_c_n_0));
  FDCE alpha_reg_1_reg_c_2826_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2825_c_n_0),
        .Q(alpha_reg_1_reg_c_2826_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c " *) 
  SRLC32E alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2794_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2794_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c_n_1));
  FDCE alpha_reg_1_reg_c_2827_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2826_c_n_0),
        .Q(alpha_reg_1_reg_c_2827_c_n_0));
  FDCE alpha_reg_1_reg_c_2828_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2827_c_n_0),
        .Q(alpha_reg_1_reg_c_2828_c_n_0));
  FDCE alpha_reg_1_reg_c_2829_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2828_c_n_0),
        .Q(alpha_reg_1_reg_c_2829_c_n_0));
  FDCE alpha_reg_1_reg_c_2830_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2829_c_n_0),
        .Q(alpha_reg_1_reg_c_2830_c_n_0));
  FDCE alpha_reg_1_reg_c_2831_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2830_c_n_0),
        .Q(alpha_reg_1_reg_c_2831_c_n_0));
  FDCE alpha_reg_1_reg_c_2832_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2831_c_n_0),
        .Q(alpha_reg_1_reg_c_2832_c_n_0));
  FDCE alpha_reg_1_reg_c_2833_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2832_c_n_0),
        .Q(alpha_reg_1_reg_c_2833_c_n_0));
  FDCE alpha_reg_1_reg_c_2834_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2833_c_n_0),
        .Q(alpha_reg_1_reg_c_2834_c_n_0));
  FDCE alpha_reg_1_reg_c_2835_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2834_c_n_0),
        .Q(alpha_reg_1_reg_c_2835_c_n_0));
  FDCE alpha_reg_1_reg_c_2836_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2835_c_n_0),
        .Q(alpha_reg_1_reg_c_2836_c_n_0));
  FDCE alpha_reg_1_reg_c_2837_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2836_c_n_0),
        .Q(alpha_reg_1_reg_c_2837_c_n_0));
  FDCE alpha_reg_1_reg_c_2838_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2837_c_n_0),
        .Q(alpha_reg_1_reg_c_2838_c_n_0));
  FDCE alpha_reg_1_reg_c_2839_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2838_c_n_0),
        .Q(alpha_reg_1_reg_c_2839_c_n_0));
  FDCE alpha_reg_1_reg_c_2840_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2839_c_n_0),
        .Q(alpha_reg_1_reg_c_2840_c_n_0));
  FDCE alpha_reg_1_reg_c_2841_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2840_c_n_0),
        .Q(alpha_reg_1_reg_c_2841_c_n_0));
  FDCE alpha_reg_1_reg_c_2842_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2841_c_n_0),
        .Q(alpha_reg_1_reg_c_2842_c_n_0));
  FDCE alpha_reg_1_reg_c_2843_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2842_c_n_0),
        .Q(alpha_reg_1_reg_c_2843_c_n_0));
  FDCE alpha_reg_1_reg_c_2844_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2843_c_n_0),
        .Q(alpha_reg_1_reg_c_2844_c_n_0));
  FDCE alpha_reg_1_reg_c_2845_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2844_c_n_0),
        .Q(alpha_reg_1_reg_c_2845_c_n_0));
  FDCE alpha_reg_1_reg_c_2846_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2845_c_n_0),
        .Q(alpha_reg_1_reg_c_2846_c_n_0));
  FDCE alpha_reg_1_reg_c_2847_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2846_c_n_0),
        .Q(alpha_reg_1_reg_c_2847_c_n_0));
  FDCE alpha_reg_1_reg_c_2848_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2847_c_n_0),
        .Q(alpha_reg_1_reg_c_2848_c_n_0));
  FDCE alpha_reg_1_reg_c_2849_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2848_c_n_0),
        .Q(alpha_reg_1_reg_c_2849_c_n_0));
  FDCE alpha_reg_1_reg_c_2850_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2849_c_n_0),
        .Q(alpha_reg_1_reg_c_2850_c_n_0));
  FDCE alpha_reg_1_reg_c_2851_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2850_c_n_0),
        .Q(alpha_reg_1_reg_c_2851_c_n_0));
  FDCE alpha_reg_1_reg_c_2852_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2851_c_n_0),
        .Q(alpha_reg_1_reg_c_2852_c_n_0));
  FDCE alpha_reg_1_reg_c_2853_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2852_c_n_0),
        .Q(alpha_reg_1_reg_c_2853_c_n_0));
  FDCE alpha_reg_1_reg_c_2854_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2853_c_n_0),
        .Q(alpha_reg_1_reg_c_2854_c_n_0));
  FDCE alpha_reg_1_reg_c_2855_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2854_c_n_0),
        .Q(alpha_reg_1_reg_c_2855_c_n_0));
  FDCE alpha_reg_1_reg_c_2856_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2855_c_n_0),
        .Q(alpha_reg_1_reg_c_2856_c_n_0));
  FDCE alpha_reg_1_reg_c_2857_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2856_c_n_0),
        .Q(alpha_reg_1_reg_c_2857_c_n_0));
  FDCE alpha_reg_1_reg_c_2858_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2857_c_n_0),
        .Q(alpha_reg_1_reg_c_2858_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c " *) 
  SRLC32E alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2826_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2826_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c_n_1));
  FDCE alpha_reg_1_reg_c_2859_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2858_c_n_0),
        .Q(alpha_reg_1_reg_c_2859_c_n_0));
  FDCE alpha_reg_1_reg_c_2860_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2859_c_n_0),
        .Q(alpha_reg_1_reg_c_2860_c_n_0));
  FDCE alpha_reg_1_reg_c_2861_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2860_c_n_0),
        .Q(alpha_reg_1_reg_c_2861_c_n_0));
  FDCE alpha_reg_1_reg_c_2862_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2861_c_n_0),
        .Q(alpha_reg_1_reg_c_2862_c_n_0));
  FDCE alpha_reg_1_reg_c_2863_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2862_c_n_0),
        .Q(alpha_reg_1_reg_c_2863_c_n_0));
  FDCE alpha_reg_1_reg_c_2864_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2863_c_n_0),
        .Q(alpha_reg_1_reg_c_2864_c_n_0));
  FDCE alpha_reg_1_reg_c_2865_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2864_c_n_0),
        .Q(alpha_reg_1_reg_c_2865_c_n_0));
  FDCE alpha_reg_1_reg_c_2866_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2865_c_n_0),
        .Q(alpha_reg_1_reg_c_2866_c_n_0));
  FDCE alpha_reg_1_reg_c_2867_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2866_c_n_0),
        .Q(alpha_reg_1_reg_c_2867_c_n_0));
  FDCE alpha_reg_1_reg_c_2868_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2867_c_n_0),
        .Q(alpha_reg_1_reg_c_2868_c_n_0));
  FDCE alpha_reg_1_reg_c_2869_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2868_c_n_0),
        .Q(alpha_reg_1_reg_c_2869_c_n_0));
  FDCE alpha_reg_1_reg_c_2870_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2869_c_n_0),
        .Q(alpha_reg_1_reg_c_2870_c_n_0));
  FDCE alpha_reg_1_reg_c_2871_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2870_c_n_0),
        .Q(alpha_reg_1_reg_c_2871_c_n_0));
  FDCE alpha_reg_1_reg_c_2872_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2871_c_n_0),
        .Q(alpha_reg_1_reg_c_2872_c_n_0));
  FDCE alpha_reg_1_reg_c_2873_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2872_c_n_0),
        .Q(alpha_reg_1_reg_c_2873_c_n_0));
  FDCE alpha_reg_1_reg_c_2874_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2873_c_n_0),
        .Q(alpha_reg_1_reg_c_2874_c_n_0));
  FDCE alpha_reg_1_reg_c_2875_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2874_c_n_0),
        .Q(alpha_reg_1_reg_c_2875_c_n_0));
  FDCE alpha_reg_1_reg_c_2876_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2875_c_n_0),
        .Q(alpha_reg_1_reg_c_2876_c_n_0));
  FDCE alpha_reg_1_reg_c_2877_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2876_c_n_0),
        .Q(alpha_reg_1_reg_c_2877_c_n_0));
  FDCE alpha_reg_1_reg_c_2878_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2877_c_n_0),
        .Q(alpha_reg_1_reg_c_2878_c_n_0));
  FDCE alpha_reg_1_reg_c_2879_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2878_c_n_0),
        .Q(alpha_reg_1_reg_c_2879_c_n_0));
  FDCE alpha_reg_1_reg_c_2880_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2879_c_n_0),
        .Q(alpha_reg_1_reg_c_2880_c_n_0));
  FDCE alpha_reg_1_reg_c_2881_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2880_c_n_0),
        .Q(alpha_reg_1_reg_c_2881_c_n_0));
  FDCE alpha_reg_1_reg_c_2882_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2881_c_n_0),
        .Q(alpha_reg_1_reg_c_2882_c_n_0));
  FDCE alpha_reg_1_reg_c_2883_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2882_c_n_0),
        .Q(alpha_reg_1_reg_c_2883_c_n_0));
  FDCE alpha_reg_1_reg_c_2884_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2883_c_n_0),
        .Q(alpha_reg_1_reg_c_2884_c_n_0));
  FDCE alpha_reg_1_reg_c_2885_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2884_c_n_0),
        .Q(alpha_reg_1_reg_c_2885_c_n_0));
  FDCE alpha_reg_1_reg_c_2886_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2885_c_n_0),
        .Q(alpha_reg_1_reg_c_2886_c_n_0));
  FDCE alpha_reg_1_reg_c_2887_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2886_c_n_0),
        .Q(alpha_reg_1_reg_c_2887_c_n_0));
  FDCE alpha_reg_1_reg_c_2888_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2887_c_n_0),
        .Q(alpha_reg_1_reg_c_2888_c_n_0));
  FDCE alpha_reg_1_reg_c_2889_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2888_c_n_0),
        .Q(alpha_reg_1_reg_c_2889_c_n_0));
  FDCE alpha_reg_1_reg_c_2890_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2889_c_n_0),
        .Q(alpha_reg_1_reg_c_2890_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c " *) 
  SRLC32E alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2858_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2858_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c_n_1));
  FDCE alpha_reg_1_reg_c_2891_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2890_c_n_0),
        .Q(alpha_reg_1_reg_c_2891_c_n_0));
  FDCE alpha_reg_1_reg_c_2892_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2891_c_n_0),
        .Q(alpha_reg_1_reg_c_2892_c_n_0));
  FDCE alpha_reg_1_reg_c_2893_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2892_c_n_0),
        .Q(alpha_reg_1_reg_c_2893_c_n_0));
  FDCE alpha_reg_1_reg_c_2894_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2893_c_n_0),
        .Q(alpha_reg_1_reg_c_2894_c_n_0));
  FDCE alpha_reg_1_reg_c_2895_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2894_c_n_0),
        .Q(alpha_reg_1_reg_c_2895_c_n_0));
  FDCE alpha_reg_1_reg_c_2896_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2895_c_n_0),
        .Q(alpha_reg_1_reg_c_2896_c_n_0));
  FDCE alpha_reg_1_reg_c_2897_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2896_c_n_0),
        .Q(alpha_reg_1_reg_c_2897_c_n_0));
  FDCE alpha_reg_1_reg_c_2898_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2897_c_n_0),
        .Q(alpha_reg_1_reg_c_2898_c_n_0));
  FDCE alpha_reg_1_reg_c_2899_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2898_c_n_0),
        .Q(alpha_reg_1_reg_c_2899_c_n_0));
  FDCE alpha_reg_1_reg_c_2900_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2899_c_n_0),
        .Q(alpha_reg_1_reg_c_2900_c_n_0));
  FDCE alpha_reg_1_reg_c_2901_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2900_c_n_0),
        .Q(alpha_reg_1_reg_c_2901_c_n_0));
  FDCE alpha_reg_1_reg_c_2902_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2901_c_n_0),
        .Q(alpha_reg_1_reg_c_2902_c_n_0));
  FDCE alpha_reg_1_reg_c_2903_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2902_c_n_0),
        .Q(alpha_reg_1_reg_c_2903_c_n_0));
  FDCE alpha_reg_1_reg_c_2904_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2903_c_n_0),
        .Q(alpha_reg_1_reg_c_2904_c_n_0));
  FDCE alpha_reg_1_reg_c_2905_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2904_c_n_0),
        .Q(alpha_reg_1_reg_c_2905_c_n_0));
  FDCE alpha_reg_1_reg_c_2906_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2905_c_n_0),
        .Q(alpha_reg_1_reg_c_2906_c_n_0));
  FDCE alpha_reg_1_reg_c_2907_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2906_c_n_0),
        .Q(alpha_reg_1_reg_c_2907_c_n_0));
  FDCE alpha_reg_1_reg_c_2908_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2907_c_n_0),
        .Q(alpha_reg_1_reg_c_2908_c_n_0));
  FDCE alpha_reg_1_reg_c_2909_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2908_c_n_0),
        .Q(alpha_reg_1_reg_c_2909_c_n_0));
  FDCE alpha_reg_1_reg_c_2910_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2909_c_n_0),
        .Q(alpha_reg_1_reg_c_2910_c_n_0));
  FDCE alpha_reg_1_reg_c_2911_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2910_c_n_0),
        .Q(alpha_reg_1_reg_c_2911_c_n_0));
  FDCE alpha_reg_1_reg_c_2912_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2911_c_n_0),
        .Q(alpha_reg_1_reg_c_2912_c_n_0));
  FDCE alpha_reg_1_reg_c_2913_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2912_c_n_0),
        .Q(alpha_reg_1_reg_c_2913_c_n_0));
  FDCE alpha_reg_1_reg_c_2914_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2913_c_n_0),
        .Q(alpha_reg_1_reg_c_2914_c_n_0));
  FDCE alpha_reg_1_reg_c_2915_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2914_c_n_0),
        .Q(alpha_reg_1_reg_c_2915_c_n_0));
  FDCE alpha_reg_1_reg_c_2916_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2915_c_n_0),
        .Q(alpha_reg_1_reg_c_2916_c_n_0));
  FDCE alpha_reg_1_reg_c_2917_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2916_c_n_0),
        .Q(alpha_reg_1_reg_c_2917_c_n_0));
  FDCE alpha_reg_1_reg_c_2918_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2917_c_n_0),
        .Q(alpha_reg_1_reg_c_2918_c_n_0));
  FDCE alpha_reg_1_reg_c_2919_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2918_c_n_0),
        .Q(alpha_reg_1_reg_c_2919_c_n_0));
  FDCE alpha_reg_1_reg_c_2920_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2919_c_n_0),
        .Q(alpha_reg_1_reg_c_2920_c_n_0));
  FDCE alpha_reg_1_reg_c_2921_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2920_c_n_0),
        .Q(alpha_reg_1_reg_c_2921_c_n_0));
  FDCE alpha_reg_1_reg_c_2922_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2921_c_n_0),
        .Q(alpha_reg_1_reg_c_2922_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c " *) 
  SRLC32E alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2890_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2890_c_n_1),
        .Q(alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_2923_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2922_c_n_0),
        .Q(alpha_reg_1_reg_c_2923_c_n_0));
  FDCE alpha_reg_1_reg_c_2924_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2923_c_n_0),
        .Q(alpha_reg_1_reg_c_2924_c_n_0));
  FDCE alpha_reg_1_reg_c_2925_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2924_c_n_0),
        .Q(alpha_reg_1_reg_c_2925_c_n_0));
  FDCE alpha_reg_1_reg_c_2926_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2925_c_n_0),
        .Q(alpha_reg_1_reg_c_2926_c_n_0));
  FDCE alpha_reg_1_reg_c_2927_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2926_c_n_0),
        .Q(alpha_reg_1_reg_c_2927_c_n_0));
  FDCE alpha_reg_1_reg_c_2928_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2927_c_n_0),
        .Q(alpha_reg_1_reg_c_2928_c_n_0));
  FDCE alpha_reg_1_reg_c_2929_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2928_c_n_0),
        .Q(alpha_reg_1_reg_c_2929_c_n_0));
  FDCE alpha_reg_1_reg_c_2930_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2929_c_n_0),
        .Q(alpha_reg_1_reg_c_2930_c_n_0));
  FDCE alpha_reg_1_reg_c_2931_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2930_c_n_0),
        .Q(alpha_reg_1_reg_c_2931_c_n_0));
  FDCE alpha_reg_1_reg_c_2932_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2931_c_n_0),
        .Q(alpha_reg_1_reg_c_2932_c_n_0));
  FDCE alpha_reg_1_reg_c_2933_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2932_c_n_0),
        .Q(alpha_reg_1_reg_c_2933_c_n_0));
  FDCE alpha_reg_1_reg_c_2934_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2933_c_n_0),
        .Q(alpha_reg_1_reg_c_2934_c_n_0));
  FDCE alpha_reg_1_reg_c_2935_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2934_c_n_0),
        .Q(alpha_reg_1_reg_c_2935_c_n_0));
  FDCE alpha_reg_1_reg_c_2936_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2935_c_n_0),
        .Q(alpha_reg_1_reg_c_2936_c_n_0));
  FDCE alpha_reg_1_reg_c_2937_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2936_c_n_0),
        .Q(alpha_reg_1_reg_c_2937_c_n_0));
  FDCE alpha_reg_1_reg_c_2938_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2937_c_n_0),
        .Q(alpha_reg_1_reg_c_2938_c_n_0));
  FDCE alpha_reg_1_reg_c_2939_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2938_c_n_0),
        .Q(alpha_reg_1_reg_c_2939_c_n_0));
  FDCE alpha_reg_1_reg_c_2940_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2939_c_n_0),
        .Q(alpha_reg_1_reg_c_2940_c_n_0));
  FDCE alpha_reg_1_reg_c_2941_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2940_c_n_0),
        .Q(alpha_reg_1_reg_c_2941_c_n_0));
  FDCE alpha_reg_1_reg_c_2942_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2941_c_n_0),
        .Q(alpha_reg_1_reg_c_2942_c_n_0));
  FDCE alpha_reg_1_reg_c_2943_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2942_c_n_0),
        .Q(alpha_reg_1_reg_c_2943_c_n_0));
  FDCE alpha_reg_1_reg_c_2944_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2943_c_n_0),
        .Q(alpha_reg_1_reg_c_2944_c_n_0));
  FDCE alpha_reg_1_reg_c_2945_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2944_c_n_0),
        .Q(alpha_reg_1_reg_c_2945_c_n_0));
  FDCE alpha_reg_1_reg_c_2946_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2945_c_n_0),
        .Q(alpha_reg_1_reg_c_2946_c_n_0));
  FDCE alpha_reg_1_reg_c_2947_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2946_c_n_0),
        .Q(alpha_reg_1_reg_c_2947_c_n_0));
  FDCE alpha_reg_1_reg_c_2948_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2947_c_n_0),
        .Q(alpha_reg_1_reg_c_2948_c_n_0));
  FDCE alpha_reg_1_reg_c_2949_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2948_c_n_0),
        .Q(alpha_reg_1_reg_c_2949_c_n_0));
  FDCE alpha_reg_1_reg_c_2950_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2949_c_n_0),
        .Q(alpha_reg_1_reg_c_2950_c_n_0));
  FDCE alpha_reg_1_reg_c_2951_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2950_c_n_0),
        .Q(alpha_reg_1_reg_c_2951_c_n_0));
  FDCE alpha_reg_1_reg_c_2952_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2951_c_n_0),
        .Q(alpha_reg_1_reg_c_2952_c_n_0));
  FDCE alpha_reg_1_reg_c_2953_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2952_c_n_0),
        .Q(alpha_reg_1_reg_c_2953_c_n_0));
  FDCE alpha_reg_1_reg_c_2954_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2953_c_n_0),
        .Q(alpha_reg_1_reg_c_2954_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c " *) 
  SRLC32E alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2922_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2922_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c_n_1));
  FDCE alpha_reg_1_reg_c_2955_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2954_c_n_0),
        .Q(alpha_reg_1_reg_c_2955_c_n_0));
  FDCE alpha_reg_1_reg_c_2956_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2955_c_n_0),
        .Q(alpha_reg_1_reg_c_2956_c_n_0));
  FDCE alpha_reg_1_reg_c_2957_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2956_c_n_0),
        .Q(alpha_reg_1_reg_c_2957_c_n_0));
  FDCE alpha_reg_1_reg_c_2958_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2957_c_n_0),
        .Q(alpha_reg_1_reg_c_2958_c_n_0));
  FDCE alpha_reg_1_reg_c_2959_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2958_c_n_0),
        .Q(alpha_reg_1_reg_c_2959_c_n_0));
  FDCE alpha_reg_1_reg_c_2960_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2959_c_n_0),
        .Q(alpha_reg_1_reg_c_2960_c_n_0));
  FDCE alpha_reg_1_reg_c_2961_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2960_c_n_0),
        .Q(alpha_reg_1_reg_c_2961_c_n_0));
  FDCE alpha_reg_1_reg_c_2962_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2961_c_n_0),
        .Q(alpha_reg_1_reg_c_2962_c_n_0));
  FDCE alpha_reg_1_reg_c_2963_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2962_c_n_0),
        .Q(alpha_reg_1_reg_c_2963_c_n_0));
  FDCE alpha_reg_1_reg_c_2964_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2963_c_n_0),
        .Q(alpha_reg_1_reg_c_2964_c_n_0));
  FDCE alpha_reg_1_reg_c_2965_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2964_c_n_0),
        .Q(alpha_reg_1_reg_c_2965_c_n_0));
  FDCE alpha_reg_1_reg_c_2966_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2965_c_n_0),
        .Q(alpha_reg_1_reg_c_2966_c_n_0));
  FDCE alpha_reg_1_reg_c_2967_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2966_c_n_0),
        .Q(alpha_reg_1_reg_c_2967_c_n_0));
  FDCE alpha_reg_1_reg_c_2968_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2967_c_n_0),
        .Q(alpha_reg_1_reg_c_2968_c_n_0));
  FDCE alpha_reg_1_reg_c_2969_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2968_c_n_0),
        .Q(alpha_reg_1_reg_c_2969_c_n_0));
  FDCE alpha_reg_1_reg_c_2970_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2969_c_n_0),
        .Q(alpha_reg_1_reg_c_2970_c_n_0));
  FDCE alpha_reg_1_reg_c_2971_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2970_c_n_0),
        .Q(alpha_reg_1_reg_c_2971_c_n_0));
  FDCE alpha_reg_1_reg_c_2972_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2971_c_n_0),
        .Q(alpha_reg_1_reg_c_2972_c_n_0));
  FDCE alpha_reg_1_reg_c_2973_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2972_c_n_0),
        .Q(alpha_reg_1_reg_c_2973_c_n_0));
  FDCE alpha_reg_1_reg_c_2974_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2973_c_n_0),
        .Q(alpha_reg_1_reg_c_2974_c_n_0));
  FDCE alpha_reg_1_reg_c_2975_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2974_c_n_0),
        .Q(alpha_reg_1_reg_c_2975_c_n_0));
  FDCE alpha_reg_1_reg_c_2976_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2975_c_n_0),
        .Q(alpha_reg_1_reg_c_2976_c_n_0));
  FDCE alpha_reg_1_reg_c_2977_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2976_c_n_0),
        .Q(alpha_reg_1_reg_c_2977_c_n_0));
  FDCE alpha_reg_1_reg_c_2978_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2977_c_n_0),
        .Q(alpha_reg_1_reg_c_2978_c_n_0));
  FDCE alpha_reg_1_reg_c_2979_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2978_c_n_0),
        .Q(alpha_reg_1_reg_c_2979_c_n_0));
  FDCE alpha_reg_1_reg_c_2980_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2979_c_n_0),
        .Q(alpha_reg_1_reg_c_2980_c_n_0));
  FDCE alpha_reg_1_reg_c_2981_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2980_c_n_0),
        .Q(alpha_reg_1_reg_c_2981_c_n_0));
  FDCE alpha_reg_1_reg_c_2982_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2981_c_n_0),
        .Q(alpha_reg_1_reg_c_2982_c_n_0));
  FDCE alpha_reg_1_reg_c_2983_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2982_c_n_0),
        .Q(alpha_reg_1_reg_c_2983_c_n_0));
  FDCE alpha_reg_1_reg_c_2984_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2983_c_n_0),
        .Q(alpha_reg_1_reg_c_2984_c_n_0));
  FDCE alpha_reg_1_reg_c_2985_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2984_c_n_0),
        .Q(alpha_reg_1_reg_c_2985_c_n_0));
  FDCE alpha_reg_1_reg_c_2986_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2985_c_n_0),
        .Q(alpha_reg_1_reg_c_2986_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c " *) 
  SRLC32E alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2954_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2954_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c_n_1));
  FDCE alpha_reg_1_reg_c_2987_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2986_c_n_0),
        .Q(alpha_reg_1_reg_c_2987_c_n_0));
  FDCE alpha_reg_1_reg_c_2988_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2987_c_n_0),
        .Q(alpha_reg_1_reg_c_2988_c_n_0));
  FDCE alpha_reg_1_reg_c_2989_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2988_c_n_0),
        .Q(alpha_reg_1_reg_c_2989_c_n_0));
  FDCE alpha_reg_1_reg_c_2990_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2989_c_n_0),
        .Q(alpha_reg_1_reg_c_2990_c_n_0));
  FDCE alpha_reg_1_reg_c_2991_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2990_c_n_0),
        .Q(alpha_reg_1_reg_c_2991_c_n_0));
  FDCE alpha_reg_1_reg_c_2992_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2991_c_n_0),
        .Q(alpha_reg_1_reg_c_2992_c_n_0));
  FDCE alpha_reg_1_reg_c_2993_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2992_c_n_0),
        .Q(alpha_reg_1_reg_c_2993_c_n_0));
  FDCE alpha_reg_1_reg_c_2994_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2993_c_n_0),
        .Q(alpha_reg_1_reg_c_2994_c_n_0));
  FDCE alpha_reg_1_reg_c_2995_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2994_c_n_0),
        .Q(alpha_reg_1_reg_c_2995_c_n_0));
  FDCE alpha_reg_1_reg_c_2996_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2995_c_n_0),
        .Q(alpha_reg_1_reg_c_2996_c_n_0));
  FDCE alpha_reg_1_reg_c_2997_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2996_c_n_0),
        .Q(alpha_reg_1_reg_c_2997_c_n_0));
  FDCE alpha_reg_1_reg_c_2998_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2997_c_n_0),
        .Q(alpha_reg_1_reg_c_2998_c_n_0));
  FDCE alpha_reg_1_reg_c_2999_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2998_c_n_0),
        .Q(alpha_reg_1_reg_c_2999_c_n_0));
  FDCE alpha_reg_1_reg_c_3000_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_2999_c_n_0),
        .Q(alpha_reg_1_reg_c_3000_c_n_0));
  FDCE alpha_reg_1_reg_c_3001_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3000_c_n_0),
        .Q(alpha_reg_1_reg_c_3001_c_n_0));
  FDCE alpha_reg_1_reg_c_3002_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3001_c_n_0),
        .Q(alpha_reg_1_reg_c_3002_c_n_0));
  FDCE alpha_reg_1_reg_c_3003_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3002_c_n_0),
        .Q(alpha_reg_1_reg_c_3003_c_n_0));
  FDCE alpha_reg_1_reg_c_3004_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3003_c_n_0),
        .Q(alpha_reg_1_reg_c_3004_c_n_0));
  FDCE alpha_reg_1_reg_c_3005_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3004_c_n_0),
        .Q(alpha_reg_1_reg_c_3005_c_n_0));
  FDCE alpha_reg_1_reg_c_3006_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3005_c_n_0),
        .Q(alpha_reg_1_reg_c_3006_c_n_0));
  FDCE alpha_reg_1_reg_c_3007_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3006_c_n_0),
        .Q(alpha_reg_1_reg_c_3007_c_n_0));
  FDCE alpha_reg_1_reg_c_3008_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3007_c_n_0),
        .Q(alpha_reg_1_reg_c_3008_c_n_0));
  FDCE alpha_reg_1_reg_c_3009_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3008_c_n_0),
        .Q(alpha_reg_1_reg_c_3009_c_n_0));
  FDCE alpha_reg_1_reg_c_3010_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3009_c_n_0),
        .Q(alpha_reg_1_reg_c_3010_c_n_0));
  FDCE alpha_reg_1_reg_c_3011_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3010_c_n_0),
        .Q(alpha_reg_1_reg_c_3011_c_n_0));
  FDCE alpha_reg_1_reg_c_3012_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3011_c_n_0),
        .Q(alpha_reg_1_reg_c_3012_c_n_0));
  FDCE alpha_reg_1_reg_c_3013_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3012_c_n_0),
        .Q(alpha_reg_1_reg_c_3013_c_n_0));
  FDCE alpha_reg_1_reg_c_3014_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3013_c_n_0),
        .Q(alpha_reg_1_reg_c_3014_c_n_0));
  FDCE alpha_reg_1_reg_c_3015_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3014_c_n_0),
        .Q(alpha_reg_1_reg_c_3015_c_n_0));
  FDCE alpha_reg_1_reg_c_3016_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3015_c_n_0),
        .Q(alpha_reg_1_reg_c_3016_c_n_0));
  FDCE alpha_reg_1_reg_c_3017_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3016_c_n_0),
        .Q(alpha_reg_1_reg_c_3017_c_n_0));
  FDCE alpha_reg_1_reg_c_3018_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3017_c_n_0),
        .Q(alpha_reg_1_reg_c_3018_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c " *) 
  SRLC32E alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_2986_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_2986_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c_n_1));
  FDCE alpha_reg_1_reg_c_3019_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3018_c_n_0),
        .Q(alpha_reg_1_reg_c_3019_c_n_0));
  FDCE alpha_reg_1_reg_c_3020_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3019_c_n_0),
        .Q(alpha_reg_1_reg_c_3020_c_n_0));
  FDCE alpha_reg_1_reg_c_3021_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3020_c_n_0),
        .Q(alpha_reg_1_reg_c_3021_c_n_0));
  FDCE alpha_reg_1_reg_c_3022_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3021_c_n_0),
        .Q(alpha_reg_1_reg_c_3022_c_n_0));
  FDCE alpha_reg_1_reg_c_3023_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3022_c_n_0),
        .Q(alpha_reg_1_reg_c_3023_c_n_0));
  FDCE alpha_reg_1_reg_c_3024_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3023_c_n_0),
        .Q(alpha_reg_1_reg_c_3024_c_n_0));
  FDCE alpha_reg_1_reg_c_3025_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3024_c_n_0),
        .Q(alpha_reg_1_reg_c_3025_c_n_0));
  FDCE alpha_reg_1_reg_c_3026_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3025_c_n_0),
        .Q(alpha_reg_1_reg_c_3026_c_n_0));
  FDCE alpha_reg_1_reg_c_3027_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3026_c_n_0),
        .Q(alpha_reg_1_reg_c_3027_c_n_0));
  FDCE alpha_reg_1_reg_c_3028_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3027_c_n_0),
        .Q(alpha_reg_1_reg_c_3028_c_n_0));
  FDCE alpha_reg_1_reg_c_3029_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3028_c_n_0),
        .Q(alpha_reg_1_reg_c_3029_c_n_0));
  FDCE alpha_reg_1_reg_c_3030_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3029_c_n_0),
        .Q(alpha_reg_1_reg_c_3030_c_n_0));
  FDCE alpha_reg_1_reg_c_3031_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3030_c_n_0),
        .Q(alpha_reg_1_reg_c_3031_c_n_0));
  FDCE alpha_reg_1_reg_c_3032_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3031_c_n_0),
        .Q(alpha_reg_1_reg_c_3032_c_n_0));
  FDCE alpha_reg_1_reg_c_3033_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3032_c_n_0),
        .Q(alpha_reg_1_reg_c_3033_c_n_0));
  FDCE alpha_reg_1_reg_c_3034_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3033_c_n_0),
        .Q(alpha_reg_1_reg_c_3034_c_n_0));
  FDCE alpha_reg_1_reg_c_3035_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3034_c_n_0),
        .Q(alpha_reg_1_reg_c_3035_c_n_0));
  FDCE alpha_reg_1_reg_c_3036_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3035_c_n_0),
        .Q(alpha_reg_1_reg_c_3036_c_n_0));
  FDCE alpha_reg_1_reg_c_3037_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3036_c_n_0),
        .Q(alpha_reg_1_reg_c_3037_c_n_0));
  FDCE alpha_reg_1_reg_c_3038_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3037_c_n_0),
        .Q(alpha_reg_1_reg_c_3038_c_n_0));
  FDCE alpha_reg_1_reg_c_3039_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3038_c_n_0),
        .Q(alpha_reg_1_reg_c_3039_c_n_0));
  FDCE alpha_reg_1_reg_c_3040_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3039_c_n_0),
        .Q(alpha_reg_1_reg_c_3040_c_n_0));
  FDCE alpha_reg_1_reg_c_3041_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3040_c_n_0),
        .Q(alpha_reg_1_reg_c_3041_c_n_0));
  FDCE alpha_reg_1_reg_c_3042_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3041_c_n_0),
        .Q(alpha_reg_1_reg_c_3042_c_n_0));
  FDCE alpha_reg_1_reg_c_3043_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3042_c_n_0),
        .Q(alpha_reg_1_reg_c_3043_c_n_0));
  FDCE alpha_reg_1_reg_c_3044_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3043_c_n_0),
        .Q(alpha_reg_1_reg_c_3044_c_n_0));
  FDCE alpha_reg_1_reg_c_3045_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3044_c_n_0),
        .Q(alpha_reg_1_reg_c_3045_c_n_0));
  FDCE alpha_reg_1_reg_c_3046_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3045_c_n_0),
        .Q(alpha_reg_1_reg_c_3046_c_n_0));
  FDCE alpha_reg_1_reg_c_3047_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3046_c_n_0),
        .Q(alpha_reg_1_reg_c_3047_c_n_0));
  FDCE alpha_reg_1_reg_c_3048_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3047_c_n_0),
        .Q(alpha_reg_1_reg_c_3048_c_n_0));
  FDCE alpha_reg_1_reg_c_3049_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3048_c_n_0),
        .Q(alpha_reg_1_reg_c_3049_c_n_0));
  FDCE alpha_reg_1_reg_c_3050_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3049_c_n_0),
        .Q(alpha_reg_1_reg_c_3050_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c " *) 
  SRLC32E alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3018_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3018_c_n_1),
        .Q(alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3051_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3050_c_n_0),
        .Q(alpha_reg_1_reg_c_3051_c_n_0));
  FDCE alpha_reg_1_reg_c_3052_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3051_c_n_0),
        .Q(alpha_reg_1_reg_c_3052_c_n_0));
  FDCE alpha_reg_1_reg_c_3053_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3052_c_n_0),
        .Q(alpha_reg_1_reg_c_3053_c_n_0));
  FDCE alpha_reg_1_reg_c_3054_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3053_c_n_0),
        .Q(alpha_reg_1_reg_c_3054_c_n_0));
  FDCE alpha_reg_1_reg_c_3055_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3054_c_n_0),
        .Q(alpha_reg_1_reg_c_3055_c_n_0));
  FDCE alpha_reg_1_reg_c_3056_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3055_c_n_0),
        .Q(alpha_reg_1_reg_c_3056_c_n_0));
  FDCE alpha_reg_1_reg_c_3057_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3056_c_n_0),
        .Q(alpha_reg_1_reg_c_3057_c_n_0));
  FDCE alpha_reg_1_reg_c_3058_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3057_c_n_0),
        .Q(alpha_reg_1_reg_c_3058_c_n_0));
  FDCE alpha_reg_1_reg_c_3059_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3058_c_n_0),
        .Q(alpha_reg_1_reg_c_3059_c_n_0));
  FDCE alpha_reg_1_reg_c_3060_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3059_c_n_0),
        .Q(alpha_reg_1_reg_c_3060_c_n_0));
  FDCE alpha_reg_1_reg_c_3061_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3060_c_n_0),
        .Q(alpha_reg_1_reg_c_3061_c_n_0));
  FDCE alpha_reg_1_reg_c_3062_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3061_c_n_0),
        .Q(alpha_reg_1_reg_c_3062_c_n_0));
  FDCE alpha_reg_1_reg_c_3063_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3062_c_n_0),
        .Q(alpha_reg_1_reg_c_3063_c_n_0));
  FDCE alpha_reg_1_reg_c_3064_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3063_c_n_0),
        .Q(alpha_reg_1_reg_c_3064_c_n_0));
  FDCE alpha_reg_1_reg_c_3065_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3064_c_n_0),
        .Q(alpha_reg_1_reg_c_3065_c_n_0));
  FDCE alpha_reg_1_reg_c_3066_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3065_c_n_0),
        .Q(alpha_reg_1_reg_c_3066_c_n_0));
  FDCE alpha_reg_1_reg_c_3067_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3066_c_n_0),
        .Q(alpha_reg_1_reg_c_3067_c_n_0));
  FDCE alpha_reg_1_reg_c_3068_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3067_c_n_0),
        .Q(alpha_reg_1_reg_c_3068_c_n_0));
  FDCE alpha_reg_1_reg_c_3069_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3068_c_n_0),
        .Q(alpha_reg_1_reg_c_3069_c_n_0));
  FDCE alpha_reg_1_reg_c_3070_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3069_c_n_0),
        .Q(alpha_reg_1_reg_c_3070_c_n_0));
  FDCE alpha_reg_1_reg_c_3071_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3070_c_n_0),
        .Q(alpha_reg_1_reg_c_3071_c_n_0));
  FDCE alpha_reg_1_reg_c_3072_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3071_c_n_0),
        .Q(alpha_reg_1_reg_c_3072_c_n_0));
  FDCE alpha_reg_1_reg_c_3073_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3072_c_n_0),
        .Q(alpha_reg_1_reg_c_3073_c_n_0));
  FDCE alpha_reg_1_reg_c_3074_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3073_c_n_0),
        .Q(alpha_reg_1_reg_c_3074_c_n_0));
  FDCE alpha_reg_1_reg_c_3075_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3074_c_n_0),
        .Q(alpha_reg_1_reg_c_3075_c_n_0));
  FDCE alpha_reg_1_reg_c_3076_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3075_c_n_0),
        .Q(alpha_reg_1_reg_c_3076_c_n_0));
  FDCE alpha_reg_1_reg_c_3077_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3076_c_n_0),
        .Q(alpha_reg_1_reg_c_3077_c_n_0));
  FDCE alpha_reg_1_reg_c_3078_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3077_c_n_0),
        .Q(alpha_reg_1_reg_c_3078_c_n_0));
  FDCE alpha_reg_1_reg_c_3079_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3078_c_n_0),
        .Q(alpha_reg_1_reg_c_3079_c_n_0));
  FDCE alpha_reg_1_reg_c_3080_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3079_c_n_0),
        .Q(alpha_reg_1_reg_c_3080_c_n_0));
  FDCE alpha_reg_1_reg_c_3081_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3080_c_n_0),
        .Q(alpha_reg_1_reg_c_3081_c_n_0));
  FDCE alpha_reg_1_reg_c_3082_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3081_c_n_0),
        .Q(alpha_reg_1_reg_c_3082_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c " *) 
  SRLC32E alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3050_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3050_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c_n_1));
  FDCE alpha_reg_1_reg_c_3083_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3082_c_n_0),
        .Q(alpha_reg_1_reg_c_3083_c_n_0));
  FDCE alpha_reg_1_reg_c_3084_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3083_c_n_0),
        .Q(alpha_reg_1_reg_c_3084_c_n_0));
  FDCE alpha_reg_1_reg_c_3085_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3084_c_n_0),
        .Q(alpha_reg_1_reg_c_3085_c_n_0));
  FDCE alpha_reg_1_reg_c_3086_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3085_c_n_0),
        .Q(alpha_reg_1_reg_c_3086_c_n_0));
  FDCE alpha_reg_1_reg_c_3087_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3086_c_n_0),
        .Q(alpha_reg_1_reg_c_3087_c_n_0));
  FDCE alpha_reg_1_reg_c_3088_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3087_c_n_0),
        .Q(alpha_reg_1_reg_c_3088_c_n_0));
  FDCE alpha_reg_1_reg_c_3089_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3088_c_n_0),
        .Q(alpha_reg_1_reg_c_3089_c_n_0));
  FDCE alpha_reg_1_reg_c_3090_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3089_c_n_0),
        .Q(alpha_reg_1_reg_c_3090_c_n_0));
  FDCE alpha_reg_1_reg_c_3091_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3090_c_n_0),
        .Q(alpha_reg_1_reg_c_3091_c_n_0));
  FDCE alpha_reg_1_reg_c_3092_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3091_c_n_0),
        .Q(alpha_reg_1_reg_c_3092_c_n_0));
  FDCE alpha_reg_1_reg_c_3093_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3092_c_n_0),
        .Q(alpha_reg_1_reg_c_3093_c_n_0));
  FDCE alpha_reg_1_reg_c_3094_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3093_c_n_0),
        .Q(alpha_reg_1_reg_c_3094_c_n_0));
  FDCE alpha_reg_1_reg_c_3095_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3094_c_n_0),
        .Q(alpha_reg_1_reg_c_3095_c_n_0));
  FDCE alpha_reg_1_reg_c_3096_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3095_c_n_0),
        .Q(alpha_reg_1_reg_c_3096_c_n_0));
  FDCE alpha_reg_1_reg_c_3097_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3096_c_n_0),
        .Q(alpha_reg_1_reg_c_3097_c_n_0));
  FDCE alpha_reg_1_reg_c_3098_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3097_c_n_0),
        .Q(alpha_reg_1_reg_c_3098_c_n_0));
  FDCE alpha_reg_1_reg_c_3099_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3098_c_n_0),
        .Q(alpha_reg_1_reg_c_3099_c_n_0));
  FDCE alpha_reg_1_reg_c_3100_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3099_c_n_0),
        .Q(alpha_reg_1_reg_c_3100_c_n_0));
  FDCE alpha_reg_1_reg_c_3101_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3100_c_n_0),
        .Q(alpha_reg_1_reg_c_3101_c_n_0));
  FDCE alpha_reg_1_reg_c_3102_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3101_c_n_0),
        .Q(alpha_reg_1_reg_c_3102_c_n_0));
  FDCE alpha_reg_1_reg_c_3103_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3102_c_n_0),
        .Q(alpha_reg_1_reg_c_3103_c_n_0));
  FDCE alpha_reg_1_reg_c_3104_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3103_c_n_0),
        .Q(alpha_reg_1_reg_c_3104_c_n_0));
  FDCE alpha_reg_1_reg_c_3105_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3104_c_n_0),
        .Q(alpha_reg_1_reg_c_3105_c_n_0));
  FDCE alpha_reg_1_reg_c_3106_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3105_c_n_0),
        .Q(alpha_reg_1_reg_c_3106_c_n_0));
  FDCE alpha_reg_1_reg_c_3107_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3106_c_n_0),
        .Q(alpha_reg_1_reg_c_3107_c_n_0));
  FDCE alpha_reg_1_reg_c_3108_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3107_c_n_0),
        .Q(alpha_reg_1_reg_c_3108_c_n_0));
  FDCE alpha_reg_1_reg_c_3109_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3108_c_n_0),
        .Q(alpha_reg_1_reg_c_3109_c_n_0));
  FDCE alpha_reg_1_reg_c_3110_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3109_c_n_0),
        .Q(alpha_reg_1_reg_c_3110_c_n_0));
  FDCE alpha_reg_1_reg_c_3111_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3110_c_n_0),
        .Q(alpha_reg_1_reg_c_3111_c_n_0));
  FDCE alpha_reg_1_reg_c_3112_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3111_c_n_0),
        .Q(alpha_reg_1_reg_c_3112_c_n_0));
  FDCE alpha_reg_1_reg_c_3113_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3112_c_n_0),
        .Q(alpha_reg_1_reg_c_3113_c_n_0));
  FDCE alpha_reg_1_reg_c_3114_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3113_c_n_0),
        .Q(alpha_reg_1_reg_c_3114_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c " *) 
  SRLC32E alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3082_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3082_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c_n_1));
  FDCE alpha_reg_1_reg_c_3115_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3114_c_n_0),
        .Q(alpha_reg_1_reg_c_3115_c_n_0));
  FDCE alpha_reg_1_reg_c_3116_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3115_c_n_0),
        .Q(alpha_reg_1_reg_c_3116_c_n_0));
  FDCE alpha_reg_1_reg_c_3117_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3116_c_n_0),
        .Q(alpha_reg_1_reg_c_3117_c_n_0));
  FDCE alpha_reg_1_reg_c_3118_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3117_c_n_0),
        .Q(alpha_reg_1_reg_c_3118_c_n_0));
  FDCE alpha_reg_1_reg_c_3119_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3118_c_n_0),
        .Q(alpha_reg_1_reg_c_3119_c_n_0));
  FDCE alpha_reg_1_reg_c_3120_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3119_c_n_0),
        .Q(alpha_reg_1_reg_c_3120_c_n_0));
  FDCE alpha_reg_1_reg_c_3121_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3120_c_n_0),
        .Q(alpha_reg_1_reg_c_3121_c_n_0));
  FDCE alpha_reg_1_reg_c_3122_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3121_c_n_0),
        .Q(alpha_reg_1_reg_c_3122_c_n_0));
  FDCE alpha_reg_1_reg_c_3123_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3122_c_n_0),
        .Q(alpha_reg_1_reg_c_3123_c_n_0));
  FDCE alpha_reg_1_reg_c_3124_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3123_c_n_0),
        .Q(alpha_reg_1_reg_c_3124_c_n_0));
  FDCE alpha_reg_1_reg_c_3125_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3124_c_n_0),
        .Q(alpha_reg_1_reg_c_3125_c_n_0));
  FDCE alpha_reg_1_reg_c_3126_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3125_c_n_0),
        .Q(alpha_reg_1_reg_c_3126_c_n_0));
  FDCE alpha_reg_1_reg_c_3127_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3126_c_n_0),
        .Q(alpha_reg_1_reg_c_3127_c_n_0));
  FDCE alpha_reg_1_reg_c_3128_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3127_c_n_0),
        .Q(alpha_reg_1_reg_c_3128_c_n_0));
  FDCE alpha_reg_1_reg_c_3129_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3128_c_n_0),
        .Q(alpha_reg_1_reg_c_3129_c_n_0));
  FDCE alpha_reg_1_reg_c_3130_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3129_c_n_0),
        .Q(alpha_reg_1_reg_c_3130_c_n_0));
  FDCE alpha_reg_1_reg_c_3131_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3130_c_n_0),
        .Q(alpha_reg_1_reg_c_3131_c_n_0));
  FDCE alpha_reg_1_reg_c_3132_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3131_c_n_0),
        .Q(alpha_reg_1_reg_c_3132_c_n_0));
  FDCE alpha_reg_1_reg_c_3133_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3132_c_n_0),
        .Q(alpha_reg_1_reg_c_3133_c_n_0));
  FDCE alpha_reg_1_reg_c_3134_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3133_c_n_0),
        .Q(alpha_reg_1_reg_c_3134_c_n_0));
  FDCE alpha_reg_1_reg_c_3135_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3134_c_n_0),
        .Q(alpha_reg_1_reg_c_3135_c_n_0));
  FDCE alpha_reg_1_reg_c_3136_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3135_c_n_0),
        .Q(alpha_reg_1_reg_c_3136_c_n_0));
  FDCE alpha_reg_1_reg_c_3137_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3136_c_n_0),
        .Q(alpha_reg_1_reg_c_3137_c_n_0));
  FDCE alpha_reg_1_reg_c_3138_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3137_c_n_0),
        .Q(alpha_reg_1_reg_c_3138_c_n_0));
  FDCE alpha_reg_1_reg_c_3139_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3138_c_n_0),
        .Q(alpha_reg_1_reg_c_3139_c_n_0));
  FDCE alpha_reg_1_reg_c_3140_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3139_c_n_0),
        .Q(alpha_reg_1_reg_c_3140_c_n_0));
  FDCE alpha_reg_1_reg_c_3141_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3140_c_n_0),
        .Q(alpha_reg_1_reg_c_3141_c_n_0));
  FDCE alpha_reg_1_reg_c_3142_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3141_c_n_0),
        .Q(alpha_reg_1_reg_c_3142_c_n_0));
  FDCE alpha_reg_1_reg_c_3143_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3142_c_n_0),
        .Q(alpha_reg_1_reg_c_3143_c_n_0));
  FDCE alpha_reg_1_reg_c_3144_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3143_c_n_0),
        .Q(alpha_reg_1_reg_c_3144_c_n_0));
  FDCE alpha_reg_1_reg_c_3145_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3144_c_n_0),
        .Q(alpha_reg_1_reg_c_3145_c_n_0));
  FDCE alpha_reg_1_reg_c_3146_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3145_c_n_0),
        .Q(alpha_reg_1_reg_c_3146_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c " *) 
  SRLC32E alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3114_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3114_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c_n_1));
  FDCE alpha_reg_1_reg_c_3147_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3146_c_n_0),
        .Q(alpha_reg_1_reg_c_3147_c_n_0));
  FDCE alpha_reg_1_reg_c_3148_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3147_c_n_0),
        .Q(alpha_reg_1_reg_c_3148_c_n_0));
  FDCE alpha_reg_1_reg_c_3149_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3148_c_n_0),
        .Q(alpha_reg_1_reg_c_3149_c_n_0));
  FDCE alpha_reg_1_reg_c_3150_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3149_c_n_0),
        .Q(alpha_reg_1_reg_c_3150_c_n_0));
  FDCE alpha_reg_1_reg_c_3151_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3150_c_n_0),
        .Q(alpha_reg_1_reg_c_3151_c_n_0));
  FDCE alpha_reg_1_reg_c_3152_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3151_c_n_0),
        .Q(alpha_reg_1_reg_c_3152_c_n_0));
  FDCE alpha_reg_1_reg_c_3153_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3152_c_n_0),
        .Q(alpha_reg_1_reg_c_3153_c_n_0));
  FDCE alpha_reg_1_reg_c_3154_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3153_c_n_0),
        .Q(alpha_reg_1_reg_c_3154_c_n_0));
  FDCE alpha_reg_1_reg_c_3155_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3154_c_n_0),
        .Q(alpha_reg_1_reg_c_3155_c_n_0));
  FDCE alpha_reg_1_reg_c_3156_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3155_c_n_0),
        .Q(alpha_reg_1_reg_c_3156_c_n_0));
  FDCE alpha_reg_1_reg_c_3157_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3156_c_n_0),
        .Q(alpha_reg_1_reg_c_3157_c_n_0));
  FDCE alpha_reg_1_reg_c_3158_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3157_c_n_0),
        .Q(alpha_reg_1_reg_c_3158_c_n_0));
  FDCE alpha_reg_1_reg_c_3159_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3158_c_n_0),
        .Q(alpha_reg_1_reg_c_3159_c_n_0));
  FDCE alpha_reg_1_reg_c_3160_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3159_c_n_0),
        .Q(alpha_reg_1_reg_c_3160_c_n_0));
  FDCE alpha_reg_1_reg_c_3161_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3160_c_n_0),
        .Q(alpha_reg_1_reg_c_3161_c_n_0));
  FDCE alpha_reg_1_reg_c_3162_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3161_c_n_0),
        .Q(alpha_reg_1_reg_c_3162_c_n_0));
  FDCE alpha_reg_1_reg_c_3163_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3162_c_n_0),
        .Q(alpha_reg_1_reg_c_3163_c_n_0));
  FDCE alpha_reg_1_reg_c_3164_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3163_c_n_0),
        .Q(alpha_reg_1_reg_c_3164_c_n_0));
  FDCE alpha_reg_1_reg_c_3165_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3164_c_n_0),
        .Q(alpha_reg_1_reg_c_3165_c_n_0));
  FDCE alpha_reg_1_reg_c_3166_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3165_c_n_0),
        .Q(alpha_reg_1_reg_c_3166_c_n_0));
  FDCE alpha_reg_1_reg_c_3167_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3166_c_n_0),
        .Q(alpha_reg_1_reg_c_3167_c_n_0));
  FDCE alpha_reg_1_reg_c_3168_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3167_c_n_0),
        .Q(alpha_reg_1_reg_c_3168_c_n_0));
  FDCE alpha_reg_1_reg_c_3169_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3168_c_n_0),
        .Q(alpha_reg_1_reg_c_3169_c_n_0));
  FDCE alpha_reg_1_reg_c_3170_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3169_c_n_0),
        .Q(alpha_reg_1_reg_c_3170_c_n_0));
  FDCE alpha_reg_1_reg_c_3171_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3170_c_n_0),
        .Q(alpha_reg_1_reg_c_3171_c_n_0));
  FDCE alpha_reg_1_reg_c_3172_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3171_c_n_0),
        .Q(alpha_reg_1_reg_c_3172_c_n_0));
  FDCE alpha_reg_1_reg_c_3173_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3172_c_n_0),
        .Q(alpha_reg_1_reg_c_3173_c_n_0));
  FDCE alpha_reg_1_reg_c_3174_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3173_c_n_0),
        .Q(alpha_reg_1_reg_c_3174_c_n_0));
  FDCE alpha_reg_1_reg_c_3175_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3174_c_n_0),
        .Q(alpha_reg_1_reg_c_3175_c_n_0));
  FDCE alpha_reg_1_reg_c_3176_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3175_c_n_0),
        .Q(alpha_reg_1_reg_c_3176_c_n_0));
  FDCE alpha_reg_1_reg_c_3177_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3176_c_n_0),
        .Q(alpha_reg_1_reg_c_3177_c_n_0));
  FDCE alpha_reg_1_reg_c_3178_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3177_c_n_0),
        .Q(alpha_reg_1_reg_c_3178_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c " *) 
  SRLC32E alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3146_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3146_c_n_1),
        .Q(alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3179_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3178_c_n_0),
        .Q(alpha_reg_1_reg_c_3179_c_n_0));
  FDCE alpha_reg_1_reg_c_3180_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3179_c_n_0),
        .Q(alpha_reg_1_reg_c_3180_c_n_0));
  FDCE alpha_reg_1_reg_c_3181_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3180_c_n_0),
        .Q(alpha_reg_1_reg_c_3181_c_n_0));
  FDCE alpha_reg_1_reg_c_3182_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3181_c_n_0),
        .Q(alpha_reg_1_reg_c_3182_c_n_0));
  FDCE alpha_reg_1_reg_c_3183_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3182_c_n_0),
        .Q(alpha_reg_1_reg_c_3183_c_n_0));
  FDCE alpha_reg_1_reg_c_3184_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3183_c_n_0),
        .Q(alpha_reg_1_reg_c_3184_c_n_0));
  FDCE alpha_reg_1_reg_c_3185_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3184_c_n_0),
        .Q(alpha_reg_1_reg_c_3185_c_n_0));
  FDCE alpha_reg_1_reg_c_3186_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3185_c_n_0),
        .Q(alpha_reg_1_reg_c_3186_c_n_0));
  FDCE alpha_reg_1_reg_c_3187_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3186_c_n_0),
        .Q(alpha_reg_1_reg_c_3187_c_n_0));
  FDCE alpha_reg_1_reg_c_3188_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3187_c_n_0),
        .Q(alpha_reg_1_reg_c_3188_c_n_0));
  FDCE alpha_reg_1_reg_c_3189_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3188_c_n_0),
        .Q(alpha_reg_1_reg_c_3189_c_n_0));
  FDCE alpha_reg_1_reg_c_3190_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3189_c_n_0),
        .Q(alpha_reg_1_reg_c_3190_c_n_0));
  FDCE alpha_reg_1_reg_c_3191_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3190_c_n_0),
        .Q(alpha_reg_1_reg_c_3191_c_n_0));
  FDCE alpha_reg_1_reg_c_3192_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3191_c_n_0),
        .Q(alpha_reg_1_reg_c_3192_c_n_0));
  FDCE alpha_reg_1_reg_c_3193_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3192_c_n_0),
        .Q(alpha_reg_1_reg_c_3193_c_n_0));
  FDCE alpha_reg_1_reg_c_3194_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3193_c_n_0),
        .Q(alpha_reg_1_reg_c_3194_c_n_0));
  FDCE alpha_reg_1_reg_c_3195_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3194_c_n_0),
        .Q(alpha_reg_1_reg_c_3195_c_n_0));
  FDCE alpha_reg_1_reg_c_3196_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3195_c_n_0),
        .Q(alpha_reg_1_reg_c_3196_c_n_0));
  FDCE alpha_reg_1_reg_c_3197_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3196_c_n_0),
        .Q(alpha_reg_1_reg_c_3197_c_n_0));
  FDCE alpha_reg_1_reg_c_3198_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3197_c_n_0),
        .Q(alpha_reg_1_reg_c_3198_c_n_0));
  FDCE alpha_reg_1_reg_c_3199_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3198_c_n_0),
        .Q(alpha_reg_1_reg_c_3199_c_n_0));
  FDCE alpha_reg_1_reg_c_3200_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3199_c_n_0),
        .Q(alpha_reg_1_reg_c_3200_c_n_0));
  FDCE alpha_reg_1_reg_c_3201_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3200_c_n_0),
        .Q(alpha_reg_1_reg_c_3201_c_n_0));
  FDCE alpha_reg_1_reg_c_3202_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3201_c_n_0),
        .Q(alpha_reg_1_reg_c_3202_c_n_0));
  FDCE alpha_reg_1_reg_c_3203_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3202_c_n_0),
        .Q(alpha_reg_1_reg_c_3203_c_n_0));
  FDCE alpha_reg_1_reg_c_3204_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3203_c_n_0),
        .Q(alpha_reg_1_reg_c_3204_c_n_0));
  FDCE alpha_reg_1_reg_c_3205_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3204_c_n_0),
        .Q(alpha_reg_1_reg_c_3205_c_n_0));
  FDCE alpha_reg_1_reg_c_3206_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3205_c_n_0),
        .Q(alpha_reg_1_reg_c_3206_c_n_0));
  FDCE alpha_reg_1_reg_c_3207_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3206_c_n_0),
        .Q(alpha_reg_1_reg_c_3207_c_n_0));
  FDCE alpha_reg_1_reg_c_3208_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3207_c_n_0),
        .Q(alpha_reg_1_reg_c_3208_c_n_0));
  FDCE alpha_reg_1_reg_c_3209_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3208_c_n_0),
        .Q(alpha_reg_1_reg_c_3209_c_n_0));
  FDCE alpha_reg_1_reg_c_3210_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3209_c_n_0),
        .Q(alpha_reg_1_reg_c_3210_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c " *) 
  SRLC32E alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3178_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3178_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c_n_1));
  FDCE alpha_reg_1_reg_c_3211_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3210_c_n_0),
        .Q(alpha_reg_1_reg_c_3211_c_n_0));
  FDCE alpha_reg_1_reg_c_3212_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3211_c_n_0),
        .Q(alpha_reg_1_reg_c_3212_c_n_0));
  FDCE alpha_reg_1_reg_c_3213_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3212_c_n_0),
        .Q(alpha_reg_1_reg_c_3213_c_n_0));
  FDCE alpha_reg_1_reg_c_3214_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3213_c_n_0),
        .Q(alpha_reg_1_reg_c_3214_c_n_0));
  FDCE alpha_reg_1_reg_c_3215_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3214_c_n_0),
        .Q(alpha_reg_1_reg_c_3215_c_n_0));
  FDCE alpha_reg_1_reg_c_3216_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3215_c_n_0),
        .Q(alpha_reg_1_reg_c_3216_c_n_0));
  FDCE alpha_reg_1_reg_c_3217_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3216_c_n_0),
        .Q(alpha_reg_1_reg_c_3217_c_n_0));
  FDCE alpha_reg_1_reg_c_3218_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3217_c_n_0),
        .Q(alpha_reg_1_reg_c_3218_c_n_0));
  FDCE alpha_reg_1_reg_c_3219_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3218_c_n_0),
        .Q(alpha_reg_1_reg_c_3219_c_n_0));
  FDCE alpha_reg_1_reg_c_3220_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3219_c_n_0),
        .Q(alpha_reg_1_reg_c_3220_c_n_0));
  FDCE alpha_reg_1_reg_c_3221_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3220_c_n_0),
        .Q(alpha_reg_1_reg_c_3221_c_n_0));
  FDCE alpha_reg_1_reg_c_3222_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3221_c_n_0),
        .Q(alpha_reg_1_reg_c_3222_c_n_0));
  FDCE alpha_reg_1_reg_c_3223_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3222_c_n_0),
        .Q(alpha_reg_1_reg_c_3223_c_n_0));
  FDCE alpha_reg_1_reg_c_3224_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3223_c_n_0),
        .Q(alpha_reg_1_reg_c_3224_c_n_0));
  FDCE alpha_reg_1_reg_c_3225_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3224_c_n_0),
        .Q(alpha_reg_1_reg_c_3225_c_n_0));
  FDCE alpha_reg_1_reg_c_3226_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3225_c_n_0),
        .Q(alpha_reg_1_reg_c_3226_c_n_0));
  FDCE alpha_reg_1_reg_c_3227_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3226_c_n_0),
        .Q(alpha_reg_1_reg_c_3227_c_n_0));
  FDCE alpha_reg_1_reg_c_3228_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3227_c_n_0),
        .Q(alpha_reg_1_reg_c_3228_c_n_0));
  FDCE alpha_reg_1_reg_c_3229_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3228_c_n_0),
        .Q(alpha_reg_1_reg_c_3229_c_n_0));
  FDCE alpha_reg_1_reg_c_3230_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3229_c_n_0),
        .Q(alpha_reg_1_reg_c_3230_c_n_0));
  FDCE alpha_reg_1_reg_c_3231_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3230_c_n_0),
        .Q(alpha_reg_1_reg_c_3231_c_n_0));
  FDCE alpha_reg_1_reg_c_3232_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3231_c_n_0),
        .Q(alpha_reg_1_reg_c_3232_c_n_0));
  FDCE alpha_reg_1_reg_c_3233_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3232_c_n_0),
        .Q(alpha_reg_1_reg_c_3233_c_n_0));
  FDCE alpha_reg_1_reg_c_3234_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3233_c_n_0),
        .Q(alpha_reg_1_reg_c_3234_c_n_0));
  FDCE alpha_reg_1_reg_c_3235_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3234_c_n_0),
        .Q(alpha_reg_1_reg_c_3235_c_n_0));
  FDCE alpha_reg_1_reg_c_3236_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3235_c_n_0),
        .Q(alpha_reg_1_reg_c_3236_c_n_0));
  FDCE alpha_reg_1_reg_c_3237_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3236_c_n_0),
        .Q(alpha_reg_1_reg_c_3237_c_n_0));
  FDCE alpha_reg_1_reg_c_3238_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3237_c_n_0),
        .Q(alpha_reg_1_reg_c_3238_c_n_0));
  FDCE alpha_reg_1_reg_c_3239_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3238_c_n_0),
        .Q(alpha_reg_1_reg_c_3239_c_n_0));
  FDCE alpha_reg_1_reg_c_3240_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3239_c_n_0),
        .Q(alpha_reg_1_reg_c_3240_c_n_0));
  FDCE alpha_reg_1_reg_c_3241_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3240_c_n_0),
        .Q(alpha_reg_1_reg_c_3241_c_n_0));
  FDCE alpha_reg_1_reg_c_3242_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3241_c_n_0),
        .Q(alpha_reg_1_reg_c_3242_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c " *) 
  SRLC32E alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3210_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3210_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c_n_1));
  FDCE alpha_reg_1_reg_c_3243_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3242_c_n_0),
        .Q(alpha_reg_1_reg_c_3243_c_n_0));
  FDCE alpha_reg_1_reg_c_3244_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3243_c_n_0),
        .Q(alpha_reg_1_reg_c_3244_c_n_0));
  FDCE alpha_reg_1_reg_c_3245_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3244_c_n_0),
        .Q(alpha_reg_1_reg_c_3245_c_n_0));
  FDCE alpha_reg_1_reg_c_3246_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3245_c_n_0),
        .Q(alpha_reg_1_reg_c_3246_c_n_0));
  FDCE alpha_reg_1_reg_c_3247_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3246_c_n_0),
        .Q(alpha_reg_1_reg_c_3247_c_n_0));
  FDCE alpha_reg_1_reg_c_3248_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3247_c_n_0),
        .Q(alpha_reg_1_reg_c_3248_c_n_0));
  FDCE alpha_reg_1_reg_c_3249_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3248_c_n_0),
        .Q(alpha_reg_1_reg_c_3249_c_n_0));
  FDCE alpha_reg_1_reg_c_3250_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3249_c_n_0),
        .Q(alpha_reg_1_reg_c_3250_c_n_0));
  FDCE alpha_reg_1_reg_c_3251_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3250_c_n_0),
        .Q(alpha_reg_1_reg_c_3251_c_n_0));
  FDCE alpha_reg_1_reg_c_3252_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3251_c_n_0),
        .Q(alpha_reg_1_reg_c_3252_c_n_0));
  FDCE alpha_reg_1_reg_c_3253_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3252_c_n_0),
        .Q(alpha_reg_1_reg_c_3253_c_n_0));
  FDCE alpha_reg_1_reg_c_3254_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3253_c_n_0),
        .Q(alpha_reg_1_reg_c_3254_c_n_0));
  FDCE alpha_reg_1_reg_c_3255_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3254_c_n_0),
        .Q(alpha_reg_1_reg_c_3255_c_n_0));
  FDCE alpha_reg_1_reg_c_3256_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3255_c_n_0),
        .Q(alpha_reg_1_reg_c_3256_c_n_0));
  FDCE alpha_reg_1_reg_c_3257_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3256_c_n_0),
        .Q(alpha_reg_1_reg_c_3257_c_n_0));
  FDCE alpha_reg_1_reg_c_3258_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3257_c_n_0),
        .Q(alpha_reg_1_reg_c_3258_c_n_0));
  FDCE alpha_reg_1_reg_c_3259_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3258_c_n_0),
        .Q(alpha_reg_1_reg_c_3259_c_n_0));
  FDCE alpha_reg_1_reg_c_3260_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3259_c_n_0),
        .Q(alpha_reg_1_reg_c_3260_c_n_0));
  FDCE alpha_reg_1_reg_c_3261_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3260_c_n_0),
        .Q(alpha_reg_1_reg_c_3261_c_n_0));
  FDCE alpha_reg_1_reg_c_3262_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3261_c_n_0),
        .Q(alpha_reg_1_reg_c_3262_c_n_0));
  FDCE alpha_reg_1_reg_c_3263_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3262_c_n_0),
        .Q(alpha_reg_1_reg_c_3263_c_n_0));
  FDCE alpha_reg_1_reg_c_3264_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3263_c_n_0),
        .Q(alpha_reg_1_reg_c_3264_c_n_0));
  FDCE alpha_reg_1_reg_c_3265_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3264_c_n_0),
        .Q(alpha_reg_1_reg_c_3265_c_n_0));
  FDCE alpha_reg_1_reg_c_3266_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3265_c_n_0),
        .Q(alpha_reg_1_reg_c_3266_c_n_0));
  FDCE alpha_reg_1_reg_c_3267_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3266_c_n_0),
        .Q(alpha_reg_1_reg_c_3267_c_n_0));
  FDCE alpha_reg_1_reg_c_3268_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3267_c_n_0),
        .Q(alpha_reg_1_reg_c_3268_c_n_0));
  FDCE alpha_reg_1_reg_c_3269_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3268_c_n_0),
        .Q(alpha_reg_1_reg_c_3269_c_n_0));
  FDCE alpha_reg_1_reg_c_3270_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3269_c_n_0),
        .Q(alpha_reg_1_reg_c_3270_c_n_0));
  FDCE alpha_reg_1_reg_c_3271_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3270_c_n_0),
        .Q(alpha_reg_1_reg_c_3271_c_n_0));
  FDCE alpha_reg_1_reg_c_3272_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3271_c_n_0),
        .Q(alpha_reg_1_reg_c_3272_c_n_0));
  FDCE alpha_reg_1_reg_c_3273_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3272_c_n_0),
        .Q(alpha_reg_1_reg_c_3273_c_n_0));
  FDCE alpha_reg_1_reg_c_3274_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3273_c_n_0),
        .Q(alpha_reg_1_reg_c_3274_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c " *) 
  SRLC32E alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3242_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3242_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c_n_1));
  FDCE alpha_reg_1_reg_c_3275_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3274_c_n_0),
        .Q(alpha_reg_1_reg_c_3275_c_n_0));
  FDCE alpha_reg_1_reg_c_3276_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3275_c_n_0),
        .Q(alpha_reg_1_reg_c_3276_c_n_0));
  FDCE alpha_reg_1_reg_c_3277_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3276_c_n_0),
        .Q(alpha_reg_1_reg_c_3277_c_n_0));
  FDCE alpha_reg_1_reg_c_3278_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3277_c_n_0),
        .Q(alpha_reg_1_reg_c_3278_c_n_0));
  FDCE alpha_reg_1_reg_c_3279_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3278_c_n_0),
        .Q(alpha_reg_1_reg_c_3279_c_n_0));
  FDCE alpha_reg_1_reg_c_3280_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3279_c_n_0),
        .Q(alpha_reg_1_reg_c_3280_c_n_0));
  FDCE alpha_reg_1_reg_c_3281_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3280_c_n_0),
        .Q(alpha_reg_1_reg_c_3281_c_n_0));
  FDCE alpha_reg_1_reg_c_3282_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3281_c_n_0),
        .Q(alpha_reg_1_reg_c_3282_c_n_0));
  FDCE alpha_reg_1_reg_c_3283_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3282_c_n_0),
        .Q(alpha_reg_1_reg_c_3283_c_n_0));
  FDCE alpha_reg_1_reg_c_3284_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3283_c_n_0),
        .Q(alpha_reg_1_reg_c_3284_c_n_0));
  FDCE alpha_reg_1_reg_c_3285_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3284_c_n_0),
        .Q(alpha_reg_1_reg_c_3285_c_n_0));
  FDCE alpha_reg_1_reg_c_3286_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3285_c_n_0),
        .Q(alpha_reg_1_reg_c_3286_c_n_0));
  FDCE alpha_reg_1_reg_c_3287_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3286_c_n_0),
        .Q(alpha_reg_1_reg_c_3287_c_n_0));
  FDCE alpha_reg_1_reg_c_3288_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3287_c_n_0),
        .Q(alpha_reg_1_reg_c_3288_c_n_0));
  FDCE alpha_reg_1_reg_c_3289_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3288_c_n_0),
        .Q(alpha_reg_1_reg_c_3289_c_n_0));
  FDCE alpha_reg_1_reg_c_3290_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3289_c_n_0),
        .Q(alpha_reg_1_reg_c_3290_c_n_0));
  FDCE alpha_reg_1_reg_c_3291_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3290_c_n_0),
        .Q(alpha_reg_1_reg_c_3291_c_n_0));
  FDCE alpha_reg_1_reg_c_3292_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3291_c_n_0),
        .Q(alpha_reg_1_reg_c_3292_c_n_0));
  FDCE alpha_reg_1_reg_c_3293_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3292_c_n_0),
        .Q(alpha_reg_1_reg_c_3293_c_n_0));
  FDCE alpha_reg_1_reg_c_3294_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3293_c_n_0),
        .Q(alpha_reg_1_reg_c_3294_c_n_0));
  FDCE alpha_reg_1_reg_c_3295_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3294_c_n_0),
        .Q(alpha_reg_1_reg_c_3295_c_n_0));
  FDCE alpha_reg_1_reg_c_3296_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3295_c_n_0),
        .Q(alpha_reg_1_reg_c_3296_c_n_0));
  FDCE alpha_reg_1_reg_c_3297_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3296_c_n_0),
        .Q(alpha_reg_1_reg_c_3297_c_n_0));
  FDCE alpha_reg_1_reg_c_3298_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3297_c_n_0),
        .Q(alpha_reg_1_reg_c_3298_c_n_0));
  FDCE alpha_reg_1_reg_c_3299_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3298_c_n_0),
        .Q(alpha_reg_1_reg_c_3299_c_n_0));
  FDCE alpha_reg_1_reg_c_3300_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3299_c_n_0),
        .Q(alpha_reg_1_reg_c_3300_c_n_0));
  FDCE alpha_reg_1_reg_c_3301_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3300_c_n_0),
        .Q(alpha_reg_1_reg_c_3301_c_n_0));
  FDCE alpha_reg_1_reg_c_3302_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3301_c_n_0),
        .Q(alpha_reg_1_reg_c_3302_c_n_0));
  FDCE alpha_reg_1_reg_c_3303_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3302_c_n_0),
        .Q(alpha_reg_1_reg_c_3303_c_n_0));
  FDCE alpha_reg_1_reg_c_3304_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3303_c_n_0),
        .Q(alpha_reg_1_reg_c_3304_c_n_0));
  FDCE alpha_reg_1_reg_c_3305_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3304_c_n_0),
        .Q(alpha_reg_1_reg_c_3305_c_n_0));
  FDCE alpha_reg_1_reg_c_3306_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3305_c_n_0),
        .Q(alpha_reg_1_reg_c_3306_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c " *) 
  SRLC32E alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3274_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3274_c_n_1),
        .Q(alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3307_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3306_c_n_0),
        .Q(alpha_reg_1_reg_c_3307_c_n_0));
  FDCE alpha_reg_1_reg_c_3308_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3307_c_n_0),
        .Q(alpha_reg_1_reg_c_3308_c_n_0));
  FDCE alpha_reg_1_reg_c_3309_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3308_c_n_0),
        .Q(alpha_reg_1_reg_c_3309_c_n_0));
  FDCE alpha_reg_1_reg_c_3310_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3309_c_n_0),
        .Q(alpha_reg_1_reg_c_3310_c_n_0));
  FDCE alpha_reg_1_reg_c_3311_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3310_c_n_0),
        .Q(alpha_reg_1_reg_c_3311_c_n_0));
  FDCE alpha_reg_1_reg_c_3312_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3311_c_n_0),
        .Q(alpha_reg_1_reg_c_3312_c_n_0));
  FDCE alpha_reg_1_reg_c_3313_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3312_c_n_0),
        .Q(alpha_reg_1_reg_c_3313_c_n_0));
  FDCE alpha_reg_1_reg_c_3314_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3313_c_n_0),
        .Q(alpha_reg_1_reg_c_3314_c_n_0));
  FDCE alpha_reg_1_reg_c_3315_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3314_c_n_0),
        .Q(alpha_reg_1_reg_c_3315_c_n_0));
  FDCE alpha_reg_1_reg_c_3316_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3315_c_n_0),
        .Q(alpha_reg_1_reg_c_3316_c_n_0));
  FDCE alpha_reg_1_reg_c_3317_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3316_c_n_0),
        .Q(alpha_reg_1_reg_c_3317_c_n_0));
  FDCE alpha_reg_1_reg_c_3318_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3317_c_n_0),
        .Q(alpha_reg_1_reg_c_3318_c_n_0));
  FDCE alpha_reg_1_reg_c_3319_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3318_c_n_0),
        .Q(alpha_reg_1_reg_c_3319_c_n_0));
  FDCE alpha_reg_1_reg_c_3320_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3319_c_n_0),
        .Q(alpha_reg_1_reg_c_3320_c_n_0));
  FDCE alpha_reg_1_reg_c_3321_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3320_c_n_0),
        .Q(alpha_reg_1_reg_c_3321_c_n_0));
  FDCE alpha_reg_1_reg_c_3322_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3321_c_n_0),
        .Q(alpha_reg_1_reg_c_3322_c_n_0));
  FDCE alpha_reg_1_reg_c_3323_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3322_c_n_0),
        .Q(alpha_reg_1_reg_c_3323_c_n_0));
  FDCE alpha_reg_1_reg_c_3324_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3323_c_n_0),
        .Q(alpha_reg_1_reg_c_3324_c_n_0));
  FDCE alpha_reg_1_reg_c_3325_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3324_c_n_0),
        .Q(alpha_reg_1_reg_c_3325_c_n_0));
  FDCE alpha_reg_1_reg_c_3326_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3325_c_n_0),
        .Q(alpha_reg_1_reg_c_3326_c_n_0));
  FDCE alpha_reg_1_reg_c_3327_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3326_c_n_0),
        .Q(alpha_reg_1_reg_c_3327_c_n_0));
  FDCE alpha_reg_1_reg_c_3328_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3327_c_n_0),
        .Q(alpha_reg_1_reg_c_3328_c_n_0));
  FDCE alpha_reg_1_reg_c_3329_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3328_c_n_0),
        .Q(alpha_reg_1_reg_c_3329_c_n_0));
  FDCE alpha_reg_1_reg_c_3330_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3329_c_n_0),
        .Q(alpha_reg_1_reg_c_3330_c_n_0));
  FDCE alpha_reg_1_reg_c_3331_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3330_c_n_0),
        .Q(alpha_reg_1_reg_c_3331_c_n_0));
  FDCE alpha_reg_1_reg_c_3332_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3331_c_n_0),
        .Q(alpha_reg_1_reg_c_3332_c_n_0));
  FDCE alpha_reg_1_reg_c_3333_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3332_c_n_0),
        .Q(alpha_reg_1_reg_c_3333_c_n_0));
  FDCE alpha_reg_1_reg_c_3334_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3333_c_n_0),
        .Q(alpha_reg_1_reg_c_3334_c_n_0));
  FDCE alpha_reg_1_reg_c_3335_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3334_c_n_0),
        .Q(alpha_reg_1_reg_c_3335_c_n_0));
  FDCE alpha_reg_1_reg_c_3336_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3335_c_n_0),
        .Q(alpha_reg_1_reg_c_3336_c_n_0));
  FDCE alpha_reg_1_reg_c_3337_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3336_c_n_0),
        .Q(alpha_reg_1_reg_c_3337_c_n_0));
  FDCE alpha_reg_1_reg_c_3338_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3337_c_n_0),
        .Q(alpha_reg_1_reg_c_3338_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c " *) 
  SRLC32E alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3306_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3306_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c_n_1));
  FDCE alpha_reg_1_reg_c_3339_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3338_c_n_0),
        .Q(alpha_reg_1_reg_c_3339_c_n_0));
  FDCE alpha_reg_1_reg_c_3340_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3339_c_n_0),
        .Q(alpha_reg_1_reg_c_3340_c_n_0));
  FDCE alpha_reg_1_reg_c_3341_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3340_c_n_0),
        .Q(alpha_reg_1_reg_c_3341_c_n_0));
  FDCE alpha_reg_1_reg_c_3342_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3341_c_n_0),
        .Q(alpha_reg_1_reg_c_3342_c_n_0));
  FDCE alpha_reg_1_reg_c_3343_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3342_c_n_0),
        .Q(alpha_reg_1_reg_c_3343_c_n_0));
  FDCE alpha_reg_1_reg_c_3344_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3343_c_n_0),
        .Q(alpha_reg_1_reg_c_3344_c_n_0));
  FDCE alpha_reg_1_reg_c_3345_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3344_c_n_0),
        .Q(alpha_reg_1_reg_c_3345_c_n_0));
  FDCE alpha_reg_1_reg_c_3346_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3345_c_n_0),
        .Q(alpha_reg_1_reg_c_3346_c_n_0));
  FDCE alpha_reg_1_reg_c_3347_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3346_c_n_0),
        .Q(alpha_reg_1_reg_c_3347_c_n_0));
  FDCE alpha_reg_1_reg_c_3348_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3347_c_n_0),
        .Q(alpha_reg_1_reg_c_3348_c_n_0));
  FDCE alpha_reg_1_reg_c_3349_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3348_c_n_0),
        .Q(alpha_reg_1_reg_c_3349_c_n_0));
  FDCE alpha_reg_1_reg_c_3350_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3349_c_n_0),
        .Q(alpha_reg_1_reg_c_3350_c_n_0));
  FDCE alpha_reg_1_reg_c_3351_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3350_c_n_0),
        .Q(alpha_reg_1_reg_c_3351_c_n_0));
  FDCE alpha_reg_1_reg_c_3352_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3351_c_n_0),
        .Q(alpha_reg_1_reg_c_3352_c_n_0));
  FDCE alpha_reg_1_reg_c_3353_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3352_c_n_0),
        .Q(alpha_reg_1_reg_c_3353_c_n_0));
  FDCE alpha_reg_1_reg_c_3354_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3353_c_n_0),
        .Q(alpha_reg_1_reg_c_3354_c_n_0));
  FDCE alpha_reg_1_reg_c_3355_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3354_c_n_0),
        .Q(alpha_reg_1_reg_c_3355_c_n_0));
  FDCE alpha_reg_1_reg_c_3356_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3355_c_n_0),
        .Q(alpha_reg_1_reg_c_3356_c_n_0));
  FDCE alpha_reg_1_reg_c_3357_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3356_c_n_0),
        .Q(alpha_reg_1_reg_c_3357_c_n_0));
  FDCE alpha_reg_1_reg_c_3358_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3357_c_n_0),
        .Q(alpha_reg_1_reg_c_3358_c_n_0));
  FDCE alpha_reg_1_reg_c_3359_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3358_c_n_0),
        .Q(alpha_reg_1_reg_c_3359_c_n_0));
  FDCE alpha_reg_1_reg_c_3360_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3359_c_n_0),
        .Q(alpha_reg_1_reg_c_3360_c_n_0));
  FDCE alpha_reg_1_reg_c_3361_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3360_c_n_0),
        .Q(alpha_reg_1_reg_c_3361_c_n_0));
  FDCE alpha_reg_1_reg_c_3362_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3361_c_n_0),
        .Q(alpha_reg_1_reg_c_3362_c_n_0));
  FDCE alpha_reg_1_reg_c_3363_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3362_c_n_0),
        .Q(alpha_reg_1_reg_c_3363_c_n_0));
  FDCE alpha_reg_1_reg_c_3364_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3363_c_n_0),
        .Q(alpha_reg_1_reg_c_3364_c_n_0));
  FDCE alpha_reg_1_reg_c_3365_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3364_c_n_0),
        .Q(alpha_reg_1_reg_c_3365_c_n_0));
  FDCE alpha_reg_1_reg_c_3366_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3365_c_n_0),
        .Q(alpha_reg_1_reg_c_3366_c_n_0));
  FDCE alpha_reg_1_reg_c_3367_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3366_c_n_0),
        .Q(alpha_reg_1_reg_c_3367_c_n_0));
  FDCE alpha_reg_1_reg_c_3368_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3367_c_n_0),
        .Q(alpha_reg_1_reg_c_3368_c_n_0));
  FDCE alpha_reg_1_reg_c_3369_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3368_c_n_0),
        .Q(alpha_reg_1_reg_c_3369_c_n_0));
  FDCE alpha_reg_1_reg_c_3370_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3369_c_n_0),
        .Q(alpha_reg_1_reg_c_3370_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c " *) 
  SRLC32E alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3338_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3338_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c_n_1));
  FDCE alpha_reg_1_reg_c_3371_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3370_c_n_0),
        .Q(alpha_reg_1_reg_c_3371_c_n_0));
  FDCE alpha_reg_1_reg_c_3372_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3371_c_n_0),
        .Q(alpha_reg_1_reg_c_3372_c_n_0));
  FDCE alpha_reg_1_reg_c_3373_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3372_c_n_0),
        .Q(alpha_reg_1_reg_c_3373_c_n_0));
  FDCE alpha_reg_1_reg_c_3374_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3373_c_n_0),
        .Q(alpha_reg_1_reg_c_3374_c_n_0));
  FDCE alpha_reg_1_reg_c_3375_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3374_c_n_0),
        .Q(alpha_reg_1_reg_c_3375_c_n_0));
  FDCE alpha_reg_1_reg_c_3376_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3375_c_n_0),
        .Q(alpha_reg_1_reg_c_3376_c_n_0));
  FDCE alpha_reg_1_reg_c_3377_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3376_c_n_0),
        .Q(alpha_reg_1_reg_c_3377_c_n_0));
  FDCE alpha_reg_1_reg_c_3378_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3377_c_n_0),
        .Q(alpha_reg_1_reg_c_3378_c_n_0));
  FDCE alpha_reg_1_reg_c_3379_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3378_c_n_0),
        .Q(alpha_reg_1_reg_c_3379_c_n_0));
  FDCE alpha_reg_1_reg_c_3380_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3379_c_n_0),
        .Q(alpha_reg_1_reg_c_3380_c_n_0));
  FDCE alpha_reg_1_reg_c_3381_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3380_c_n_0),
        .Q(alpha_reg_1_reg_c_3381_c_n_0));
  FDCE alpha_reg_1_reg_c_3382_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3381_c_n_0),
        .Q(alpha_reg_1_reg_c_3382_c_n_0));
  FDCE alpha_reg_1_reg_c_3383_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3382_c_n_0),
        .Q(alpha_reg_1_reg_c_3383_c_n_0));
  FDCE alpha_reg_1_reg_c_3384_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3383_c_n_0),
        .Q(alpha_reg_1_reg_c_3384_c_n_0));
  FDCE alpha_reg_1_reg_c_3385_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3384_c_n_0),
        .Q(alpha_reg_1_reg_c_3385_c_n_0));
  FDCE alpha_reg_1_reg_c_3386_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3385_c_n_0),
        .Q(alpha_reg_1_reg_c_3386_c_n_0));
  FDCE alpha_reg_1_reg_c_3387_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3386_c_n_0),
        .Q(alpha_reg_1_reg_c_3387_c_n_0));
  FDCE alpha_reg_1_reg_c_3388_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3387_c_n_0),
        .Q(alpha_reg_1_reg_c_3388_c_n_0));
  FDCE alpha_reg_1_reg_c_3389_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3388_c_n_0),
        .Q(alpha_reg_1_reg_c_3389_c_n_0));
  FDCE alpha_reg_1_reg_c_3390_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3389_c_n_0),
        .Q(alpha_reg_1_reg_c_3390_c_n_0));
  FDCE alpha_reg_1_reg_c_3391_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3390_c_n_0),
        .Q(alpha_reg_1_reg_c_3391_c_n_0));
  FDCE alpha_reg_1_reg_c_3392_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3391_c_n_0),
        .Q(alpha_reg_1_reg_c_3392_c_n_0));
  FDCE alpha_reg_1_reg_c_3393_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3392_c_n_0),
        .Q(alpha_reg_1_reg_c_3393_c_n_0));
  FDCE alpha_reg_1_reg_c_3394_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3393_c_n_0),
        .Q(alpha_reg_1_reg_c_3394_c_n_0));
  FDCE alpha_reg_1_reg_c_3395_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3394_c_n_0),
        .Q(alpha_reg_1_reg_c_3395_c_n_0));
  FDCE alpha_reg_1_reg_c_3396_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3395_c_n_0),
        .Q(alpha_reg_1_reg_c_3396_c_n_0));
  FDCE alpha_reg_1_reg_c_3397_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3396_c_n_0),
        .Q(alpha_reg_1_reg_c_3397_c_n_0));
  FDCE alpha_reg_1_reg_c_3398_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3397_c_n_0),
        .Q(alpha_reg_1_reg_c_3398_c_n_0));
  FDCE alpha_reg_1_reg_c_3399_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3398_c_n_0),
        .Q(alpha_reg_1_reg_c_3399_c_n_0));
  FDCE alpha_reg_1_reg_c_3400_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3399_c_n_0),
        .Q(alpha_reg_1_reg_c_3400_c_n_0));
  FDCE alpha_reg_1_reg_c_3401_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3400_c_n_0),
        .Q(alpha_reg_1_reg_c_3401_c_n_0));
  FDCE alpha_reg_1_reg_c_3402_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3401_c_n_0),
        .Q(alpha_reg_1_reg_c_3402_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c " *) 
  SRLC32E alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3370_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3370_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c_n_1));
  FDCE alpha_reg_1_reg_c_3403_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3402_c_n_0),
        .Q(alpha_reg_1_reg_c_3403_c_n_0));
  FDCE alpha_reg_1_reg_c_3404_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3403_c_n_0),
        .Q(alpha_reg_1_reg_c_3404_c_n_0));
  FDCE alpha_reg_1_reg_c_3405_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3404_c_n_0),
        .Q(alpha_reg_1_reg_c_3405_c_n_0));
  FDCE alpha_reg_1_reg_c_3406_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3405_c_n_0),
        .Q(alpha_reg_1_reg_c_3406_c_n_0));
  FDCE alpha_reg_1_reg_c_3407_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3406_c_n_0),
        .Q(alpha_reg_1_reg_c_3407_c_n_0));
  FDCE alpha_reg_1_reg_c_3408_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3407_c_n_0),
        .Q(alpha_reg_1_reg_c_3408_c_n_0));
  FDCE alpha_reg_1_reg_c_3409_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3408_c_n_0),
        .Q(alpha_reg_1_reg_c_3409_c_n_0));
  FDCE alpha_reg_1_reg_c_3410_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3409_c_n_0),
        .Q(alpha_reg_1_reg_c_3410_c_n_0));
  FDCE alpha_reg_1_reg_c_3411_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3410_c_n_0),
        .Q(alpha_reg_1_reg_c_3411_c_n_0));
  FDCE alpha_reg_1_reg_c_3412_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3411_c_n_0),
        .Q(alpha_reg_1_reg_c_3412_c_n_0));
  FDCE alpha_reg_1_reg_c_3413_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3412_c_n_0),
        .Q(alpha_reg_1_reg_c_3413_c_n_0));
  FDCE alpha_reg_1_reg_c_3414_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3413_c_n_0),
        .Q(alpha_reg_1_reg_c_3414_c_n_0));
  FDCE alpha_reg_1_reg_c_3415_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3414_c_n_0),
        .Q(alpha_reg_1_reg_c_3415_c_n_0));
  FDCE alpha_reg_1_reg_c_3416_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3415_c_n_0),
        .Q(alpha_reg_1_reg_c_3416_c_n_0));
  FDCE alpha_reg_1_reg_c_3417_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3416_c_n_0),
        .Q(alpha_reg_1_reg_c_3417_c_n_0));
  FDCE alpha_reg_1_reg_c_3418_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3417_c_n_0),
        .Q(alpha_reg_1_reg_c_3418_c_n_0));
  FDCE alpha_reg_1_reg_c_3419_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3418_c_n_0),
        .Q(alpha_reg_1_reg_c_3419_c_n_0));
  FDCE alpha_reg_1_reg_c_3420_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3419_c_n_0),
        .Q(alpha_reg_1_reg_c_3420_c_n_0));
  FDCE alpha_reg_1_reg_c_3421_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3420_c_n_0),
        .Q(alpha_reg_1_reg_c_3421_c_n_0));
  FDCE alpha_reg_1_reg_c_3422_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3421_c_n_0),
        .Q(alpha_reg_1_reg_c_3422_c_n_0));
  FDCE alpha_reg_1_reg_c_3423_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3422_c_n_0),
        .Q(alpha_reg_1_reg_c_3423_c_n_0));
  FDCE alpha_reg_1_reg_c_3424_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3423_c_n_0),
        .Q(alpha_reg_1_reg_c_3424_c_n_0));
  FDCE alpha_reg_1_reg_c_3425_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3424_c_n_0),
        .Q(alpha_reg_1_reg_c_3425_c_n_0));
  FDCE alpha_reg_1_reg_c_3426_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3425_c_n_0),
        .Q(alpha_reg_1_reg_c_3426_c_n_0));
  FDCE alpha_reg_1_reg_c_3427_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3426_c_n_0),
        .Q(alpha_reg_1_reg_c_3427_c_n_0));
  FDCE alpha_reg_1_reg_c_3428_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3427_c_n_0),
        .Q(alpha_reg_1_reg_c_3428_c_n_0));
  FDCE alpha_reg_1_reg_c_3429_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3428_c_n_0),
        .Q(alpha_reg_1_reg_c_3429_c_n_0));
  FDCE alpha_reg_1_reg_c_3430_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3429_c_n_0),
        .Q(alpha_reg_1_reg_c_3430_c_n_0));
  FDCE alpha_reg_1_reg_c_3431_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3430_c_n_0),
        .Q(alpha_reg_1_reg_c_3431_c_n_0));
  FDCE alpha_reg_1_reg_c_3432_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3431_c_n_0),
        .Q(alpha_reg_1_reg_c_3432_c_n_0));
  FDCE alpha_reg_1_reg_c_3433_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3432_c_n_0),
        .Q(alpha_reg_1_reg_c_3433_c_n_0));
  FDCE alpha_reg_1_reg_c_3434_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3433_c_n_0),
        .Q(alpha_reg_1_reg_c_3434_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c " *) 
  SRLC32E alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3402_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3402_c_n_1),
        .Q(alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3435_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3434_c_n_0),
        .Q(alpha_reg_1_reg_c_3435_c_n_0));
  FDCE alpha_reg_1_reg_c_3436_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3435_c_n_0),
        .Q(alpha_reg_1_reg_c_3436_c_n_0));
  FDCE alpha_reg_1_reg_c_3437_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3436_c_n_0),
        .Q(alpha_reg_1_reg_c_3437_c_n_0));
  FDCE alpha_reg_1_reg_c_3438_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3437_c_n_0),
        .Q(alpha_reg_1_reg_c_3438_c_n_0));
  FDCE alpha_reg_1_reg_c_3439_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3438_c_n_0),
        .Q(alpha_reg_1_reg_c_3439_c_n_0));
  FDCE alpha_reg_1_reg_c_3440_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3439_c_n_0),
        .Q(alpha_reg_1_reg_c_3440_c_n_0));
  FDCE alpha_reg_1_reg_c_3441_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3440_c_n_0),
        .Q(alpha_reg_1_reg_c_3441_c_n_0));
  FDCE alpha_reg_1_reg_c_3442_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3441_c_n_0),
        .Q(alpha_reg_1_reg_c_3442_c_n_0));
  FDCE alpha_reg_1_reg_c_3443_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3442_c_n_0),
        .Q(alpha_reg_1_reg_c_3443_c_n_0));
  FDCE alpha_reg_1_reg_c_3444_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3443_c_n_0),
        .Q(alpha_reg_1_reg_c_3444_c_n_0));
  FDCE alpha_reg_1_reg_c_3445_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3444_c_n_0),
        .Q(alpha_reg_1_reg_c_3445_c_n_0));
  FDCE alpha_reg_1_reg_c_3446_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3445_c_n_0),
        .Q(alpha_reg_1_reg_c_3446_c_n_0));
  FDCE alpha_reg_1_reg_c_3447_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3446_c_n_0),
        .Q(alpha_reg_1_reg_c_3447_c_n_0));
  FDCE alpha_reg_1_reg_c_3448_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3447_c_n_0),
        .Q(alpha_reg_1_reg_c_3448_c_n_0));
  FDCE alpha_reg_1_reg_c_3449_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3448_c_n_0),
        .Q(alpha_reg_1_reg_c_3449_c_n_0));
  FDCE alpha_reg_1_reg_c_3450_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3449_c_n_0),
        .Q(alpha_reg_1_reg_c_3450_c_n_0));
  FDCE alpha_reg_1_reg_c_3451_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3450_c_n_0),
        .Q(alpha_reg_1_reg_c_3451_c_n_0));
  FDCE alpha_reg_1_reg_c_3452_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3451_c_n_0),
        .Q(alpha_reg_1_reg_c_3452_c_n_0));
  FDCE alpha_reg_1_reg_c_3453_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3452_c_n_0),
        .Q(alpha_reg_1_reg_c_3453_c_n_0));
  FDCE alpha_reg_1_reg_c_3454_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3453_c_n_0),
        .Q(alpha_reg_1_reg_c_3454_c_n_0));
  FDCE alpha_reg_1_reg_c_3455_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3454_c_n_0),
        .Q(alpha_reg_1_reg_c_3455_c_n_0));
  FDCE alpha_reg_1_reg_c_3456_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3455_c_n_0),
        .Q(alpha_reg_1_reg_c_3456_c_n_0));
  FDCE alpha_reg_1_reg_c_3457_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3456_c_n_0),
        .Q(alpha_reg_1_reg_c_3457_c_n_0));
  FDCE alpha_reg_1_reg_c_3458_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3457_c_n_0),
        .Q(alpha_reg_1_reg_c_3458_c_n_0));
  FDCE alpha_reg_1_reg_c_3459_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3458_c_n_0),
        .Q(alpha_reg_1_reg_c_3459_c_n_0));
  FDCE alpha_reg_1_reg_c_3460_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3459_c_n_0),
        .Q(alpha_reg_1_reg_c_3460_c_n_0));
  FDCE alpha_reg_1_reg_c_3461_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3460_c_n_0),
        .Q(alpha_reg_1_reg_c_3461_c_n_0));
  FDCE alpha_reg_1_reg_c_3462_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3461_c_n_0),
        .Q(alpha_reg_1_reg_c_3462_c_n_0));
  FDCE alpha_reg_1_reg_c_3463_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3462_c_n_0),
        .Q(alpha_reg_1_reg_c_3463_c_n_0));
  FDCE alpha_reg_1_reg_c_3464_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3463_c_n_0),
        .Q(alpha_reg_1_reg_c_3464_c_n_0));
  FDCE alpha_reg_1_reg_c_3465_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3464_c_n_0),
        .Q(alpha_reg_1_reg_c_3465_c_n_0));
  FDCE alpha_reg_1_reg_c_3466_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3465_c_n_0),
        .Q(alpha_reg_1_reg_c_3466_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c " *) 
  SRLC32E alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3434_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3434_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c_n_1));
  FDCE alpha_reg_1_reg_c_3467_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3466_c_n_0),
        .Q(alpha_reg_1_reg_c_3467_c_n_0));
  FDCE alpha_reg_1_reg_c_3468_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3467_c_n_0),
        .Q(alpha_reg_1_reg_c_3468_c_n_0));
  FDCE alpha_reg_1_reg_c_3469_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3468_c_n_0),
        .Q(alpha_reg_1_reg_c_3469_c_n_0));
  FDCE alpha_reg_1_reg_c_3470_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3469_c_n_0),
        .Q(alpha_reg_1_reg_c_3470_c_n_0));
  FDCE alpha_reg_1_reg_c_3471_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3470_c_n_0),
        .Q(alpha_reg_1_reg_c_3471_c_n_0));
  FDCE alpha_reg_1_reg_c_3472_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3471_c_n_0),
        .Q(alpha_reg_1_reg_c_3472_c_n_0));
  FDCE alpha_reg_1_reg_c_3473_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3472_c_n_0),
        .Q(alpha_reg_1_reg_c_3473_c_n_0));
  FDCE alpha_reg_1_reg_c_3474_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3473_c_n_0),
        .Q(alpha_reg_1_reg_c_3474_c_n_0));
  FDCE alpha_reg_1_reg_c_3475_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3474_c_n_0),
        .Q(alpha_reg_1_reg_c_3475_c_n_0));
  FDCE alpha_reg_1_reg_c_3476_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3475_c_n_0),
        .Q(alpha_reg_1_reg_c_3476_c_n_0));
  FDCE alpha_reg_1_reg_c_3477_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3476_c_n_0),
        .Q(alpha_reg_1_reg_c_3477_c_n_0));
  FDCE alpha_reg_1_reg_c_3478_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3477_c_n_0),
        .Q(alpha_reg_1_reg_c_3478_c_n_0));
  FDCE alpha_reg_1_reg_c_3479_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3478_c_n_0),
        .Q(alpha_reg_1_reg_c_3479_c_n_0));
  FDCE alpha_reg_1_reg_c_3480_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3479_c_n_0),
        .Q(alpha_reg_1_reg_c_3480_c_n_0));
  FDCE alpha_reg_1_reg_c_3481_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3480_c_n_0),
        .Q(alpha_reg_1_reg_c_3481_c_n_0));
  FDCE alpha_reg_1_reg_c_3482_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3481_c_n_0),
        .Q(alpha_reg_1_reg_c_3482_c_n_0));
  FDCE alpha_reg_1_reg_c_3483_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3482_c_n_0),
        .Q(alpha_reg_1_reg_c_3483_c_n_0));
  FDCE alpha_reg_1_reg_c_3484_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3483_c_n_0),
        .Q(alpha_reg_1_reg_c_3484_c_n_0));
  FDCE alpha_reg_1_reg_c_3485_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3484_c_n_0),
        .Q(alpha_reg_1_reg_c_3485_c_n_0));
  FDCE alpha_reg_1_reg_c_3486_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3485_c_n_0),
        .Q(alpha_reg_1_reg_c_3486_c_n_0));
  FDCE alpha_reg_1_reg_c_3487_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3486_c_n_0),
        .Q(alpha_reg_1_reg_c_3487_c_n_0));
  FDCE alpha_reg_1_reg_c_3488_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3487_c_n_0),
        .Q(alpha_reg_1_reg_c_3488_c_n_0));
  FDCE alpha_reg_1_reg_c_3489_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3488_c_n_0),
        .Q(alpha_reg_1_reg_c_3489_c_n_0));
  FDCE alpha_reg_1_reg_c_3490_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3489_c_n_0),
        .Q(alpha_reg_1_reg_c_3490_c_n_0));
  FDCE alpha_reg_1_reg_c_3491_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3490_c_n_0),
        .Q(alpha_reg_1_reg_c_3491_c_n_0));
  FDCE alpha_reg_1_reg_c_3492_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3491_c_n_0),
        .Q(alpha_reg_1_reg_c_3492_c_n_0));
  FDCE alpha_reg_1_reg_c_3493_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3492_c_n_0),
        .Q(alpha_reg_1_reg_c_3493_c_n_0));
  FDCE alpha_reg_1_reg_c_3494_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3493_c_n_0),
        .Q(alpha_reg_1_reg_c_3494_c_n_0));
  FDCE alpha_reg_1_reg_c_3495_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3494_c_n_0),
        .Q(alpha_reg_1_reg_c_3495_c_n_0));
  FDCE alpha_reg_1_reg_c_3496_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3495_c_n_0),
        .Q(alpha_reg_1_reg_c_3496_c_n_0));
  FDCE alpha_reg_1_reg_c_3497_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3496_c_n_0),
        .Q(alpha_reg_1_reg_c_3497_c_n_0));
  FDCE alpha_reg_1_reg_c_3498_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3497_c_n_0),
        .Q(alpha_reg_1_reg_c_3498_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c " *) 
  SRLC32E alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3466_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3466_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c_n_1));
  FDCE alpha_reg_1_reg_c_3499_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3498_c_n_0),
        .Q(alpha_reg_1_reg_c_3499_c_n_0));
  FDCE alpha_reg_1_reg_c_3500_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3499_c_n_0),
        .Q(alpha_reg_1_reg_c_3500_c_n_0));
  FDCE alpha_reg_1_reg_c_3501_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3500_c_n_0),
        .Q(alpha_reg_1_reg_c_3501_c_n_0));
  FDCE alpha_reg_1_reg_c_3502_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3501_c_n_0),
        .Q(alpha_reg_1_reg_c_3502_c_n_0));
  FDCE alpha_reg_1_reg_c_3503_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3502_c_n_0),
        .Q(alpha_reg_1_reg_c_3503_c_n_0));
  FDCE alpha_reg_1_reg_c_3504_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3503_c_n_0),
        .Q(alpha_reg_1_reg_c_3504_c_n_0));
  FDCE alpha_reg_1_reg_c_3505_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3504_c_n_0),
        .Q(alpha_reg_1_reg_c_3505_c_n_0));
  FDCE alpha_reg_1_reg_c_3506_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3505_c_n_0),
        .Q(alpha_reg_1_reg_c_3506_c_n_0));
  FDCE alpha_reg_1_reg_c_3507_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3506_c_n_0),
        .Q(alpha_reg_1_reg_c_3507_c_n_0));
  FDCE alpha_reg_1_reg_c_3508_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3507_c_n_0),
        .Q(alpha_reg_1_reg_c_3508_c_n_0));
  FDCE alpha_reg_1_reg_c_3509_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3508_c_n_0),
        .Q(alpha_reg_1_reg_c_3509_c_n_0));
  FDCE alpha_reg_1_reg_c_3510_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3509_c_n_0),
        .Q(alpha_reg_1_reg_c_3510_c_n_0));
  FDCE alpha_reg_1_reg_c_3511_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3510_c_n_0),
        .Q(alpha_reg_1_reg_c_3511_c_n_0));
  FDCE alpha_reg_1_reg_c_3512_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3511_c_n_0),
        .Q(alpha_reg_1_reg_c_3512_c_n_0));
  FDCE alpha_reg_1_reg_c_3513_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3512_c_n_0),
        .Q(alpha_reg_1_reg_c_3513_c_n_0));
  FDCE alpha_reg_1_reg_c_3514_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3513_c_n_0),
        .Q(alpha_reg_1_reg_c_3514_c_n_0));
  FDCE alpha_reg_1_reg_c_3515_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3514_c_n_0),
        .Q(alpha_reg_1_reg_c_3515_c_n_0));
  FDCE alpha_reg_1_reg_c_3516_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3515_c_n_0),
        .Q(alpha_reg_1_reg_c_3516_c_n_0));
  FDCE alpha_reg_1_reg_c_3517_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3516_c_n_0),
        .Q(alpha_reg_1_reg_c_3517_c_n_0));
  FDCE alpha_reg_1_reg_c_3518_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3517_c_n_0),
        .Q(alpha_reg_1_reg_c_3518_c_n_0));
  FDCE alpha_reg_1_reg_c_3519_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3518_c_n_0),
        .Q(alpha_reg_1_reg_c_3519_c_n_0));
  FDCE alpha_reg_1_reg_c_3520_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3519_c_n_0),
        .Q(alpha_reg_1_reg_c_3520_c_n_0));
  FDCE alpha_reg_1_reg_c_3521_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3520_c_n_0),
        .Q(alpha_reg_1_reg_c_3521_c_n_0));
  FDCE alpha_reg_1_reg_c_3522_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3521_c_n_0),
        .Q(alpha_reg_1_reg_c_3522_c_n_0));
  FDCE alpha_reg_1_reg_c_3523_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3522_c_n_0),
        .Q(alpha_reg_1_reg_c_3523_c_n_0));
  FDCE alpha_reg_1_reg_c_3524_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3523_c_n_0),
        .Q(alpha_reg_1_reg_c_3524_c_n_0));
  FDCE alpha_reg_1_reg_c_3525_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3524_c_n_0),
        .Q(alpha_reg_1_reg_c_3525_c_n_0));
  FDCE alpha_reg_1_reg_c_3526_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3525_c_n_0),
        .Q(alpha_reg_1_reg_c_3526_c_n_0));
  FDCE alpha_reg_1_reg_c_3527_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3526_c_n_0),
        .Q(alpha_reg_1_reg_c_3527_c_n_0));
  FDCE alpha_reg_1_reg_c_3528_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3527_c_n_0),
        .Q(alpha_reg_1_reg_c_3528_c_n_0));
  FDCE alpha_reg_1_reg_c_3529_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3528_c_n_0),
        .Q(alpha_reg_1_reg_c_3529_c_n_0));
  FDCE alpha_reg_1_reg_c_3530_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3529_c_n_0),
        .Q(alpha_reg_1_reg_c_3530_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c " *) 
  SRLC32E alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3498_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3498_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c_n_1));
  FDCE alpha_reg_1_reg_c_3531_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3530_c_n_0),
        .Q(alpha_reg_1_reg_c_3531_c_n_0));
  FDCE alpha_reg_1_reg_c_3532_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3531_c_n_0),
        .Q(alpha_reg_1_reg_c_3532_c_n_0));
  FDCE alpha_reg_1_reg_c_3533_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3532_c_n_0),
        .Q(alpha_reg_1_reg_c_3533_c_n_0));
  FDCE alpha_reg_1_reg_c_3534_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3533_c_n_0),
        .Q(alpha_reg_1_reg_c_3534_c_n_0));
  FDCE alpha_reg_1_reg_c_3535_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3534_c_n_0),
        .Q(alpha_reg_1_reg_c_3535_c_n_0));
  FDCE alpha_reg_1_reg_c_3536_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3535_c_n_0),
        .Q(alpha_reg_1_reg_c_3536_c_n_0));
  FDCE alpha_reg_1_reg_c_3537_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3536_c_n_0),
        .Q(alpha_reg_1_reg_c_3537_c_n_0));
  FDCE alpha_reg_1_reg_c_3538_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3537_c_n_0),
        .Q(alpha_reg_1_reg_c_3538_c_n_0));
  FDCE alpha_reg_1_reg_c_3539_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3538_c_n_0),
        .Q(alpha_reg_1_reg_c_3539_c_n_0));
  FDCE alpha_reg_1_reg_c_3540_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3539_c_n_0),
        .Q(alpha_reg_1_reg_c_3540_c_n_0));
  FDCE alpha_reg_1_reg_c_3541_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3540_c_n_0),
        .Q(alpha_reg_1_reg_c_3541_c_n_0));
  FDCE alpha_reg_1_reg_c_3542_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3541_c_n_0),
        .Q(alpha_reg_1_reg_c_3542_c_n_0));
  FDCE alpha_reg_1_reg_c_3543_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3542_c_n_0),
        .Q(alpha_reg_1_reg_c_3543_c_n_0));
  FDCE alpha_reg_1_reg_c_3544_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3543_c_n_0),
        .Q(alpha_reg_1_reg_c_3544_c_n_0));
  FDCE alpha_reg_1_reg_c_3545_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3544_c_n_0),
        .Q(alpha_reg_1_reg_c_3545_c_n_0));
  FDCE alpha_reg_1_reg_c_3546_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3545_c_n_0),
        .Q(alpha_reg_1_reg_c_3546_c_n_0));
  FDCE alpha_reg_1_reg_c_3547_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3546_c_n_0),
        .Q(alpha_reg_1_reg_c_3547_c_n_0));
  FDCE alpha_reg_1_reg_c_3548_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3547_c_n_0),
        .Q(alpha_reg_1_reg_c_3548_c_n_0));
  FDCE alpha_reg_1_reg_c_3549_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3548_c_n_0),
        .Q(alpha_reg_1_reg_c_3549_c_n_0));
  FDCE alpha_reg_1_reg_c_3550_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3549_c_n_0),
        .Q(alpha_reg_1_reg_c_3550_c_n_0));
  FDCE alpha_reg_1_reg_c_3551_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3550_c_n_0),
        .Q(alpha_reg_1_reg_c_3551_c_n_0));
  FDCE alpha_reg_1_reg_c_3552_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3551_c_n_0),
        .Q(alpha_reg_1_reg_c_3552_c_n_0));
  FDCE alpha_reg_1_reg_c_3553_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3552_c_n_0),
        .Q(alpha_reg_1_reg_c_3553_c_n_0));
  FDCE alpha_reg_1_reg_c_3554_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3553_c_n_0),
        .Q(alpha_reg_1_reg_c_3554_c_n_0));
  FDCE alpha_reg_1_reg_c_3555_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3554_c_n_0),
        .Q(alpha_reg_1_reg_c_3555_c_n_0));
  FDCE alpha_reg_1_reg_c_3556_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3555_c_n_0),
        .Q(alpha_reg_1_reg_c_3556_c_n_0));
  FDCE alpha_reg_1_reg_c_3557_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3556_c_n_0),
        .Q(alpha_reg_1_reg_c_3557_c_n_0));
  FDCE alpha_reg_1_reg_c_3558_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3557_c_n_0),
        .Q(alpha_reg_1_reg_c_3558_c_n_0));
  FDCE alpha_reg_1_reg_c_3559_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3558_c_n_0),
        .Q(alpha_reg_1_reg_c_3559_c_n_0));
  FDCE alpha_reg_1_reg_c_3560_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3559_c_n_0),
        .Q(alpha_reg_1_reg_c_3560_c_n_0));
  FDCE alpha_reg_1_reg_c_3561_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3560_c_n_0),
        .Q(alpha_reg_1_reg_c_3561_c_n_0));
  FDCE alpha_reg_1_reg_c_3562_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3561_c_n_0),
        .Q(alpha_reg_1_reg_c_3562_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c " *) 
  SRLC32E alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3530_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3530_c_n_1),
        .Q(alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3563_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3562_c_n_0),
        .Q(alpha_reg_1_reg_c_3563_c_n_0));
  FDCE alpha_reg_1_reg_c_3564_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3563_c_n_0),
        .Q(alpha_reg_1_reg_c_3564_c_n_0));
  FDCE alpha_reg_1_reg_c_3565_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3564_c_n_0),
        .Q(alpha_reg_1_reg_c_3565_c_n_0));
  FDCE alpha_reg_1_reg_c_3566_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3565_c_n_0),
        .Q(alpha_reg_1_reg_c_3566_c_n_0));
  FDCE alpha_reg_1_reg_c_3567_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3566_c_n_0),
        .Q(alpha_reg_1_reg_c_3567_c_n_0));
  FDCE alpha_reg_1_reg_c_3568_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3567_c_n_0),
        .Q(alpha_reg_1_reg_c_3568_c_n_0));
  FDCE alpha_reg_1_reg_c_3569_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3568_c_n_0),
        .Q(alpha_reg_1_reg_c_3569_c_n_0));
  FDCE alpha_reg_1_reg_c_3570_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3569_c_n_0),
        .Q(alpha_reg_1_reg_c_3570_c_n_0));
  FDCE alpha_reg_1_reg_c_3571_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3570_c_n_0),
        .Q(alpha_reg_1_reg_c_3571_c_n_0));
  FDCE alpha_reg_1_reg_c_3572_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3571_c_n_0),
        .Q(alpha_reg_1_reg_c_3572_c_n_0));
  FDCE alpha_reg_1_reg_c_3573_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3572_c_n_0),
        .Q(alpha_reg_1_reg_c_3573_c_n_0));
  FDCE alpha_reg_1_reg_c_3574_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3573_c_n_0),
        .Q(alpha_reg_1_reg_c_3574_c_n_0));
  FDCE alpha_reg_1_reg_c_3575_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3574_c_n_0),
        .Q(alpha_reg_1_reg_c_3575_c_n_0));
  FDCE alpha_reg_1_reg_c_3576_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3575_c_n_0),
        .Q(alpha_reg_1_reg_c_3576_c_n_0));
  FDCE alpha_reg_1_reg_c_3577_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3576_c_n_0),
        .Q(alpha_reg_1_reg_c_3577_c_n_0));
  FDCE alpha_reg_1_reg_c_3578_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3577_c_n_0),
        .Q(alpha_reg_1_reg_c_3578_c_n_0));
  FDCE alpha_reg_1_reg_c_3579_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3578_c_n_0),
        .Q(alpha_reg_1_reg_c_3579_c_n_0));
  FDCE alpha_reg_1_reg_c_3580_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3579_c_n_0),
        .Q(alpha_reg_1_reg_c_3580_c_n_0));
  FDCE alpha_reg_1_reg_c_3581_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3580_c_n_0),
        .Q(alpha_reg_1_reg_c_3581_c_n_0));
  FDCE alpha_reg_1_reg_c_3582_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3581_c_n_0),
        .Q(alpha_reg_1_reg_c_3582_c_n_0));
  FDCE alpha_reg_1_reg_c_3583_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3582_c_n_0),
        .Q(alpha_reg_1_reg_c_3583_c_n_0));
  FDCE alpha_reg_1_reg_c_3584_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3583_c_n_0),
        .Q(alpha_reg_1_reg_c_3584_c_n_0));
  FDCE alpha_reg_1_reg_c_3585_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3584_c_n_0),
        .Q(alpha_reg_1_reg_c_3585_c_n_0));
  FDCE alpha_reg_1_reg_c_3586_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3585_c_n_0),
        .Q(alpha_reg_1_reg_c_3586_c_n_0));
  FDCE alpha_reg_1_reg_c_3587_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3586_c_n_0),
        .Q(alpha_reg_1_reg_c_3587_c_n_0));
  FDCE alpha_reg_1_reg_c_3588_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3587_c_n_0),
        .Q(alpha_reg_1_reg_c_3588_c_n_0));
  FDCE alpha_reg_1_reg_c_3589_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3588_c_n_0),
        .Q(alpha_reg_1_reg_c_3589_c_n_0));
  FDCE alpha_reg_1_reg_c_3590_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3589_c_n_0),
        .Q(alpha_reg_1_reg_c_3590_c_n_0));
  FDCE alpha_reg_1_reg_c_3591_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3590_c_n_0),
        .Q(alpha_reg_1_reg_c_3591_c_n_0));
  FDCE alpha_reg_1_reg_c_3592_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3591_c_n_0),
        .Q(alpha_reg_1_reg_c_3592_c_n_0));
  FDCE alpha_reg_1_reg_c_3593_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3592_c_n_0),
        .Q(alpha_reg_1_reg_c_3593_c_n_0));
  FDCE alpha_reg_1_reg_c_3594_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3593_c_n_0),
        .Q(alpha_reg_1_reg_c_3594_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c " *) 
  SRLC32E alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3562_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3562_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c_n_1));
  FDCE alpha_reg_1_reg_c_3595_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3594_c_n_0),
        .Q(alpha_reg_1_reg_c_3595_c_n_0));
  FDCE alpha_reg_1_reg_c_3596_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3595_c_n_0),
        .Q(alpha_reg_1_reg_c_3596_c_n_0));
  FDCE alpha_reg_1_reg_c_3597_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3596_c_n_0),
        .Q(alpha_reg_1_reg_c_3597_c_n_0));
  FDCE alpha_reg_1_reg_c_3598_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3597_c_n_0),
        .Q(alpha_reg_1_reg_c_3598_c_n_0));
  FDCE alpha_reg_1_reg_c_3599_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3598_c_n_0),
        .Q(alpha_reg_1_reg_c_3599_c_n_0));
  FDCE alpha_reg_1_reg_c_3600_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3599_c_n_0),
        .Q(alpha_reg_1_reg_c_3600_c_n_0));
  FDCE alpha_reg_1_reg_c_3601_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3600_c_n_0),
        .Q(alpha_reg_1_reg_c_3601_c_n_0));
  FDCE alpha_reg_1_reg_c_3602_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3601_c_n_0),
        .Q(alpha_reg_1_reg_c_3602_c_n_0));
  FDCE alpha_reg_1_reg_c_3603_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3602_c_n_0),
        .Q(alpha_reg_1_reg_c_3603_c_n_0));
  FDCE alpha_reg_1_reg_c_3604_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3603_c_n_0),
        .Q(alpha_reg_1_reg_c_3604_c_n_0));
  FDCE alpha_reg_1_reg_c_3605_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3604_c_n_0),
        .Q(alpha_reg_1_reg_c_3605_c_n_0));
  FDCE alpha_reg_1_reg_c_3606_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3605_c_n_0),
        .Q(alpha_reg_1_reg_c_3606_c_n_0));
  FDCE alpha_reg_1_reg_c_3607_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3606_c_n_0),
        .Q(alpha_reg_1_reg_c_3607_c_n_0));
  FDCE alpha_reg_1_reg_c_3608_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3607_c_n_0),
        .Q(alpha_reg_1_reg_c_3608_c_n_0));
  FDCE alpha_reg_1_reg_c_3609_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3608_c_n_0),
        .Q(alpha_reg_1_reg_c_3609_c_n_0));
  FDCE alpha_reg_1_reg_c_3610_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3609_c_n_0),
        .Q(alpha_reg_1_reg_c_3610_c_n_0));
  FDCE alpha_reg_1_reg_c_3611_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3610_c_n_0),
        .Q(alpha_reg_1_reg_c_3611_c_n_0));
  FDCE alpha_reg_1_reg_c_3612_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3611_c_n_0),
        .Q(alpha_reg_1_reg_c_3612_c_n_0));
  FDCE alpha_reg_1_reg_c_3613_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3612_c_n_0),
        .Q(alpha_reg_1_reg_c_3613_c_n_0));
  FDCE alpha_reg_1_reg_c_3614_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3613_c_n_0),
        .Q(alpha_reg_1_reg_c_3614_c_n_0));
  FDCE alpha_reg_1_reg_c_3615_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3614_c_n_0),
        .Q(alpha_reg_1_reg_c_3615_c_n_0));
  FDCE alpha_reg_1_reg_c_3616_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3615_c_n_0),
        .Q(alpha_reg_1_reg_c_3616_c_n_0));
  FDCE alpha_reg_1_reg_c_3617_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3616_c_n_0),
        .Q(alpha_reg_1_reg_c_3617_c_n_0));
  FDCE alpha_reg_1_reg_c_3618_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3617_c_n_0),
        .Q(alpha_reg_1_reg_c_3618_c_n_0));
  FDCE alpha_reg_1_reg_c_3619_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3618_c_n_0),
        .Q(alpha_reg_1_reg_c_3619_c_n_0));
  FDCE alpha_reg_1_reg_c_3620_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3619_c_n_0),
        .Q(alpha_reg_1_reg_c_3620_c_n_0));
  FDCE alpha_reg_1_reg_c_3621_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3620_c_n_0),
        .Q(alpha_reg_1_reg_c_3621_c_n_0));
  FDCE alpha_reg_1_reg_c_3622_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3621_c_n_0),
        .Q(alpha_reg_1_reg_c_3622_c_n_0));
  FDCE alpha_reg_1_reg_c_3623_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3622_c_n_0),
        .Q(alpha_reg_1_reg_c_3623_c_n_0));
  FDCE alpha_reg_1_reg_c_3624_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3623_c_n_0),
        .Q(alpha_reg_1_reg_c_3624_c_n_0));
  FDCE alpha_reg_1_reg_c_3625_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3624_c_n_0),
        .Q(alpha_reg_1_reg_c_3625_c_n_0));
  FDCE alpha_reg_1_reg_c_3626_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3625_c_n_0),
        .Q(alpha_reg_1_reg_c_3626_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c " *) 
  SRLC32E alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3594_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3594_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c_n_1));
  FDCE alpha_reg_1_reg_c_3627_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3626_c_n_0),
        .Q(alpha_reg_1_reg_c_3627_c_n_0));
  FDCE alpha_reg_1_reg_c_3628_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3627_c_n_0),
        .Q(alpha_reg_1_reg_c_3628_c_n_0));
  FDCE alpha_reg_1_reg_c_3629_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3628_c_n_0),
        .Q(alpha_reg_1_reg_c_3629_c_n_0));
  FDCE alpha_reg_1_reg_c_3630_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3629_c_n_0),
        .Q(alpha_reg_1_reg_c_3630_c_n_0));
  FDCE alpha_reg_1_reg_c_3631_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3630_c_n_0),
        .Q(alpha_reg_1_reg_c_3631_c_n_0));
  FDCE alpha_reg_1_reg_c_3632_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3631_c_n_0),
        .Q(alpha_reg_1_reg_c_3632_c_n_0));
  FDCE alpha_reg_1_reg_c_3633_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3632_c_n_0),
        .Q(alpha_reg_1_reg_c_3633_c_n_0));
  FDCE alpha_reg_1_reg_c_3634_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3633_c_n_0),
        .Q(alpha_reg_1_reg_c_3634_c_n_0));
  FDCE alpha_reg_1_reg_c_3635_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3634_c_n_0),
        .Q(alpha_reg_1_reg_c_3635_c_n_0));
  FDCE alpha_reg_1_reg_c_3636_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3635_c_n_0),
        .Q(alpha_reg_1_reg_c_3636_c_n_0));
  FDCE alpha_reg_1_reg_c_3637_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3636_c_n_0),
        .Q(alpha_reg_1_reg_c_3637_c_n_0));
  FDCE alpha_reg_1_reg_c_3638_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3637_c_n_0),
        .Q(alpha_reg_1_reg_c_3638_c_n_0));
  FDCE alpha_reg_1_reg_c_3639_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3638_c_n_0),
        .Q(alpha_reg_1_reg_c_3639_c_n_0));
  FDCE alpha_reg_1_reg_c_3640_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3639_c_n_0),
        .Q(alpha_reg_1_reg_c_3640_c_n_0));
  FDCE alpha_reg_1_reg_c_3641_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3640_c_n_0),
        .Q(alpha_reg_1_reg_c_3641_c_n_0));
  FDCE alpha_reg_1_reg_c_3642_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3641_c_n_0),
        .Q(alpha_reg_1_reg_c_3642_c_n_0));
  FDCE alpha_reg_1_reg_c_3643_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3642_c_n_0),
        .Q(alpha_reg_1_reg_c_3643_c_n_0));
  FDCE alpha_reg_1_reg_c_3644_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3643_c_n_0),
        .Q(alpha_reg_1_reg_c_3644_c_n_0));
  FDCE alpha_reg_1_reg_c_3645_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3644_c_n_0),
        .Q(alpha_reg_1_reg_c_3645_c_n_0));
  FDCE alpha_reg_1_reg_c_3646_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3645_c_n_0),
        .Q(alpha_reg_1_reg_c_3646_c_n_0));
  FDCE alpha_reg_1_reg_c_3647_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3646_c_n_0),
        .Q(alpha_reg_1_reg_c_3647_c_n_0));
  FDCE alpha_reg_1_reg_c_3648_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3647_c_n_0),
        .Q(alpha_reg_1_reg_c_3648_c_n_0));
  FDCE alpha_reg_1_reg_c_3649_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3648_c_n_0),
        .Q(alpha_reg_1_reg_c_3649_c_n_0));
  FDCE alpha_reg_1_reg_c_3650_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3649_c_n_0),
        .Q(alpha_reg_1_reg_c_3650_c_n_0));
  FDCE alpha_reg_1_reg_c_3651_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3650_c_n_0),
        .Q(alpha_reg_1_reg_c_3651_c_n_0));
  FDCE alpha_reg_1_reg_c_3652_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3651_c_n_0),
        .Q(alpha_reg_1_reg_c_3652_c_n_0));
  FDCE alpha_reg_1_reg_c_3653_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3652_c_n_0),
        .Q(alpha_reg_1_reg_c_3653_c_n_0));
  FDCE alpha_reg_1_reg_c_3654_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3653_c_n_0),
        .Q(alpha_reg_1_reg_c_3654_c_n_0));
  FDCE alpha_reg_1_reg_c_3655_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3654_c_n_0),
        .Q(alpha_reg_1_reg_c_3655_c_n_0));
  FDCE alpha_reg_1_reg_c_3656_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3655_c_n_0),
        .Q(alpha_reg_1_reg_c_3656_c_n_0));
  FDCE alpha_reg_1_reg_c_3657_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3656_c_n_0),
        .Q(alpha_reg_1_reg_c_3657_c_n_0));
  FDCE alpha_reg_1_reg_c_3658_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3657_c_n_0),
        .Q(alpha_reg_1_reg_c_3658_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c " *) 
  SRLC32E alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3626_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3626_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c_n_1));
  FDCE alpha_reg_1_reg_c_3659_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3658_c_n_0),
        .Q(alpha_reg_1_reg_c_3659_c_n_0));
  FDCE alpha_reg_1_reg_c_3660_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3659_c_n_0),
        .Q(alpha_reg_1_reg_c_3660_c_n_0));
  FDCE alpha_reg_1_reg_c_3661_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3660_c_n_0),
        .Q(alpha_reg_1_reg_c_3661_c_n_0));
  FDCE alpha_reg_1_reg_c_3662_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3661_c_n_0),
        .Q(alpha_reg_1_reg_c_3662_c_n_0));
  FDCE alpha_reg_1_reg_c_3663_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3662_c_n_0),
        .Q(alpha_reg_1_reg_c_3663_c_n_0));
  FDCE alpha_reg_1_reg_c_3664_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3663_c_n_0),
        .Q(alpha_reg_1_reg_c_3664_c_n_0));
  FDCE alpha_reg_1_reg_c_3665_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3664_c_n_0),
        .Q(alpha_reg_1_reg_c_3665_c_n_0));
  FDCE alpha_reg_1_reg_c_3666_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3665_c_n_0),
        .Q(alpha_reg_1_reg_c_3666_c_n_0));
  FDCE alpha_reg_1_reg_c_3667_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3666_c_n_0),
        .Q(alpha_reg_1_reg_c_3667_c_n_0));
  FDCE alpha_reg_1_reg_c_3668_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3667_c_n_0),
        .Q(alpha_reg_1_reg_c_3668_c_n_0));
  FDCE alpha_reg_1_reg_c_3669_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3668_c_n_0),
        .Q(alpha_reg_1_reg_c_3669_c_n_0));
  FDCE alpha_reg_1_reg_c_3670_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3669_c_n_0),
        .Q(alpha_reg_1_reg_c_3670_c_n_0));
  FDCE alpha_reg_1_reg_c_3671_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3670_c_n_0),
        .Q(alpha_reg_1_reg_c_3671_c_n_0));
  FDCE alpha_reg_1_reg_c_3672_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3671_c_n_0),
        .Q(alpha_reg_1_reg_c_3672_c_n_0));
  FDCE alpha_reg_1_reg_c_3673_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3672_c_n_0),
        .Q(alpha_reg_1_reg_c_3673_c_n_0));
  FDCE alpha_reg_1_reg_c_3674_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3673_c_n_0),
        .Q(alpha_reg_1_reg_c_3674_c_n_0));
  FDCE alpha_reg_1_reg_c_3675_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3674_c_n_0),
        .Q(alpha_reg_1_reg_c_3675_c_n_0));
  FDCE alpha_reg_1_reg_c_3676_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3675_c_n_0),
        .Q(alpha_reg_1_reg_c_3676_c_n_0));
  FDCE alpha_reg_1_reg_c_3677_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3676_c_n_0),
        .Q(alpha_reg_1_reg_c_3677_c_n_0));
  FDCE alpha_reg_1_reg_c_3678_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3677_c_n_0),
        .Q(alpha_reg_1_reg_c_3678_c_n_0));
  FDCE alpha_reg_1_reg_c_3679_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3678_c_n_0),
        .Q(alpha_reg_1_reg_c_3679_c_n_0));
  FDCE alpha_reg_1_reg_c_3680_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3679_c_n_0),
        .Q(alpha_reg_1_reg_c_3680_c_n_0));
  FDCE alpha_reg_1_reg_c_3681_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3680_c_n_0),
        .Q(alpha_reg_1_reg_c_3681_c_n_0));
  FDCE alpha_reg_1_reg_c_3682_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3681_c_n_0),
        .Q(alpha_reg_1_reg_c_3682_c_n_0));
  FDCE alpha_reg_1_reg_c_3683_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3682_c_n_0),
        .Q(alpha_reg_1_reg_c_3683_c_n_0));
  FDCE alpha_reg_1_reg_c_3684_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3683_c_n_0),
        .Q(alpha_reg_1_reg_c_3684_c_n_0));
  FDCE alpha_reg_1_reg_c_3685_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3684_c_n_0),
        .Q(alpha_reg_1_reg_c_3685_c_n_0));
  FDCE alpha_reg_1_reg_c_3686_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3685_c_n_0),
        .Q(alpha_reg_1_reg_c_3686_c_n_0));
  FDCE alpha_reg_1_reg_c_3687_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3686_c_n_0),
        .Q(alpha_reg_1_reg_c_3687_c_n_0));
  FDCE alpha_reg_1_reg_c_3688_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3687_c_n_0),
        .Q(alpha_reg_1_reg_c_3688_c_n_0));
  FDCE alpha_reg_1_reg_c_3689_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3688_c_n_0),
        .Q(alpha_reg_1_reg_c_3689_c_n_0));
  FDCE alpha_reg_1_reg_c_3690_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3689_c_n_0),
        .Q(alpha_reg_1_reg_c_3690_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c " *) 
  SRLC32E alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3658_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3658_c_n_1),
        .Q(alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3691_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3690_c_n_0),
        .Q(alpha_reg_1_reg_c_3691_c_n_0));
  FDCE alpha_reg_1_reg_c_3692_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3691_c_n_0),
        .Q(alpha_reg_1_reg_c_3692_c_n_0));
  FDCE alpha_reg_1_reg_c_3693_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3692_c_n_0),
        .Q(alpha_reg_1_reg_c_3693_c_n_0));
  FDCE alpha_reg_1_reg_c_3694_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3693_c_n_0),
        .Q(alpha_reg_1_reg_c_3694_c_n_0));
  FDCE alpha_reg_1_reg_c_3695_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3694_c_n_0),
        .Q(alpha_reg_1_reg_c_3695_c_n_0));
  FDCE alpha_reg_1_reg_c_3696_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3695_c_n_0),
        .Q(alpha_reg_1_reg_c_3696_c_n_0));
  FDCE alpha_reg_1_reg_c_3697_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3696_c_n_0),
        .Q(alpha_reg_1_reg_c_3697_c_n_0));
  FDCE alpha_reg_1_reg_c_3698_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3697_c_n_0),
        .Q(alpha_reg_1_reg_c_3698_c_n_0));
  FDCE alpha_reg_1_reg_c_3699_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3698_c_n_0),
        .Q(alpha_reg_1_reg_c_3699_c_n_0));
  FDCE alpha_reg_1_reg_c_3700_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3699_c_n_0),
        .Q(alpha_reg_1_reg_c_3700_c_n_0));
  FDCE alpha_reg_1_reg_c_3701_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3700_c_n_0),
        .Q(alpha_reg_1_reg_c_3701_c_n_0));
  FDCE alpha_reg_1_reg_c_3702_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3701_c_n_0),
        .Q(alpha_reg_1_reg_c_3702_c_n_0));
  FDCE alpha_reg_1_reg_c_3703_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3702_c_n_0),
        .Q(alpha_reg_1_reg_c_3703_c_n_0));
  FDCE alpha_reg_1_reg_c_3704_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3703_c_n_0),
        .Q(alpha_reg_1_reg_c_3704_c_n_0));
  FDCE alpha_reg_1_reg_c_3705_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3704_c_n_0),
        .Q(alpha_reg_1_reg_c_3705_c_n_0));
  FDCE alpha_reg_1_reg_c_3706_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3705_c_n_0),
        .Q(alpha_reg_1_reg_c_3706_c_n_0));
  FDCE alpha_reg_1_reg_c_3707_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3706_c_n_0),
        .Q(alpha_reg_1_reg_c_3707_c_n_0));
  FDCE alpha_reg_1_reg_c_3708_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3707_c_n_0),
        .Q(alpha_reg_1_reg_c_3708_c_n_0));
  FDCE alpha_reg_1_reg_c_3709_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3708_c_n_0),
        .Q(alpha_reg_1_reg_c_3709_c_n_0));
  FDCE alpha_reg_1_reg_c_3710_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3709_c_n_0),
        .Q(alpha_reg_1_reg_c_3710_c_n_0));
  FDCE alpha_reg_1_reg_c_3711_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3710_c_n_0),
        .Q(alpha_reg_1_reg_c_3711_c_n_0));
  FDCE alpha_reg_1_reg_c_3712_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3711_c_n_0),
        .Q(alpha_reg_1_reg_c_3712_c_n_0));
  FDCE alpha_reg_1_reg_c_3713_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3712_c_n_0),
        .Q(alpha_reg_1_reg_c_3713_c_n_0));
  FDCE alpha_reg_1_reg_c_3714_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3713_c_n_0),
        .Q(alpha_reg_1_reg_c_3714_c_n_0));
  FDCE alpha_reg_1_reg_c_3715_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3714_c_n_0),
        .Q(alpha_reg_1_reg_c_3715_c_n_0));
  FDCE alpha_reg_1_reg_c_3716_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3715_c_n_0),
        .Q(alpha_reg_1_reg_c_3716_c_n_0));
  FDCE alpha_reg_1_reg_c_3717_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3716_c_n_0),
        .Q(alpha_reg_1_reg_c_3717_c_n_0));
  FDCE alpha_reg_1_reg_c_3718_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3717_c_n_0),
        .Q(alpha_reg_1_reg_c_3718_c_n_0));
  FDCE alpha_reg_1_reg_c_3719_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3718_c_n_0),
        .Q(alpha_reg_1_reg_c_3719_c_n_0));
  FDCE alpha_reg_1_reg_c_3720_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3719_c_n_0),
        .Q(alpha_reg_1_reg_c_3720_c_n_0));
  FDCE alpha_reg_1_reg_c_3721_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3720_c_n_0),
        .Q(alpha_reg_1_reg_c_3721_c_n_0));
  FDCE alpha_reg_1_reg_c_3722_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3721_c_n_0),
        .Q(alpha_reg_1_reg_c_3722_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c " *) 
  SRLC32E alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3690_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3690_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c_n_1));
  FDCE alpha_reg_1_reg_c_3723_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3722_c_n_0),
        .Q(alpha_reg_1_reg_c_3723_c_n_0));
  FDCE alpha_reg_1_reg_c_3724_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3723_c_n_0),
        .Q(alpha_reg_1_reg_c_3724_c_n_0));
  FDCE alpha_reg_1_reg_c_3725_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3724_c_n_0),
        .Q(alpha_reg_1_reg_c_3725_c_n_0));
  FDCE alpha_reg_1_reg_c_3726_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3725_c_n_0),
        .Q(alpha_reg_1_reg_c_3726_c_n_0));
  FDCE alpha_reg_1_reg_c_3727_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3726_c_n_0),
        .Q(alpha_reg_1_reg_c_3727_c_n_0));
  FDCE alpha_reg_1_reg_c_3728_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3727_c_n_0),
        .Q(alpha_reg_1_reg_c_3728_c_n_0));
  FDCE alpha_reg_1_reg_c_3729_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3728_c_n_0),
        .Q(alpha_reg_1_reg_c_3729_c_n_0));
  FDCE alpha_reg_1_reg_c_3730_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3729_c_n_0),
        .Q(alpha_reg_1_reg_c_3730_c_n_0));
  FDCE alpha_reg_1_reg_c_3731_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3730_c_n_0),
        .Q(alpha_reg_1_reg_c_3731_c_n_0));
  FDCE alpha_reg_1_reg_c_3732_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3731_c_n_0),
        .Q(alpha_reg_1_reg_c_3732_c_n_0));
  FDCE alpha_reg_1_reg_c_3733_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3732_c_n_0),
        .Q(alpha_reg_1_reg_c_3733_c_n_0));
  FDCE alpha_reg_1_reg_c_3734_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3733_c_n_0),
        .Q(alpha_reg_1_reg_c_3734_c_n_0));
  FDCE alpha_reg_1_reg_c_3735_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3734_c_n_0),
        .Q(alpha_reg_1_reg_c_3735_c_n_0));
  FDCE alpha_reg_1_reg_c_3736_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3735_c_n_0),
        .Q(alpha_reg_1_reg_c_3736_c_n_0));
  FDCE alpha_reg_1_reg_c_3737_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3736_c_n_0),
        .Q(alpha_reg_1_reg_c_3737_c_n_0));
  FDCE alpha_reg_1_reg_c_3738_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3737_c_n_0),
        .Q(alpha_reg_1_reg_c_3738_c_n_0));
  FDCE alpha_reg_1_reg_c_3739_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3738_c_n_0),
        .Q(alpha_reg_1_reg_c_3739_c_n_0));
  FDCE alpha_reg_1_reg_c_3740_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3739_c_n_0),
        .Q(alpha_reg_1_reg_c_3740_c_n_0));
  FDCE alpha_reg_1_reg_c_3741_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3740_c_n_0),
        .Q(alpha_reg_1_reg_c_3741_c_n_0));
  FDCE alpha_reg_1_reg_c_3742_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3741_c_n_0),
        .Q(alpha_reg_1_reg_c_3742_c_n_0));
  FDCE alpha_reg_1_reg_c_3743_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3742_c_n_0),
        .Q(alpha_reg_1_reg_c_3743_c_n_0));
  FDCE alpha_reg_1_reg_c_3744_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3743_c_n_0),
        .Q(alpha_reg_1_reg_c_3744_c_n_0));
  FDCE alpha_reg_1_reg_c_3745_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3744_c_n_0),
        .Q(alpha_reg_1_reg_c_3745_c_n_0));
  FDCE alpha_reg_1_reg_c_3746_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3745_c_n_0),
        .Q(alpha_reg_1_reg_c_3746_c_n_0));
  FDCE alpha_reg_1_reg_c_3747_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3746_c_n_0),
        .Q(alpha_reg_1_reg_c_3747_c_n_0));
  FDCE alpha_reg_1_reg_c_3748_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3747_c_n_0),
        .Q(alpha_reg_1_reg_c_3748_c_n_0));
  FDCE alpha_reg_1_reg_c_3749_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3748_c_n_0),
        .Q(alpha_reg_1_reg_c_3749_c_n_0));
  FDCE alpha_reg_1_reg_c_3750_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3749_c_n_0),
        .Q(alpha_reg_1_reg_c_3750_c_n_0));
  FDCE alpha_reg_1_reg_c_3751_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3750_c_n_0),
        .Q(alpha_reg_1_reg_c_3751_c_n_0));
  FDCE alpha_reg_1_reg_c_3752_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3751_c_n_0),
        .Q(alpha_reg_1_reg_c_3752_c_n_0));
  FDCE alpha_reg_1_reg_c_3753_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3752_c_n_0),
        .Q(alpha_reg_1_reg_c_3753_c_n_0));
  FDCE alpha_reg_1_reg_c_3754_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3753_c_n_0),
        .Q(alpha_reg_1_reg_c_3754_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c " *) 
  SRLC32E alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3722_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3722_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c_n_1));
  FDCE alpha_reg_1_reg_c_3755_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3754_c_n_0),
        .Q(alpha_reg_1_reg_c_3755_c_n_0));
  FDCE alpha_reg_1_reg_c_3756_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3755_c_n_0),
        .Q(alpha_reg_1_reg_c_3756_c_n_0));
  FDCE alpha_reg_1_reg_c_3757_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3756_c_n_0),
        .Q(alpha_reg_1_reg_c_3757_c_n_0));
  FDCE alpha_reg_1_reg_c_3758_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3757_c_n_0),
        .Q(alpha_reg_1_reg_c_3758_c_n_0));
  FDCE alpha_reg_1_reg_c_3759_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3758_c_n_0),
        .Q(alpha_reg_1_reg_c_3759_c_n_0));
  FDCE alpha_reg_1_reg_c_3760_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3759_c_n_0),
        .Q(alpha_reg_1_reg_c_3760_c_n_0));
  FDCE alpha_reg_1_reg_c_3761_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3760_c_n_0),
        .Q(alpha_reg_1_reg_c_3761_c_n_0));
  FDCE alpha_reg_1_reg_c_3762_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3761_c_n_0),
        .Q(alpha_reg_1_reg_c_3762_c_n_0));
  FDCE alpha_reg_1_reg_c_3763_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3762_c_n_0),
        .Q(alpha_reg_1_reg_c_3763_c_n_0));
  FDCE alpha_reg_1_reg_c_3764_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3763_c_n_0),
        .Q(alpha_reg_1_reg_c_3764_c_n_0));
  FDCE alpha_reg_1_reg_c_3765_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3764_c_n_0),
        .Q(alpha_reg_1_reg_c_3765_c_n_0));
  FDCE alpha_reg_1_reg_c_3766_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3765_c_n_0),
        .Q(alpha_reg_1_reg_c_3766_c_n_0));
  FDCE alpha_reg_1_reg_c_3767_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3766_c_n_0),
        .Q(alpha_reg_1_reg_c_3767_c_n_0));
  FDCE alpha_reg_1_reg_c_3768_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3767_c_n_0),
        .Q(alpha_reg_1_reg_c_3768_c_n_0));
  FDCE alpha_reg_1_reg_c_3769_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3768_c_n_0),
        .Q(alpha_reg_1_reg_c_3769_c_n_0));
  FDCE alpha_reg_1_reg_c_3770_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3769_c_n_0),
        .Q(alpha_reg_1_reg_c_3770_c_n_0));
  FDCE alpha_reg_1_reg_c_3771_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3770_c_n_0),
        .Q(alpha_reg_1_reg_c_3771_c_n_0));
  FDCE alpha_reg_1_reg_c_3772_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3771_c_n_0),
        .Q(alpha_reg_1_reg_c_3772_c_n_0));
  FDCE alpha_reg_1_reg_c_3773_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3772_c_n_0),
        .Q(alpha_reg_1_reg_c_3773_c_n_0));
  FDCE alpha_reg_1_reg_c_3774_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3773_c_n_0),
        .Q(alpha_reg_1_reg_c_3774_c_n_0));
  FDCE alpha_reg_1_reg_c_3775_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3774_c_n_0),
        .Q(alpha_reg_1_reg_c_3775_c_n_0));
  FDCE alpha_reg_1_reg_c_3776_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3775_c_n_0),
        .Q(alpha_reg_1_reg_c_3776_c_n_0));
  FDCE alpha_reg_1_reg_c_3777_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3776_c_n_0),
        .Q(alpha_reg_1_reg_c_3777_c_n_0));
  FDCE alpha_reg_1_reg_c_3778_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3777_c_n_0),
        .Q(alpha_reg_1_reg_c_3778_c_n_0));
  FDCE alpha_reg_1_reg_c_3779_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3778_c_n_0),
        .Q(alpha_reg_1_reg_c_3779_c_n_0));
  FDCE alpha_reg_1_reg_c_3780_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3779_c_n_0),
        .Q(alpha_reg_1_reg_c_3780_c_n_0));
  FDCE alpha_reg_1_reg_c_3781_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3780_c_n_0),
        .Q(alpha_reg_1_reg_c_3781_c_n_0));
  FDCE alpha_reg_1_reg_c_3782_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3781_c_n_0),
        .Q(alpha_reg_1_reg_c_3782_c_n_0));
  FDCE alpha_reg_1_reg_c_3783_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3782_c_n_0),
        .Q(alpha_reg_1_reg_c_3783_c_n_0));
  FDCE alpha_reg_1_reg_c_3784_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3783_c_n_0),
        .Q(alpha_reg_1_reg_c_3784_c_n_0));
  FDCE alpha_reg_1_reg_c_3785_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3784_c_n_0),
        .Q(alpha_reg_1_reg_c_3785_c_n_0));
  FDCE alpha_reg_1_reg_c_3786_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3785_c_n_0),
        .Q(alpha_reg_1_reg_c_3786_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c " *) 
  SRLC32E alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3754_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3754_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c_n_1));
  FDCE alpha_reg_1_reg_c_3787_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3786_c_n_0),
        .Q(alpha_reg_1_reg_c_3787_c_n_0));
  FDCE alpha_reg_1_reg_c_3788_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3787_c_n_0),
        .Q(alpha_reg_1_reg_c_3788_c_n_0));
  FDCE alpha_reg_1_reg_c_3789_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3788_c_n_0),
        .Q(alpha_reg_1_reg_c_3789_c_n_0));
  FDCE alpha_reg_1_reg_c_3790_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3789_c_n_0),
        .Q(alpha_reg_1_reg_c_3790_c_n_0));
  FDCE alpha_reg_1_reg_c_3791_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3790_c_n_0),
        .Q(alpha_reg_1_reg_c_3791_c_n_0));
  FDCE alpha_reg_1_reg_c_3792_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3791_c_n_0),
        .Q(alpha_reg_1_reg_c_3792_c_n_0));
  FDCE alpha_reg_1_reg_c_3793_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3792_c_n_0),
        .Q(alpha_reg_1_reg_c_3793_c_n_0));
  FDCE alpha_reg_1_reg_c_3794_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3793_c_n_0),
        .Q(alpha_reg_1_reg_c_3794_c_n_0));
  FDCE alpha_reg_1_reg_c_3795_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3794_c_n_0),
        .Q(alpha_reg_1_reg_c_3795_c_n_0));
  FDCE alpha_reg_1_reg_c_3796_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3795_c_n_0),
        .Q(alpha_reg_1_reg_c_3796_c_n_0));
  FDCE alpha_reg_1_reg_c_3797_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3796_c_n_0),
        .Q(alpha_reg_1_reg_c_3797_c_n_0));
  FDCE alpha_reg_1_reg_c_3798_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3797_c_n_0),
        .Q(alpha_reg_1_reg_c_3798_c_n_0));
  FDCE alpha_reg_1_reg_c_3799_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3798_c_n_0),
        .Q(alpha_reg_1_reg_c_3799_c_n_0));
  FDCE alpha_reg_1_reg_c_3800_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3799_c_n_0),
        .Q(alpha_reg_1_reg_c_3800_c_n_0));
  FDCE alpha_reg_1_reg_c_3801_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3800_c_n_0),
        .Q(alpha_reg_1_reg_c_3801_c_n_0));
  FDCE alpha_reg_1_reg_c_3802_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3801_c_n_0),
        .Q(alpha_reg_1_reg_c_3802_c_n_0));
  FDCE alpha_reg_1_reg_c_3803_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3802_c_n_0),
        .Q(alpha_reg_1_reg_c_3803_c_n_0));
  FDCE alpha_reg_1_reg_c_3804_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3803_c_n_0),
        .Q(alpha_reg_1_reg_c_3804_c_n_0));
  FDCE alpha_reg_1_reg_c_3805_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3804_c_n_0),
        .Q(alpha_reg_1_reg_c_3805_c_n_0));
  FDCE alpha_reg_1_reg_c_3806_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3805_c_n_0),
        .Q(alpha_reg_1_reg_c_3806_c_n_0));
  FDCE alpha_reg_1_reg_c_3807_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3806_c_n_0),
        .Q(alpha_reg_1_reg_c_3807_c_n_0));
  FDCE alpha_reg_1_reg_c_3808_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3807_c_n_0),
        .Q(alpha_reg_1_reg_c_3808_c_n_0));
  FDCE alpha_reg_1_reg_c_3809_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3808_c_n_0),
        .Q(alpha_reg_1_reg_c_3809_c_n_0));
  FDCE alpha_reg_1_reg_c_3810_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3809_c_n_0),
        .Q(alpha_reg_1_reg_c_3810_c_n_0));
  FDCE alpha_reg_1_reg_c_3811_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3810_c_n_0),
        .Q(alpha_reg_1_reg_c_3811_c_n_0));
  FDCE alpha_reg_1_reg_c_3812_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3811_c_n_0),
        .Q(alpha_reg_1_reg_c_3812_c_n_0));
  FDCE alpha_reg_1_reg_c_3813_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3812_c_n_0),
        .Q(alpha_reg_1_reg_c_3813_c_n_0));
  FDCE alpha_reg_1_reg_c_3814_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3813_c_n_0),
        .Q(alpha_reg_1_reg_c_3814_c_n_0));
  FDCE alpha_reg_1_reg_c_3815_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3814_c_n_0),
        .Q(alpha_reg_1_reg_c_3815_c_n_0));
  FDCE alpha_reg_1_reg_c_3816_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3815_c_n_0),
        .Q(alpha_reg_1_reg_c_3816_c_n_0));
  FDCE alpha_reg_1_reg_c_3817_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3816_c_n_0),
        .Q(alpha_reg_1_reg_c_3817_c_n_0));
  FDCE alpha_reg_1_reg_c_3818_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3817_c_n_0),
        .Q(alpha_reg_1_reg_c_3818_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c " *) 
  SRLC32E alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3786_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3786_c_n_1),
        .Q(alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3819_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3818_c_n_0),
        .Q(alpha_reg_1_reg_c_3819_c_n_0));
  FDCE alpha_reg_1_reg_c_3820_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3819_c_n_0),
        .Q(alpha_reg_1_reg_c_3820_c_n_0));
  FDCE alpha_reg_1_reg_c_3821_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3820_c_n_0),
        .Q(alpha_reg_1_reg_c_3821_c_n_0));
  FDCE alpha_reg_1_reg_c_3822_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3821_c_n_0),
        .Q(alpha_reg_1_reg_c_3822_c_n_0));
  FDCE alpha_reg_1_reg_c_3823_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3822_c_n_0),
        .Q(alpha_reg_1_reg_c_3823_c_n_0));
  FDCE alpha_reg_1_reg_c_3824_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3823_c_n_0),
        .Q(alpha_reg_1_reg_c_3824_c_n_0));
  FDCE alpha_reg_1_reg_c_3825_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3824_c_n_0),
        .Q(alpha_reg_1_reg_c_3825_c_n_0));
  FDCE alpha_reg_1_reg_c_3826_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3825_c_n_0),
        .Q(alpha_reg_1_reg_c_3826_c_n_0));
  FDCE alpha_reg_1_reg_c_3827_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3826_c_n_0),
        .Q(alpha_reg_1_reg_c_3827_c_n_0));
  FDCE alpha_reg_1_reg_c_3828_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3827_c_n_0),
        .Q(alpha_reg_1_reg_c_3828_c_n_0));
  FDCE alpha_reg_1_reg_c_3829_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3828_c_n_0),
        .Q(alpha_reg_1_reg_c_3829_c_n_0));
  FDCE alpha_reg_1_reg_c_3830_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3829_c_n_0),
        .Q(alpha_reg_1_reg_c_3830_c_n_0));
  FDCE alpha_reg_1_reg_c_3831_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3830_c_n_0),
        .Q(alpha_reg_1_reg_c_3831_c_n_0));
  FDCE alpha_reg_1_reg_c_3832_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3831_c_n_0),
        .Q(alpha_reg_1_reg_c_3832_c_n_0));
  FDCE alpha_reg_1_reg_c_3833_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3832_c_n_0),
        .Q(alpha_reg_1_reg_c_3833_c_n_0));
  FDCE alpha_reg_1_reg_c_3834_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3833_c_n_0),
        .Q(alpha_reg_1_reg_c_3834_c_n_0));
  FDCE alpha_reg_1_reg_c_3835_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3834_c_n_0),
        .Q(alpha_reg_1_reg_c_3835_c_n_0));
  FDCE alpha_reg_1_reg_c_3836_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3835_c_n_0),
        .Q(alpha_reg_1_reg_c_3836_c_n_0));
  FDCE alpha_reg_1_reg_c_3837_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3836_c_n_0),
        .Q(alpha_reg_1_reg_c_3837_c_n_0));
  FDCE alpha_reg_1_reg_c_3838_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3837_c_n_0),
        .Q(alpha_reg_1_reg_c_3838_c_n_0));
  FDCE alpha_reg_1_reg_c_3839_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3838_c_n_0),
        .Q(alpha_reg_1_reg_c_3839_c_n_0));
  FDCE alpha_reg_1_reg_c_3840_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3839_c_n_0),
        .Q(alpha_reg_1_reg_c_3840_c_n_0));
  FDCE alpha_reg_1_reg_c_3841_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3840_c_n_0),
        .Q(alpha_reg_1_reg_c_3841_c_n_0));
  FDCE alpha_reg_1_reg_c_3842_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3841_c_n_0),
        .Q(alpha_reg_1_reg_c_3842_c_n_0));
  FDCE alpha_reg_1_reg_c_3843_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3842_c_n_0),
        .Q(alpha_reg_1_reg_c_3843_c_n_0));
  FDCE alpha_reg_1_reg_c_3844_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3843_c_n_0),
        .Q(alpha_reg_1_reg_c_3844_c_n_0));
  FDCE alpha_reg_1_reg_c_3845_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3844_c_n_0),
        .Q(alpha_reg_1_reg_c_3845_c_n_0));
  FDCE alpha_reg_1_reg_c_3846_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3845_c_n_0),
        .Q(alpha_reg_1_reg_c_3846_c_n_0));
  FDCE alpha_reg_1_reg_c_3847_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3846_c_n_0),
        .Q(alpha_reg_1_reg_c_3847_c_n_0));
  FDCE alpha_reg_1_reg_c_3848_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3847_c_n_0),
        .Q(alpha_reg_1_reg_c_3848_c_n_0));
  FDCE alpha_reg_1_reg_c_3849_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3848_c_n_0),
        .Q(alpha_reg_1_reg_c_3849_c_n_0));
  FDCE alpha_reg_1_reg_c_3850_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3849_c_n_0),
        .Q(alpha_reg_1_reg_c_3850_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c " *) 
  SRLC32E alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3818_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3818_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c_n_1));
  FDCE alpha_reg_1_reg_c_3851_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3850_c_n_0),
        .Q(alpha_reg_1_reg_c_3851_c_n_0));
  FDCE alpha_reg_1_reg_c_3852_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3851_c_n_0),
        .Q(alpha_reg_1_reg_c_3852_c_n_0));
  FDCE alpha_reg_1_reg_c_3853_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3852_c_n_0),
        .Q(alpha_reg_1_reg_c_3853_c_n_0));
  FDCE alpha_reg_1_reg_c_3854_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3853_c_n_0),
        .Q(alpha_reg_1_reg_c_3854_c_n_0));
  FDCE alpha_reg_1_reg_c_3855_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3854_c_n_0),
        .Q(alpha_reg_1_reg_c_3855_c_n_0));
  FDCE alpha_reg_1_reg_c_3856_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3855_c_n_0),
        .Q(alpha_reg_1_reg_c_3856_c_n_0));
  FDCE alpha_reg_1_reg_c_3857_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3856_c_n_0),
        .Q(alpha_reg_1_reg_c_3857_c_n_0));
  FDCE alpha_reg_1_reg_c_3858_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3857_c_n_0),
        .Q(alpha_reg_1_reg_c_3858_c_n_0));
  FDCE alpha_reg_1_reg_c_3859_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3858_c_n_0),
        .Q(alpha_reg_1_reg_c_3859_c_n_0));
  FDCE alpha_reg_1_reg_c_3860_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3859_c_n_0),
        .Q(alpha_reg_1_reg_c_3860_c_n_0));
  FDCE alpha_reg_1_reg_c_3861_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3860_c_n_0),
        .Q(alpha_reg_1_reg_c_3861_c_n_0));
  FDCE alpha_reg_1_reg_c_3862_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3861_c_n_0),
        .Q(alpha_reg_1_reg_c_3862_c_n_0));
  FDCE alpha_reg_1_reg_c_3863_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3862_c_n_0),
        .Q(alpha_reg_1_reg_c_3863_c_n_0));
  FDCE alpha_reg_1_reg_c_3864_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3863_c_n_0),
        .Q(alpha_reg_1_reg_c_3864_c_n_0));
  FDCE alpha_reg_1_reg_c_3865_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3864_c_n_0),
        .Q(alpha_reg_1_reg_c_3865_c_n_0));
  FDCE alpha_reg_1_reg_c_3866_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3865_c_n_0),
        .Q(alpha_reg_1_reg_c_3866_c_n_0));
  FDCE alpha_reg_1_reg_c_3867_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3866_c_n_0),
        .Q(alpha_reg_1_reg_c_3867_c_n_0));
  FDCE alpha_reg_1_reg_c_3868_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3867_c_n_0),
        .Q(alpha_reg_1_reg_c_3868_c_n_0));
  FDCE alpha_reg_1_reg_c_3869_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3868_c_n_0),
        .Q(alpha_reg_1_reg_c_3869_c_n_0));
  FDCE alpha_reg_1_reg_c_3870_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3869_c_n_0),
        .Q(alpha_reg_1_reg_c_3870_c_n_0));
  FDCE alpha_reg_1_reg_c_3871_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3870_c_n_0),
        .Q(alpha_reg_1_reg_c_3871_c_n_0));
  FDCE alpha_reg_1_reg_c_3872_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3871_c_n_0),
        .Q(alpha_reg_1_reg_c_3872_c_n_0));
  FDCE alpha_reg_1_reg_c_3873_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3872_c_n_0),
        .Q(alpha_reg_1_reg_c_3873_c_n_0));
  FDCE alpha_reg_1_reg_c_3874_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3873_c_n_0),
        .Q(alpha_reg_1_reg_c_3874_c_n_0));
  FDCE alpha_reg_1_reg_c_3875_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3874_c_n_0),
        .Q(alpha_reg_1_reg_c_3875_c_n_0));
  FDCE alpha_reg_1_reg_c_3876_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3875_c_n_0),
        .Q(alpha_reg_1_reg_c_3876_c_n_0));
  FDCE alpha_reg_1_reg_c_3877_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3876_c_n_0),
        .Q(alpha_reg_1_reg_c_3877_c_n_0));
  FDCE alpha_reg_1_reg_c_3878_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3877_c_n_0),
        .Q(alpha_reg_1_reg_c_3878_c_n_0));
  FDCE alpha_reg_1_reg_c_3879_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3878_c_n_0),
        .Q(alpha_reg_1_reg_c_3879_c_n_0));
  FDCE alpha_reg_1_reg_c_3880_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3879_c_n_0),
        .Q(alpha_reg_1_reg_c_3880_c_n_0));
  FDCE alpha_reg_1_reg_c_3881_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3880_c_n_0),
        .Q(alpha_reg_1_reg_c_3881_c_n_0));
  FDCE alpha_reg_1_reg_c_3882_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3881_c_n_0),
        .Q(alpha_reg_1_reg_c_3882_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c " *) 
  SRLC32E alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3850_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3850_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c_n_1));
  FDCE alpha_reg_1_reg_c_3883_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3882_c_n_0),
        .Q(alpha_reg_1_reg_c_3883_c_n_0));
  FDCE alpha_reg_1_reg_c_3884_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3883_c_n_0),
        .Q(alpha_reg_1_reg_c_3884_c_n_0));
  FDCE alpha_reg_1_reg_c_3885_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3884_c_n_0),
        .Q(alpha_reg_1_reg_c_3885_c_n_0));
  FDCE alpha_reg_1_reg_c_3886_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3885_c_n_0),
        .Q(alpha_reg_1_reg_c_3886_c_n_0));
  FDCE alpha_reg_1_reg_c_3887_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3886_c_n_0),
        .Q(alpha_reg_1_reg_c_3887_c_n_0));
  FDCE alpha_reg_1_reg_c_3888_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3887_c_n_0),
        .Q(alpha_reg_1_reg_c_3888_c_n_0));
  FDCE alpha_reg_1_reg_c_3889_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3888_c_n_0),
        .Q(alpha_reg_1_reg_c_3889_c_n_0));
  FDCE alpha_reg_1_reg_c_3890_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3889_c_n_0),
        .Q(alpha_reg_1_reg_c_3890_c_n_0));
  FDCE alpha_reg_1_reg_c_3891_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3890_c_n_0),
        .Q(alpha_reg_1_reg_c_3891_c_n_0));
  FDCE alpha_reg_1_reg_c_3892_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3891_c_n_0),
        .Q(alpha_reg_1_reg_c_3892_c_n_0));
  FDCE alpha_reg_1_reg_c_3893_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3892_c_n_0),
        .Q(alpha_reg_1_reg_c_3893_c_n_0));
  FDCE alpha_reg_1_reg_c_3894_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3893_c_n_0),
        .Q(alpha_reg_1_reg_c_3894_c_n_0));
  FDCE alpha_reg_1_reg_c_3895_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3894_c_n_0),
        .Q(alpha_reg_1_reg_c_3895_c_n_0));
  FDCE alpha_reg_1_reg_c_3896_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3895_c_n_0),
        .Q(alpha_reg_1_reg_c_3896_c_n_0));
  FDCE alpha_reg_1_reg_c_3897_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3896_c_n_0),
        .Q(alpha_reg_1_reg_c_3897_c_n_0));
  FDCE alpha_reg_1_reg_c_3898_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3897_c_n_0),
        .Q(alpha_reg_1_reg_c_3898_c_n_0));
  FDCE alpha_reg_1_reg_c_3899_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3898_c_n_0),
        .Q(alpha_reg_1_reg_c_3899_c_n_0));
  FDCE alpha_reg_1_reg_c_3900_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3899_c_n_0),
        .Q(alpha_reg_1_reg_c_3900_c_n_0));
  FDCE alpha_reg_1_reg_c_3901_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3900_c_n_0),
        .Q(alpha_reg_1_reg_c_3901_c_n_0));
  FDCE alpha_reg_1_reg_c_3902_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3901_c_n_0),
        .Q(alpha_reg_1_reg_c_3902_c_n_0));
  FDCE alpha_reg_1_reg_c_3903_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3902_c_n_0),
        .Q(alpha_reg_1_reg_c_3903_c_n_0));
  FDCE alpha_reg_1_reg_c_3904_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3903_c_n_0),
        .Q(alpha_reg_1_reg_c_3904_c_n_0));
  FDCE alpha_reg_1_reg_c_3905_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3904_c_n_0),
        .Q(alpha_reg_1_reg_c_3905_c_n_0));
  FDCE alpha_reg_1_reg_c_3906_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3905_c_n_0),
        .Q(alpha_reg_1_reg_c_3906_c_n_0));
  FDCE alpha_reg_1_reg_c_3907_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3906_c_n_0),
        .Q(alpha_reg_1_reg_c_3907_c_n_0));
  FDCE alpha_reg_1_reg_c_3908_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3907_c_n_0),
        .Q(alpha_reg_1_reg_c_3908_c_n_0));
  FDCE alpha_reg_1_reg_c_3909_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3908_c_n_0),
        .Q(alpha_reg_1_reg_c_3909_c_n_0));
  FDCE alpha_reg_1_reg_c_3910_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3909_c_n_0),
        .Q(alpha_reg_1_reg_c_3910_c_n_0));
  FDCE alpha_reg_1_reg_c_3911_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3910_c_n_0),
        .Q(alpha_reg_1_reg_c_3911_c_n_0));
  FDCE alpha_reg_1_reg_c_3912_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3911_c_n_0),
        .Q(alpha_reg_1_reg_c_3912_c_n_0));
  FDCE alpha_reg_1_reg_c_3913_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3912_c_n_0),
        .Q(alpha_reg_1_reg_c_3913_c_n_0));
  FDCE alpha_reg_1_reg_c_3914_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3913_c_n_0),
        .Q(alpha_reg_1_reg_c_3914_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c " *) 
  SRLC32E alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3882_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3882_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c_n_1));
  FDCE alpha_reg_1_reg_c_3915_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3914_c_n_0),
        .Q(alpha_reg_1_reg_c_3915_c_n_0));
  FDCE alpha_reg_1_reg_c_3916_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3915_c_n_0),
        .Q(alpha_reg_1_reg_c_3916_c_n_0));
  FDCE alpha_reg_1_reg_c_3917_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3916_c_n_0),
        .Q(alpha_reg_1_reg_c_3917_c_n_0));
  FDCE alpha_reg_1_reg_c_3918_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3917_c_n_0),
        .Q(alpha_reg_1_reg_c_3918_c_n_0));
  FDCE alpha_reg_1_reg_c_3919_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3918_c_n_0),
        .Q(alpha_reg_1_reg_c_3919_c_n_0));
  FDCE alpha_reg_1_reg_c_3920_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3919_c_n_0),
        .Q(alpha_reg_1_reg_c_3920_c_n_0));
  FDCE alpha_reg_1_reg_c_3921_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3920_c_n_0),
        .Q(alpha_reg_1_reg_c_3921_c_n_0));
  FDCE alpha_reg_1_reg_c_3922_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3921_c_n_0),
        .Q(alpha_reg_1_reg_c_3922_c_n_0));
  FDCE alpha_reg_1_reg_c_3923_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3922_c_n_0),
        .Q(alpha_reg_1_reg_c_3923_c_n_0));
  FDCE alpha_reg_1_reg_c_3924_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3923_c_n_0),
        .Q(alpha_reg_1_reg_c_3924_c_n_0));
  FDCE alpha_reg_1_reg_c_3925_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3924_c_n_0),
        .Q(alpha_reg_1_reg_c_3925_c_n_0));
  FDCE alpha_reg_1_reg_c_3926_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3925_c_n_0),
        .Q(alpha_reg_1_reg_c_3926_c_n_0));
  FDCE alpha_reg_1_reg_c_3927_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3926_c_n_0),
        .Q(alpha_reg_1_reg_c_3927_c_n_0));
  FDCE alpha_reg_1_reg_c_3928_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3927_c_n_0),
        .Q(alpha_reg_1_reg_c_3928_c_n_0));
  FDCE alpha_reg_1_reg_c_3929_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3928_c_n_0),
        .Q(alpha_reg_1_reg_c_3929_c_n_0));
  FDCE alpha_reg_1_reg_c_3930_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3929_c_n_0),
        .Q(alpha_reg_1_reg_c_3930_c_n_0));
  FDCE alpha_reg_1_reg_c_3931_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3930_c_n_0),
        .Q(alpha_reg_1_reg_c_3931_c_n_0));
  FDCE alpha_reg_1_reg_c_3932_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3931_c_n_0),
        .Q(alpha_reg_1_reg_c_3932_c_n_0));
  FDCE alpha_reg_1_reg_c_3933_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3932_c_n_0),
        .Q(alpha_reg_1_reg_c_3933_c_n_0));
  FDCE alpha_reg_1_reg_c_3934_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3933_c_n_0),
        .Q(alpha_reg_1_reg_c_3934_c_n_0));
  FDCE alpha_reg_1_reg_c_3935_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3934_c_n_0),
        .Q(alpha_reg_1_reg_c_3935_c_n_0));
  FDCE alpha_reg_1_reg_c_3936_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3935_c_n_0),
        .Q(alpha_reg_1_reg_c_3936_c_n_0));
  FDCE alpha_reg_1_reg_c_3937_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3936_c_n_0),
        .Q(alpha_reg_1_reg_c_3937_c_n_0));
  FDCE alpha_reg_1_reg_c_3938_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3937_c_n_0),
        .Q(alpha_reg_1_reg_c_3938_c_n_0));
  FDCE alpha_reg_1_reg_c_3939_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3938_c_n_0),
        .Q(alpha_reg_1_reg_c_3939_c_n_0));
  FDCE alpha_reg_1_reg_c_3940_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3939_c_n_0),
        .Q(alpha_reg_1_reg_c_3940_c_n_0));
  FDCE alpha_reg_1_reg_c_3941_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3940_c_n_0),
        .Q(alpha_reg_1_reg_c_3941_c_n_0));
  FDCE alpha_reg_1_reg_c_3942_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3941_c_n_0),
        .Q(alpha_reg_1_reg_c_3942_c_n_0));
  FDCE alpha_reg_1_reg_c_3943_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3942_c_n_0),
        .Q(alpha_reg_1_reg_c_3943_c_n_0));
  FDCE alpha_reg_1_reg_c_3944_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3943_c_n_0),
        .Q(alpha_reg_1_reg_c_3944_c_n_0));
  FDCE alpha_reg_1_reg_c_3945_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3944_c_n_0),
        .Q(alpha_reg_1_reg_c_3945_c_n_0));
  FDCE alpha_reg_1_reg_c_3946_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3945_c_n_0),
        .Q(alpha_reg_1_reg_c_3946_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c " *) 
  SRLC32E alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3914_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3914_c_n_1),
        .Q(alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_3947_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3946_c_n_0),
        .Q(alpha_reg_1_reg_c_3947_c_n_0));
  FDCE alpha_reg_1_reg_c_3948_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3947_c_n_0),
        .Q(alpha_reg_1_reg_c_3948_c_n_0));
  FDCE alpha_reg_1_reg_c_3949_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3948_c_n_0),
        .Q(alpha_reg_1_reg_c_3949_c_n_0));
  FDCE alpha_reg_1_reg_c_3950_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3949_c_n_0),
        .Q(alpha_reg_1_reg_c_3950_c_n_0));
  FDCE alpha_reg_1_reg_c_3951_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3950_c_n_0),
        .Q(alpha_reg_1_reg_c_3951_c_n_0));
  FDCE alpha_reg_1_reg_c_3952_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3951_c_n_0),
        .Q(alpha_reg_1_reg_c_3952_c_n_0));
  FDCE alpha_reg_1_reg_c_3953_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3952_c_n_0),
        .Q(alpha_reg_1_reg_c_3953_c_n_0));
  FDCE alpha_reg_1_reg_c_3954_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3953_c_n_0),
        .Q(alpha_reg_1_reg_c_3954_c_n_0));
  FDCE alpha_reg_1_reg_c_3955_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3954_c_n_0),
        .Q(alpha_reg_1_reg_c_3955_c_n_0));
  FDCE alpha_reg_1_reg_c_3956_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3955_c_n_0),
        .Q(alpha_reg_1_reg_c_3956_c_n_0));
  FDCE alpha_reg_1_reg_c_3957_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3956_c_n_0),
        .Q(alpha_reg_1_reg_c_3957_c_n_0));
  FDCE alpha_reg_1_reg_c_3958_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3957_c_n_0),
        .Q(alpha_reg_1_reg_c_3958_c_n_0));
  FDCE alpha_reg_1_reg_c_3959_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3958_c_n_0),
        .Q(alpha_reg_1_reg_c_3959_c_n_0));
  FDCE alpha_reg_1_reg_c_3960_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3959_c_n_0),
        .Q(alpha_reg_1_reg_c_3960_c_n_0));
  FDCE alpha_reg_1_reg_c_3961_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3960_c_n_0),
        .Q(alpha_reg_1_reg_c_3961_c_n_0));
  FDCE alpha_reg_1_reg_c_3962_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3961_c_n_0),
        .Q(alpha_reg_1_reg_c_3962_c_n_0));
  FDCE alpha_reg_1_reg_c_3963_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3962_c_n_0),
        .Q(alpha_reg_1_reg_c_3963_c_n_0));
  FDCE alpha_reg_1_reg_c_3964_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3963_c_n_0),
        .Q(alpha_reg_1_reg_c_3964_c_n_0));
  FDCE alpha_reg_1_reg_c_3965_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3964_c_n_0),
        .Q(alpha_reg_1_reg_c_3965_c_n_0));
  FDCE alpha_reg_1_reg_c_3966_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3965_c_n_0),
        .Q(alpha_reg_1_reg_c_3966_c_n_0));
  FDCE alpha_reg_1_reg_c_3967_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3966_c_n_0),
        .Q(alpha_reg_1_reg_c_3967_c_n_0));
  FDCE alpha_reg_1_reg_c_3968_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3967_c_n_0),
        .Q(alpha_reg_1_reg_c_3968_c_n_0));
  FDCE alpha_reg_1_reg_c_3969_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3968_c_n_0),
        .Q(alpha_reg_1_reg_c_3969_c_n_0));
  FDCE alpha_reg_1_reg_c_3970_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3969_c_n_0),
        .Q(alpha_reg_1_reg_c_3970_c_n_0));
  FDCE alpha_reg_1_reg_c_3971_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3970_c_n_0),
        .Q(alpha_reg_1_reg_c_3971_c_n_0));
  FDCE alpha_reg_1_reg_c_3972_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3971_c_n_0),
        .Q(alpha_reg_1_reg_c_3972_c_n_0));
  FDCE alpha_reg_1_reg_c_3973_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3972_c_n_0),
        .Q(alpha_reg_1_reg_c_3973_c_n_0));
  FDCE alpha_reg_1_reg_c_3974_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3973_c_n_0),
        .Q(alpha_reg_1_reg_c_3974_c_n_0));
  FDCE alpha_reg_1_reg_c_3975_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3974_c_n_0),
        .Q(alpha_reg_1_reg_c_3975_c_n_0));
  FDCE alpha_reg_1_reg_c_3976_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3975_c_n_0),
        .Q(alpha_reg_1_reg_c_3976_c_n_0));
  FDCE alpha_reg_1_reg_c_3977_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3976_c_n_0),
        .Q(alpha_reg_1_reg_c_3977_c_n_0));
  FDCE alpha_reg_1_reg_c_3978_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3977_c_n_0),
        .Q(alpha_reg_1_reg_c_3978_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c " *) 
  SRLC32E alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3946_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3946_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c_n_1));
  FDCE alpha_reg_1_reg_c_3979_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3978_c_n_0),
        .Q(alpha_reg_1_reg_c_3979_c_n_0));
  FDCE alpha_reg_1_reg_c_3980_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3979_c_n_0),
        .Q(alpha_reg_1_reg_c_3980_c_n_0));
  FDCE alpha_reg_1_reg_c_3981_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3980_c_n_0),
        .Q(alpha_reg_1_reg_c_3981_c_n_0));
  FDCE alpha_reg_1_reg_c_3982_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3981_c_n_0),
        .Q(alpha_reg_1_reg_c_3982_c_n_0));
  FDCE alpha_reg_1_reg_c_3983_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3982_c_n_0),
        .Q(alpha_reg_1_reg_c_3983_c_n_0));
  FDCE alpha_reg_1_reg_c_3984_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3983_c_n_0),
        .Q(alpha_reg_1_reg_c_3984_c_n_0));
  FDCE alpha_reg_1_reg_c_3985_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3984_c_n_0),
        .Q(alpha_reg_1_reg_c_3985_c_n_0));
  FDCE alpha_reg_1_reg_c_3986_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3985_c_n_0),
        .Q(alpha_reg_1_reg_c_3986_c_n_0));
  FDCE alpha_reg_1_reg_c_3987_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3986_c_n_0),
        .Q(alpha_reg_1_reg_c_3987_c_n_0));
  FDCE alpha_reg_1_reg_c_3988_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3987_c_n_0),
        .Q(alpha_reg_1_reg_c_3988_c_n_0));
  FDCE alpha_reg_1_reg_c_3989_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3988_c_n_0),
        .Q(alpha_reg_1_reg_c_3989_c_n_0));
  FDCE alpha_reg_1_reg_c_3990_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3989_c_n_0),
        .Q(alpha_reg_1_reg_c_3990_c_n_0));
  FDCE alpha_reg_1_reg_c_3991_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3990_c_n_0),
        .Q(alpha_reg_1_reg_c_3991_c_n_0));
  FDCE alpha_reg_1_reg_c_3992_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3991_c_n_0),
        .Q(alpha_reg_1_reg_c_3992_c_n_0));
  FDCE alpha_reg_1_reg_c_3993_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3992_c_n_0),
        .Q(alpha_reg_1_reg_c_3993_c_n_0));
  FDCE alpha_reg_1_reg_c_3994_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3993_c_n_0),
        .Q(alpha_reg_1_reg_c_3994_c_n_0));
  FDCE alpha_reg_1_reg_c_3995_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3994_c_n_0),
        .Q(alpha_reg_1_reg_c_3995_c_n_0));
  FDCE alpha_reg_1_reg_c_3996_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3995_c_n_0),
        .Q(alpha_reg_1_reg_c_3996_c_n_0));
  FDCE alpha_reg_1_reg_c_3997_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3996_c_n_0),
        .Q(alpha_reg_1_reg_c_3997_c_n_0));
  FDCE alpha_reg_1_reg_c_3998_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3997_c_n_0),
        .Q(alpha_reg_1_reg_c_3998_c_n_0));
  FDCE alpha_reg_1_reg_c_3999_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3998_c_n_0),
        .Q(alpha_reg_1_reg_c_3999_c_n_0));
  FDCE alpha_reg_1_reg_c_4000_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_3999_c_n_0),
        .Q(alpha_reg_1_reg_c_4000_c_n_0));
  FDCE alpha_reg_1_reg_c_4001_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4000_c_n_0),
        .Q(alpha_reg_1_reg_c_4001_c_n_0));
  FDCE alpha_reg_1_reg_c_4002_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4001_c_n_0),
        .Q(alpha_reg_1_reg_c_4002_c_n_0));
  FDCE alpha_reg_1_reg_c_4003_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4002_c_n_0),
        .Q(alpha_reg_1_reg_c_4003_c_n_0));
  FDCE alpha_reg_1_reg_c_4004_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4003_c_n_0),
        .Q(alpha_reg_1_reg_c_4004_c_n_0));
  FDCE alpha_reg_1_reg_c_4005_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4004_c_n_0),
        .Q(alpha_reg_1_reg_c_4005_c_n_0));
  FDCE alpha_reg_1_reg_c_4006_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4005_c_n_0),
        .Q(alpha_reg_1_reg_c_4006_c_n_0));
  FDCE alpha_reg_1_reg_c_4007_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4006_c_n_0),
        .Q(alpha_reg_1_reg_c_4007_c_n_0));
  FDCE alpha_reg_1_reg_c_4008_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4007_c_n_0),
        .Q(alpha_reg_1_reg_c_4008_c_n_0));
  FDCE alpha_reg_1_reg_c_4009_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4008_c_n_0),
        .Q(alpha_reg_1_reg_c_4009_c_n_0));
  FDCE alpha_reg_1_reg_c_4010_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4009_c_n_0),
        .Q(alpha_reg_1_reg_c_4010_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c " *) 
  SRLC32E alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_3978_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_3978_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c_n_1));
  FDCE alpha_reg_1_reg_c_4011_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4010_c_n_0),
        .Q(alpha_reg_1_reg_c_4011_c_n_0));
  FDCE alpha_reg_1_reg_c_4012_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4011_c_n_0),
        .Q(alpha_reg_1_reg_c_4012_c_n_0));
  FDCE alpha_reg_1_reg_c_4013_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4012_c_n_0),
        .Q(alpha_reg_1_reg_c_4013_c_n_0));
  FDCE alpha_reg_1_reg_c_4014_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4013_c_n_0),
        .Q(alpha_reg_1_reg_c_4014_c_n_0));
  FDCE alpha_reg_1_reg_c_4015_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4014_c_n_0),
        .Q(alpha_reg_1_reg_c_4015_c_n_0));
  FDCE alpha_reg_1_reg_c_4016_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4015_c_n_0),
        .Q(alpha_reg_1_reg_c_4016_c_n_0));
  FDCE alpha_reg_1_reg_c_4017_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4016_c_n_0),
        .Q(alpha_reg_1_reg_c_4017_c_n_0));
  FDCE alpha_reg_1_reg_c_4018_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4017_c_n_0),
        .Q(alpha_reg_1_reg_c_4018_c_n_0));
  FDCE alpha_reg_1_reg_c_4019_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4018_c_n_0),
        .Q(alpha_reg_1_reg_c_4019_c_n_0));
  FDCE alpha_reg_1_reg_c_4020_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4019_c_n_0),
        .Q(alpha_reg_1_reg_c_4020_c_n_0));
  FDCE alpha_reg_1_reg_c_4021_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4020_c_n_0),
        .Q(alpha_reg_1_reg_c_4021_c_n_0));
  FDCE alpha_reg_1_reg_c_4022_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4021_c_n_0),
        .Q(alpha_reg_1_reg_c_4022_c_n_0));
  FDCE alpha_reg_1_reg_c_4023_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4022_c_n_0),
        .Q(alpha_reg_1_reg_c_4023_c_n_0));
  FDCE alpha_reg_1_reg_c_4024_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4023_c_n_0),
        .Q(alpha_reg_1_reg_c_4024_c_n_0));
  FDCE alpha_reg_1_reg_c_4025_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4024_c_n_0),
        .Q(alpha_reg_1_reg_c_4025_c_n_0));
  FDCE alpha_reg_1_reg_c_4026_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4025_c_n_0),
        .Q(alpha_reg_1_reg_c_4026_c_n_0));
  FDCE alpha_reg_1_reg_c_4027_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4026_c_n_0),
        .Q(alpha_reg_1_reg_c_4027_c_n_0));
  FDCE alpha_reg_1_reg_c_4028_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4027_c_n_0),
        .Q(alpha_reg_1_reg_c_4028_c_n_0));
  FDCE alpha_reg_1_reg_c_4029_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4028_c_n_0),
        .Q(alpha_reg_1_reg_c_4029_c_n_0));
  FDCE alpha_reg_1_reg_c_4030_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4029_c_n_0),
        .Q(alpha_reg_1_reg_c_4030_c_n_0));
  FDCE alpha_reg_1_reg_c_4031_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4030_c_n_0),
        .Q(alpha_reg_1_reg_c_4031_c_n_0));
  FDCE alpha_reg_1_reg_c_4032_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4031_c_n_0),
        .Q(alpha_reg_1_reg_c_4032_c_n_0));
  FDCE alpha_reg_1_reg_c_4033_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4032_c_n_0),
        .Q(alpha_reg_1_reg_c_4033_c_n_0));
  FDCE alpha_reg_1_reg_c_4034_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4033_c_n_0),
        .Q(alpha_reg_1_reg_c_4034_c_n_0));
  FDCE alpha_reg_1_reg_c_4035_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4034_c_n_0),
        .Q(alpha_reg_1_reg_c_4035_c_n_0));
  FDCE alpha_reg_1_reg_c_4036_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4035_c_n_0),
        .Q(alpha_reg_1_reg_c_4036_c_n_0));
  FDCE alpha_reg_1_reg_c_4037_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4036_c_n_0),
        .Q(alpha_reg_1_reg_c_4037_c_n_0));
  FDCE alpha_reg_1_reg_c_4038_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4037_c_n_0),
        .Q(alpha_reg_1_reg_c_4038_c_n_0));
  FDCE alpha_reg_1_reg_c_4039_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4038_c_n_0),
        .Q(alpha_reg_1_reg_c_4039_c_n_0));
  FDCE alpha_reg_1_reg_c_4040_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4039_c_n_0),
        .Q(alpha_reg_1_reg_c_4040_c_n_0));
  FDCE alpha_reg_1_reg_c_4041_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4040_c_n_0),
        .Q(alpha_reg_1_reg_c_4041_c_n_0));
  FDCE alpha_reg_1_reg_c_4042_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4041_c_n_0),
        .Q(alpha_reg_1_reg_c_4042_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c " *) 
  SRLC32E alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4010_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4010_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c_n_1));
  FDCE alpha_reg_1_reg_c_4043_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4042_c_n_0),
        .Q(alpha_reg_1_reg_c_4043_c_n_0));
  FDCE alpha_reg_1_reg_c_4044_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4043_c_n_0),
        .Q(alpha_reg_1_reg_c_4044_c_n_0));
  FDCE alpha_reg_1_reg_c_4045_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4044_c_n_0),
        .Q(alpha_reg_1_reg_c_4045_c_n_0));
  FDCE alpha_reg_1_reg_c_4046_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4045_c_n_0),
        .Q(alpha_reg_1_reg_c_4046_c_n_0));
  FDCE alpha_reg_1_reg_c_4047_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4046_c_n_0),
        .Q(alpha_reg_1_reg_c_4047_c_n_0));
  FDCE alpha_reg_1_reg_c_4048_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4047_c_n_0),
        .Q(alpha_reg_1_reg_c_4048_c_n_0));
  FDCE alpha_reg_1_reg_c_4049_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4048_c_n_0),
        .Q(alpha_reg_1_reg_c_4049_c_n_0));
  FDCE alpha_reg_1_reg_c_4050_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4049_c_n_0),
        .Q(alpha_reg_1_reg_c_4050_c_n_0));
  FDCE alpha_reg_1_reg_c_4051_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4050_c_n_0),
        .Q(alpha_reg_1_reg_c_4051_c_n_0));
  FDCE alpha_reg_1_reg_c_4052_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4051_c_n_0),
        .Q(alpha_reg_1_reg_c_4052_c_n_0));
  FDCE alpha_reg_1_reg_c_4053_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4052_c_n_0),
        .Q(alpha_reg_1_reg_c_4053_c_n_0));
  FDCE alpha_reg_1_reg_c_4054_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4053_c_n_0),
        .Q(alpha_reg_1_reg_c_4054_c_n_0));
  FDCE alpha_reg_1_reg_c_4055_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4054_c_n_0),
        .Q(alpha_reg_1_reg_c_4055_c_n_0));
  FDCE alpha_reg_1_reg_c_4056_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4055_c_n_0),
        .Q(alpha_reg_1_reg_c_4056_c_n_0));
  FDCE alpha_reg_1_reg_c_4057_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4056_c_n_0),
        .Q(alpha_reg_1_reg_c_4057_c_n_0));
  FDCE alpha_reg_1_reg_c_4058_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4057_c_n_0),
        .Q(alpha_reg_1_reg_c_4058_c_n_0));
  FDCE alpha_reg_1_reg_c_4059_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4058_c_n_0),
        .Q(alpha_reg_1_reg_c_4059_c_n_0));
  FDCE alpha_reg_1_reg_c_4060_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4059_c_n_0),
        .Q(alpha_reg_1_reg_c_4060_c_n_0));
  FDCE alpha_reg_1_reg_c_4061_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4060_c_n_0),
        .Q(alpha_reg_1_reg_c_4061_c_n_0));
  FDCE alpha_reg_1_reg_c_4062_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4061_c_n_0),
        .Q(alpha_reg_1_reg_c_4062_c_n_0));
  FDCE alpha_reg_1_reg_c_4063_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4062_c_n_0),
        .Q(alpha_reg_1_reg_c_4063_c_n_0));
  FDCE alpha_reg_1_reg_c_4064_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4063_c_n_0),
        .Q(alpha_reg_1_reg_c_4064_c_n_0));
  FDCE alpha_reg_1_reg_c_4065_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4064_c_n_0),
        .Q(alpha_reg_1_reg_c_4065_c_n_0));
  FDCE alpha_reg_1_reg_c_4066_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4065_c_n_0),
        .Q(alpha_reg_1_reg_c_4066_c_n_0));
  FDCE alpha_reg_1_reg_c_4067_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4066_c_n_0),
        .Q(alpha_reg_1_reg_c_4067_c_n_0));
  FDCE alpha_reg_1_reg_c_4068_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4067_c_n_0),
        .Q(alpha_reg_1_reg_c_4068_c_n_0));
  FDCE alpha_reg_1_reg_c_4069_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4068_c_n_0),
        .Q(alpha_reg_1_reg_c_4069_c_n_0));
  FDCE alpha_reg_1_reg_c_4070_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4069_c_n_0),
        .Q(alpha_reg_1_reg_c_4070_c_n_0));
  FDCE alpha_reg_1_reg_c_4071_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4070_c_n_0),
        .Q(alpha_reg_1_reg_c_4071_c_n_0));
  FDCE alpha_reg_1_reg_c_4072_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4071_c_n_0),
        .Q(alpha_reg_1_reg_c_4072_c_n_0));
  FDCE alpha_reg_1_reg_c_4073_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4072_c_n_0),
        .Q(alpha_reg_1_reg_c_4073_c_n_0));
  FDCE alpha_reg_1_reg_c_4074_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4073_c_n_0),
        .Q(alpha_reg_1_reg_c_4074_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c " *) 
  SRLC32E alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4042_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4042_c_n_1),
        .Q(alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4075_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4074_c_n_0),
        .Q(alpha_reg_1_reg_c_4075_c_n_0));
  FDCE alpha_reg_1_reg_c_4076_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4075_c_n_0),
        .Q(alpha_reg_1_reg_c_4076_c_n_0));
  FDCE alpha_reg_1_reg_c_4077_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4076_c_n_0),
        .Q(alpha_reg_1_reg_c_4077_c_n_0));
  FDCE alpha_reg_1_reg_c_4078_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4077_c_n_0),
        .Q(alpha_reg_1_reg_c_4078_c_n_0));
  FDCE alpha_reg_1_reg_c_4079_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4078_c_n_0),
        .Q(alpha_reg_1_reg_c_4079_c_n_0));
  FDCE alpha_reg_1_reg_c_4080_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4079_c_n_0),
        .Q(alpha_reg_1_reg_c_4080_c_n_0));
  FDCE alpha_reg_1_reg_c_4081_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4080_c_n_0),
        .Q(alpha_reg_1_reg_c_4081_c_n_0));
  FDCE alpha_reg_1_reg_c_4082_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4081_c_n_0),
        .Q(alpha_reg_1_reg_c_4082_c_n_0));
  FDCE alpha_reg_1_reg_c_4083_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4082_c_n_0),
        .Q(alpha_reg_1_reg_c_4083_c_n_0));
  FDCE alpha_reg_1_reg_c_4084_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4083_c_n_0),
        .Q(alpha_reg_1_reg_c_4084_c_n_0));
  FDCE alpha_reg_1_reg_c_4085_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4084_c_n_0),
        .Q(alpha_reg_1_reg_c_4085_c_n_0));
  FDCE alpha_reg_1_reg_c_4086_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4085_c_n_0),
        .Q(alpha_reg_1_reg_c_4086_c_n_0));
  FDCE alpha_reg_1_reg_c_4087_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4086_c_n_0),
        .Q(alpha_reg_1_reg_c_4087_c_n_0));
  FDCE alpha_reg_1_reg_c_4088_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4087_c_n_0),
        .Q(alpha_reg_1_reg_c_4088_c_n_0));
  FDCE alpha_reg_1_reg_c_4089_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4088_c_n_0),
        .Q(alpha_reg_1_reg_c_4089_c_n_0));
  FDCE alpha_reg_1_reg_c_4090_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4089_c_n_0),
        .Q(alpha_reg_1_reg_c_4090_c_n_0));
  FDCE alpha_reg_1_reg_c_4091_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4090_c_n_0),
        .Q(alpha_reg_1_reg_c_4091_c_n_0));
  FDCE alpha_reg_1_reg_c_4092_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4091_c_n_0),
        .Q(alpha_reg_1_reg_c_4092_c_n_0));
  FDCE alpha_reg_1_reg_c_4093_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4092_c_n_0),
        .Q(alpha_reg_1_reg_c_4093_c_n_0));
  FDCE alpha_reg_1_reg_c_4094_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4093_c_n_0),
        .Q(alpha_reg_1_reg_c_4094_c_n_0));
  FDCE alpha_reg_1_reg_c_4095_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4094_c_n_0),
        .Q(alpha_reg_1_reg_c_4095_c_n_0));
  FDCE alpha_reg_1_reg_c_4096_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4095_c_n_0),
        .Q(alpha_reg_1_reg_c_4096_c_n_0));
  FDCE alpha_reg_1_reg_c_4097_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4096_c_n_0),
        .Q(alpha_reg_1_reg_c_4097_c_n_0));
  FDCE alpha_reg_1_reg_c_4098_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4097_c_n_0),
        .Q(alpha_reg_1_reg_c_4098_c_n_0));
  FDCE alpha_reg_1_reg_c_4099_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4098_c_n_0),
        .Q(alpha_reg_1_reg_c_4099_c_n_0));
  FDCE alpha_reg_1_reg_c_4100_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4099_c_n_0),
        .Q(alpha_reg_1_reg_c_4100_c_n_0));
  FDCE alpha_reg_1_reg_c_4101_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4100_c_n_0),
        .Q(alpha_reg_1_reg_c_4101_c_n_0));
  FDCE alpha_reg_1_reg_c_4102_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4101_c_n_0),
        .Q(alpha_reg_1_reg_c_4102_c_n_0));
  FDCE alpha_reg_1_reg_c_4103_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4102_c_n_0),
        .Q(alpha_reg_1_reg_c_4103_c_n_0));
  FDCE alpha_reg_1_reg_c_4104_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4103_c_n_0),
        .Q(alpha_reg_1_reg_c_4104_c_n_0));
  FDCE alpha_reg_1_reg_c_4105_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4104_c_n_0),
        .Q(alpha_reg_1_reg_c_4105_c_n_0));
  FDCE alpha_reg_1_reg_c_4106_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4105_c_n_0),
        .Q(alpha_reg_1_reg_c_4106_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c " *) 
  SRLC32E alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4074_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4074_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c_n_1));
  FDCE alpha_reg_1_reg_c_4107_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4106_c_n_0),
        .Q(alpha_reg_1_reg_c_4107_c_n_0));
  FDCE alpha_reg_1_reg_c_4108_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4107_c_n_0),
        .Q(alpha_reg_1_reg_c_4108_c_n_0));
  FDCE alpha_reg_1_reg_c_4109_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4108_c_n_0),
        .Q(alpha_reg_1_reg_c_4109_c_n_0));
  FDCE alpha_reg_1_reg_c_4110_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4109_c_n_0),
        .Q(alpha_reg_1_reg_c_4110_c_n_0));
  FDCE alpha_reg_1_reg_c_4111_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4110_c_n_0),
        .Q(alpha_reg_1_reg_c_4111_c_n_0));
  FDCE alpha_reg_1_reg_c_4112_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4111_c_n_0),
        .Q(alpha_reg_1_reg_c_4112_c_n_0));
  FDCE alpha_reg_1_reg_c_4113_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4112_c_n_0),
        .Q(alpha_reg_1_reg_c_4113_c_n_0));
  FDCE alpha_reg_1_reg_c_4114_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4113_c_n_0),
        .Q(alpha_reg_1_reg_c_4114_c_n_0));
  FDCE alpha_reg_1_reg_c_4115_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4114_c_n_0),
        .Q(alpha_reg_1_reg_c_4115_c_n_0));
  FDCE alpha_reg_1_reg_c_4116_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4115_c_n_0),
        .Q(alpha_reg_1_reg_c_4116_c_n_0));
  FDCE alpha_reg_1_reg_c_4117_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4116_c_n_0),
        .Q(alpha_reg_1_reg_c_4117_c_n_0));
  FDCE alpha_reg_1_reg_c_4118_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4117_c_n_0),
        .Q(alpha_reg_1_reg_c_4118_c_n_0));
  FDCE alpha_reg_1_reg_c_4119_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4118_c_n_0),
        .Q(alpha_reg_1_reg_c_4119_c_n_0));
  FDCE alpha_reg_1_reg_c_4120_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4119_c_n_0),
        .Q(alpha_reg_1_reg_c_4120_c_n_0));
  FDCE alpha_reg_1_reg_c_4121_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4120_c_n_0),
        .Q(alpha_reg_1_reg_c_4121_c_n_0));
  FDCE alpha_reg_1_reg_c_4122_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4121_c_n_0),
        .Q(alpha_reg_1_reg_c_4122_c_n_0));
  FDCE alpha_reg_1_reg_c_4123_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4122_c_n_0),
        .Q(alpha_reg_1_reg_c_4123_c_n_0));
  FDCE alpha_reg_1_reg_c_4124_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4123_c_n_0),
        .Q(alpha_reg_1_reg_c_4124_c_n_0));
  FDCE alpha_reg_1_reg_c_4125_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4124_c_n_0),
        .Q(alpha_reg_1_reg_c_4125_c_n_0));
  FDCE alpha_reg_1_reg_c_4126_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4125_c_n_0),
        .Q(alpha_reg_1_reg_c_4126_c_n_0));
  FDCE alpha_reg_1_reg_c_4127_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4126_c_n_0),
        .Q(alpha_reg_1_reg_c_4127_c_n_0));
  FDCE alpha_reg_1_reg_c_4128_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4127_c_n_0),
        .Q(alpha_reg_1_reg_c_4128_c_n_0));
  FDCE alpha_reg_1_reg_c_4129_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4128_c_n_0),
        .Q(alpha_reg_1_reg_c_4129_c_n_0));
  FDCE alpha_reg_1_reg_c_4130_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4129_c_n_0),
        .Q(alpha_reg_1_reg_c_4130_c_n_0));
  FDCE alpha_reg_1_reg_c_4131_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4130_c_n_0),
        .Q(alpha_reg_1_reg_c_4131_c_n_0));
  FDCE alpha_reg_1_reg_c_4132_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4131_c_n_0),
        .Q(alpha_reg_1_reg_c_4132_c_n_0));
  FDCE alpha_reg_1_reg_c_4133_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4132_c_n_0),
        .Q(alpha_reg_1_reg_c_4133_c_n_0));
  FDCE alpha_reg_1_reg_c_4134_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4133_c_n_0),
        .Q(alpha_reg_1_reg_c_4134_c_n_0));
  FDCE alpha_reg_1_reg_c_4135_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4134_c_n_0),
        .Q(alpha_reg_1_reg_c_4135_c_n_0));
  FDCE alpha_reg_1_reg_c_4136_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4135_c_n_0),
        .Q(alpha_reg_1_reg_c_4136_c_n_0));
  FDCE alpha_reg_1_reg_c_4137_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4136_c_n_0),
        .Q(alpha_reg_1_reg_c_4137_c_n_0));
  FDCE alpha_reg_1_reg_c_4138_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4137_c_n_0),
        .Q(alpha_reg_1_reg_c_4138_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c " *) 
  SRLC32E alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4106_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4106_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c_n_1));
  FDCE alpha_reg_1_reg_c_4139_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4138_c_n_0),
        .Q(alpha_reg_1_reg_c_4139_c_n_0));
  FDCE alpha_reg_1_reg_c_4140_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4139_c_n_0),
        .Q(alpha_reg_1_reg_c_4140_c_n_0));
  FDCE alpha_reg_1_reg_c_4141_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4140_c_n_0),
        .Q(alpha_reg_1_reg_c_4141_c_n_0));
  FDCE alpha_reg_1_reg_c_4142_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4141_c_n_0),
        .Q(alpha_reg_1_reg_c_4142_c_n_0));
  FDCE alpha_reg_1_reg_c_4143_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4142_c_n_0),
        .Q(alpha_reg_1_reg_c_4143_c_n_0));
  FDCE alpha_reg_1_reg_c_4144_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4143_c_n_0),
        .Q(alpha_reg_1_reg_c_4144_c_n_0));
  FDCE alpha_reg_1_reg_c_4145_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4144_c_n_0),
        .Q(alpha_reg_1_reg_c_4145_c_n_0));
  FDCE alpha_reg_1_reg_c_4146_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4145_c_n_0),
        .Q(alpha_reg_1_reg_c_4146_c_n_0));
  FDCE alpha_reg_1_reg_c_4147_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4146_c_n_0),
        .Q(alpha_reg_1_reg_c_4147_c_n_0));
  FDCE alpha_reg_1_reg_c_4148_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4147_c_n_0),
        .Q(alpha_reg_1_reg_c_4148_c_n_0));
  FDCE alpha_reg_1_reg_c_4149_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4148_c_n_0),
        .Q(alpha_reg_1_reg_c_4149_c_n_0));
  FDCE alpha_reg_1_reg_c_4150_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4149_c_n_0),
        .Q(alpha_reg_1_reg_c_4150_c_n_0));
  FDCE alpha_reg_1_reg_c_4151_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4150_c_n_0),
        .Q(alpha_reg_1_reg_c_4151_c_n_0));
  FDCE alpha_reg_1_reg_c_4152_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4151_c_n_0),
        .Q(alpha_reg_1_reg_c_4152_c_n_0));
  FDCE alpha_reg_1_reg_c_4153_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4152_c_n_0),
        .Q(alpha_reg_1_reg_c_4153_c_n_0));
  FDCE alpha_reg_1_reg_c_4154_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4153_c_n_0),
        .Q(alpha_reg_1_reg_c_4154_c_n_0));
  FDCE alpha_reg_1_reg_c_4155_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4154_c_n_0),
        .Q(alpha_reg_1_reg_c_4155_c_n_0));
  FDCE alpha_reg_1_reg_c_4156_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4155_c_n_0),
        .Q(alpha_reg_1_reg_c_4156_c_n_0));
  FDCE alpha_reg_1_reg_c_4157_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4156_c_n_0),
        .Q(alpha_reg_1_reg_c_4157_c_n_0));
  FDCE alpha_reg_1_reg_c_4158_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4157_c_n_0),
        .Q(alpha_reg_1_reg_c_4158_c_n_0));
  FDCE alpha_reg_1_reg_c_4159_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4158_c_n_0),
        .Q(alpha_reg_1_reg_c_4159_c_n_0));
  FDCE alpha_reg_1_reg_c_4160_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4159_c_n_0),
        .Q(alpha_reg_1_reg_c_4160_c_n_0));
  FDCE alpha_reg_1_reg_c_4161_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4160_c_n_0),
        .Q(alpha_reg_1_reg_c_4161_c_n_0));
  FDCE alpha_reg_1_reg_c_4162_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4161_c_n_0),
        .Q(alpha_reg_1_reg_c_4162_c_n_0));
  FDCE alpha_reg_1_reg_c_4163_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4162_c_n_0),
        .Q(alpha_reg_1_reg_c_4163_c_n_0));
  FDCE alpha_reg_1_reg_c_4164_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4163_c_n_0),
        .Q(alpha_reg_1_reg_c_4164_c_n_0));
  FDCE alpha_reg_1_reg_c_4165_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4164_c_n_0),
        .Q(alpha_reg_1_reg_c_4165_c_n_0));
  FDCE alpha_reg_1_reg_c_4166_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4165_c_n_0),
        .Q(alpha_reg_1_reg_c_4166_c_n_0));
  FDCE alpha_reg_1_reg_c_4167_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4166_c_n_0),
        .Q(alpha_reg_1_reg_c_4167_c_n_0));
  FDCE alpha_reg_1_reg_c_4168_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4167_c_n_0),
        .Q(alpha_reg_1_reg_c_4168_c_n_0));
  FDCE alpha_reg_1_reg_c_4169_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4168_c_n_0),
        .Q(alpha_reg_1_reg_c_4169_c_n_0));
  FDCE alpha_reg_1_reg_c_4170_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4169_c_n_0),
        .Q(alpha_reg_1_reg_c_4170_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c " *) 
  SRLC32E alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4138_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4138_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c_n_1));
  FDCE alpha_reg_1_reg_c_4171_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4170_c_n_0),
        .Q(alpha_reg_1_reg_c_4171_c_n_0));
  FDCE alpha_reg_1_reg_c_4172_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4171_c_n_0),
        .Q(alpha_reg_1_reg_c_4172_c_n_0));
  FDCE alpha_reg_1_reg_c_4173_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4172_c_n_0),
        .Q(alpha_reg_1_reg_c_4173_c_n_0));
  FDCE alpha_reg_1_reg_c_4174_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4173_c_n_0),
        .Q(alpha_reg_1_reg_c_4174_c_n_0));
  FDCE alpha_reg_1_reg_c_4175_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4174_c_n_0),
        .Q(alpha_reg_1_reg_c_4175_c_n_0));
  FDCE alpha_reg_1_reg_c_4176_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4175_c_n_0),
        .Q(alpha_reg_1_reg_c_4176_c_n_0));
  FDCE alpha_reg_1_reg_c_4177_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4176_c_n_0),
        .Q(alpha_reg_1_reg_c_4177_c_n_0));
  FDCE alpha_reg_1_reg_c_4178_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4177_c_n_0),
        .Q(alpha_reg_1_reg_c_4178_c_n_0));
  FDCE alpha_reg_1_reg_c_4179_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4178_c_n_0),
        .Q(alpha_reg_1_reg_c_4179_c_n_0));
  FDCE alpha_reg_1_reg_c_4180_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4179_c_n_0),
        .Q(alpha_reg_1_reg_c_4180_c_n_0));
  FDCE alpha_reg_1_reg_c_4181_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4180_c_n_0),
        .Q(alpha_reg_1_reg_c_4181_c_n_0));
  FDCE alpha_reg_1_reg_c_4182_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4181_c_n_0),
        .Q(alpha_reg_1_reg_c_4182_c_n_0));
  FDCE alpha_reg_1_reg_c_4183_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4182_c_n_0),
        .Q(alpha_reg_1_reg_c_4183_c_n_0));
  FDCE alpha_reg_1_reg_c_4184_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4183_c_n_0),
        .Q(alpha_reg_1_reg_c_4184_c_n_0));
  FDCE alpha_reg_1_reg_c_4185_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4184_c_n_0),
        .Q(alpha_reg_1_reg_c_4185_c_n_0));
  FDCE alpha_reg_1_reg_c_4186_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4185_c_n_0),
        .Q(alpha_reg_1_reg_c_4186_c_n_0));
  FDCE alpha_reg_1_reg_c_4187_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4186_c_n_0),
        .Q(alpha_reg_1_reg_c_4187_c_n_0));
  FDCE alpha_reg_1_reg_c_4188_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4187_c_n_0),
        .Q(alpha_reg_1_reg_c_4188_c_n_0));
  FDCE alpha_reg_1_reg_c_4189_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4188_c_n_0),
        .Q(alpha_reg_1_reg_c_4189_c_n_0));
  FDCE alpha_reg_1_reg_c_4190_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4189_c_n_0),
        .Q(alpha_reg_1_reg_c_4190_c_n_0));
  FDCE alpha_reg_1_reg_c_4191_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4190_c_n_0),
        .Q(alpha_reg_1_reg_c_4191_c_n_0));
  FDCE alpha_reg_1_reg_c_4192_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4191_c_n_0),
        .Q(alpha_reg_1_reg_c_4192_c_n_0));
  FDCE alpha_reg_1_reg_c_4193_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4192_c_n_0),
        .Q(alpha_reg_1_reg_c_4193_c_n_0));
  FDCE alpha_reg_1_reg_c_4194_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4193_c_n_0),
        .Q(alpha_reg_1_reg_c_4194_c_n_0));
  FDCE alpha_reg_1_reg_c_4195_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4194_c_n_0),
        .Q(alpha_reg_1_reg_c_4195_c_n_0));
  FDCE alpha_reg_1_reg_c_4196_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4195_c_n_0),
        .Q(alpha_reg_1_reg_c_4196_c_n_0));
  FDCE alpha_reg_1_reg_c_4197_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4196_c_n_0),
        .Q(alpha_reg_1_reg_c_4197_c_n_0));
  FDCE alpha_reg_1_reg_c_4198_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4197_c_n_0),
        .Q(alpha_reg_1_reg_c_4198_c_n_0));
  FDCE alpha_reg_1_reg_c_4199_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4198_c_n_0),
        .Q(alpha_reg_1_reg_c_4199_c_n_0));
  FDCE alpha_reg_1_reg_c_4200_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4199_c_n_0),
        .Q(alpha_reg_1_reg_c_4200_c_n_0));
  FDCE alpha_reg_1_reg_c_4201_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4200_c_n_0),
        .Q(alpha_reg_1_reg_c_4201_c_n_0));
  FDCE alpha_reg_1_reg_c_4202_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4201_c_n_0),
        .Q(alpha_reg_1_reg_c_4202_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c " *) 
  SRLC32E alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4170_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4170_c_n_1),
        .Q(alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4203_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4202_c_n_0),
        .Q(alpha_reg_1_reg_c_4203_c_n_0));
  FDCE alpha_reg_1_reg_c_4204_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4203_c_n_0),
        .Q(alpha_reg_1_reg_c_4204_c_n_0));
  FDCE alpha_reg_1_reg_c_4205_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4204_c_n_0),
        .Q(alpha_reg_1_reg_c_4205_c_n_0));
  FDCE alpha_reg_1_reg_c_4206_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4205_c_n_0),
        .Q(alpha_reg_1_reg_c_4206_c_n_0));
  FDCE alpha_reg_1_reg_c_4207_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4206_c_n_0),
        .Q(alpha_reg_1_reg_c_4207_c_n_0));
  FDCE alpha_reg_1_reg_c_4208_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4207_c_n_0),
        .Q(alpha_reg_1_reg_c_4208_c_n_0));
  FDCE alpha_reg_1_reg_c_4209_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4208_c_n_0),
        .Q(alpha_reg_1_reg_c_4209_c_n_0));
  FDCE alpha_reg_1_reg_c_4210_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4209_c_n_0),
        .Q(alpha_reg_1_reg_c_4210_c_n_0));
  FDCE alpha_reg_1_reg_c_4211_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4210_c_n_0),
        .Q(alpha_reg_1_reg_c_4211_c_n_0));
  FDCE alpha_reg_1_reg_c_4212_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4211_c_n_0),
        .Q(alpha_reg_1_reg_c_4212_c_n_0));
  FDCE alpha_reg_1_reg_c_4213_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4212_c_n_0),
        .Q(alpha_reg_1_reg_c_4213_c_n_0));
  FDCE alpha_reg_1_reg_c_4214_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4213_c_n_0),
        .Q(alpha_reg_1_reg_c_4214_c_n_0));
  FDCE alpha_reg_1_reg_c_4215_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4214_c_n_0),
        .Q(alpha_reg_1_reg_c_4215_c_n_0));
  FDCE alpha_reg_1_reg_c_4216_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4215_c_n_0),
        .Q(alpha_reg_1_reg_c_4216_c_n_0));
  FDCE alpha_reg_1_reg_c_4217_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4216_c_n_0),
        .Q(alpha_reg_1_reg_c_4217_c_n_0));
  FDCE alpha_reg_1_reg_c_4218_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4217_c_n_0),
        .Q(alpha_reg_1_reg_c_4218_c_n_0));
  FDCE alpha_reg_1_reg_c_4219_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4218_c_n_0),
        .Q(alpha_reg_1_reg_c_4219_c_n_0));
  FDCE alpha_reg_1_reg_c_4220_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4219_c_n_0),
        .Q(alpha_reg_1_reg_c_4220_c_n_0));
  FDCE alpha_reg_1_reg_c_4221_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4220_c_n_0),
        .Q(alpha_reg_1_reg_c_4221_c_n_0));
  FDCE alpha_reg_1_reg_c_4222_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4221_c_n_0),
        .Q(alpha_reg_1_reg_c_4222_c_n_0));
  FDCE alpha_reg_1_reg_c_4223_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4222_c_n_0),
        .Q(alpha_reg_1_reg_c_4223_c_n_0));
  FDCE alpha_reg_1_reg_c_4224_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4223_c_n_0),
        .Q(alpha_reg_1_reg_c_4224_c_n_0));
  FDCE alpha_reg_1_reg_c_4225_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4224_c_n_0),
        .Q(alpha_reg_1_reg_c_4225_c_n_0));
  FDCE alpha_reg_1_reg_c_4226_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4225_c_n_0),
        .Q(alpha_reg_1_reg_c_4226_c_n_0));
  FDCE alpha_reg_1_reg_c_4227_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4226_c_n_0),
        .Q(alpha_reg_1_reg_c_4227_c_n_0));
  FDCE alpha_reg_1_reg_c_4228_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4227_c_n_0),
        .Q(alpha_reg_1_reg_c_4228_c_n_0));
  FDCE alpha_reg_1_reg_c_4229_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4228_c_n_0),
        .Q(alpha_reg_1_reg_c_4229_c_n_0));
  FDCE alpha_reg_1_reg_c_4230_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4229_c_n_0),
        .Q(alpha_reg_1_reg_c_4230_c_n_0));
  FDCE alpha_reg_1_reg_c_4231_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4230_c_n_0),
        .Q(alpha_reg_1_reg_c_4231_c_n_0));
  FDCE alpha_reg_1_reg_c_4232_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4231_c_n_0),
        .Q(alpha_reg_1_reg_c_4232_c_n_0));
  FDCE alpha_reg_1_reg_c_4233_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4232_c_n_0),
        .Q(alpha_reg_1_reg_c_4233_c_n_0));
  FDCE alpha_reg_1_reg_c_4234_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4233_c_n_0),
        .Q(alpha_reg_1_reg_c_4234_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c " *) 
  SRLC32E alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4202_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4202_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c_n_1));
  FDCE alpha_reg_1_reg_c_4235_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4234_c_n_0),
        .Q(alpha_reg_1_reg_c_4235_c_n_0));
  FDCE alpha_reg_1_reg_c_4236_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4235_c_n_0),
        .Q(alpha_reg_1_reg_c_4236_c_n_0));
  FDCE alpha_reg_1_reg_c_4237_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4236_c_n_0),
        .Q(alpha_reg_1_reg_c_4237_c_n_0));
  FDCE alpha_reg_1_reg_c_4238_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4237_c_n_0),
        .Q(alpha_reg_1_reg_c_4238_c_n_0));
  FDCE alpha_reg_1_reg_c_4239_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4238_c_n_0),
        .Q(alpha_reg_1_reg_c_4239_c_n_0));
  FDCE alpha_reg_1_reg_c_4240_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4239_c_n_0),
        .Q(alpha_reg_1_reg_c_4240_c_n_0));
  FDCE alpha_reg_1_reg_c_4241_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4240_c_n_0),
        .Q(alpha_reg_1_reg_c_4241_c_n_0));
  FDCE alpha_reg_1_reg_c_4242_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4241_c_n_0),
        .Q(alpha_reg_1_reg_c_4242_c_n_0));
  FDCE alpha_reg_1_reg_c_4243_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4242_c_n_0),
        .Q(alpha_reg_1_reg_c_4243_c_n_0));
  FDCE alpha_reg_1_reg_c_4244_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4243_c_n_0),
        .Q(alpha_reg_1_reg_c_4244_c_n_0));
  FDCE alpha_reg_1_reg_c_4245_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4244_c_n_0),
        .Q(alpha_reg_1_reg_c_4245_c_n_0));
  FDCE alpha_reg_1_reg_c_4246_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4245_c_n_0),
        .Q(alpha_reg_1_reg_c_4246_c_n_0));
  FDCE alpha_reg_1_reg_c_4247_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4246_c_n_0),
        .Q(alpha_reg_1_reg_c_4247_c_n_0));
  FDCE alpha_reg_1_reg_c_4248_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4247_c_n_0),
        .Q(alpha_reg_1_reg_c_4248_c_n_0));
  FDCE alpha_reg_1_reg_c_4249_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4248_c_n_0),
        .Q(alpha_reg_1_reg_c_4249_c_n_0));
  FDCE alpha_reg_1_reg_c_4250_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4249_c_n_0),
        .Q(alpha_reg_1_reg_c_4250_c_n_0));
  FDCE alpha_reg_1_reg_c_4251_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4250_c_n_0),
        .Q(alpha_reg_1_reg_c_4251_c_n_0));
  FDCE alpha_reg_1_reg_c_4252_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4251_c_n_0),
        .Q(alpha_reg_1_reg_c_4252_c_n_0));
  FDCE alpha_reg_1_reg_c_4253_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4252_c_n_0),
        .Q(alpha_reg_1_reg_c_4253_c_n_0));
  FDCE alpha_reg_1_reg_c_4254_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4253_c_n_0),
        .Q(alpha_reg_1_reg_c_4254_c_n_0));
  FDCE alpha_reg_1_reg_c_4255_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4254_c_n_0),
        .Q(alpha_reg_1_reg_c_4255_c_n_0));
  FDCE alpha_reg_1_reg_c_4256_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4255_c_n_0),
        .Q(alpha_reg_1_reg_c_4256_c_n_0));
  FDCE alpha_reg_1_reg_c_4257_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4256_c_n_0),
        .Q(alpha_reg_1_reg_c_4257_c_n_0));
  FDCE alpha_reg_1_reg_c_4258_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4257_c_n_0),
        .Q(alpha_reg_1_reg_c_4258_c_n_0));
  FDCE alpha_reg_1_reg_c_4259_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4258_c_n_0),
        .Q(alpha_reg_1_reg_c_4259_c_n_0));
  FDCE alpha_reg_1_reg_c_4260_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4259_c_n_0),
        .Q(alpha_reg_1_reg_c_4260_c_n_0));
  FDCE alpha_reg_1_reg_c_4261_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4260_c_n_0),
        .Q(alpha_reg_1_reg_c_4261_c_n_0));
  FDCE alpha_reg_1_reg_c_4262_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4261_c_n_0),
        .Q(alpha_reg_1_reg_c_4262_c_n_0));
  FDCE alpha_reg_1_reg_c_4263_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4262_c_n_0),
        .Q(alpha_reg_1_reg_c_4263_c_n_0));
  FDCE alpha_reg_1_reg_c_4264_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4263_c_n_0),
        .Q(alpha_reg_1_reg_c_4264_c_n_0));
  FDCE alpha_reg_1_reg_c_4265_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4264_c_n_0),
        .Q(alpha_reg_1_reg_c_4265_c_n_0));
  FDCE alpha_reg_1_reg_c_4266_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4265_c_n_0),
        .Q(alpha_reg_1_reg_c_4266_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c " *) 
  SRLC32E alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4234_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4234_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c_n_1));
  FDCE alpha_reg_1_reg_c_4267_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4266_c_n_0),
        .Q(alpha_reg_1_reg_c_4267_c_n_0));
  FDCE alpha_reg_1_reg_c_4268_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4267_c_n_0),
        .Q(alpha_reg_1_reg_c_4268_c_n_0));
  FDCE alpha_reg_1_reg_c_4269_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4268_c_n_0),
        .Q(alpha_reg_1_reg_c_4269_c_n_0));
  FDCE alpha_reg_1_reg_c_4270_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4269_c_n_0),
        .Q(alpha_reg_1_reg_c_4270_c_n_0));
  FDCE alpha_reg_1_reg_c_4271_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4270_c_n_0),
        .Q(alpha_reg_1_reg_c_4271_c_n_0));
  FDCE alpha_reg_1_reg_c_4272_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4271_c_n_0),
        .Q(alpha_reg_1_reg_c_4272_c_n_0));
  FDCE alpha_reg_1_reg_c_4273_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4272_c_n_0),
        .Q(alpha_reg_1_reg_c_4273_c_n_0));
  FDCE alpha_reg_1_reg_c_4274_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4273_c_n_0),
        .Q(alpha_reg_1_reg_c_4274_c_n_0));
  FDCE alpha_reg_1_reg_c_4275_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4274_c_n_0),
        .Q(alpha_reg_1_reg_c_4275_c_n_0));
  FDCE alpha_reg_1_reg_c_4276_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4275_c_n_0),
        .Q(alpha_reg_1_reg_c_4276_c_n_0));
  FDCE alpha_reg_1_reg_c_4277_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4276_c_n_0),
        .Q(alpha_reg_1_reg_c_4277_c_n_0));
  FDCE alpha_reg_1_reg_c_4278_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4277_c_n_0),
        .Q(alpha_reg_1_reg_c_4278_c_n_0));
  FDCE alpha_reg_1_reg_c_4279_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4278_c_n_0),
        .Q(alpha_reg_1_reg_c_4279_c_n_0));
  FDCE alpha_reg_1_reg_c_4280_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4279_c_n_0),
        .Q(alpha_reg_1_reg_c_4280_c_n_0));
  FDCE alpha_reg_1_reg_c_4281_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4280_c_n_0),
        .Q(alpha_reg_1_reg_c_4281_c_n_0));
  FDCE alpha_reg_1_reg_c_4282_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4281_c_n_0),
        .Q(alpha_reg_1_reg_c_4282_c_n_0));
  FDCE alpha_reg_1_reg_c_4283_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4282_c_n_0),
        .Q(alpha_reg_1_reg_c_4283_c_n_0));
  FDCE alpha_reg_1_reg_c_4284_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4283_c_n_0),
        .Q(alpha_reg_1_reg_c_4284_c_n_0));
  FDCE alpha_reg_1_reg_c_4285_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4284_c_n_0),
        .Q(alpha_reg_1_reg_c_4285_c_n_0));
  FDCE alpha_reg_1_reg_c_4286_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4285_c_n_0),
        .Q(alpha_reg_1_reg_c_4286_c_n_0));
  FDCE alpha_reg_1_reg_c_4287_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4286_c_n_0),
        .Q(alpha_reg_1_reg_c_4287_c_n_0));
  FDCE alpha_reg_1_reg_c_4288_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4287_c_n_0),
        .Q(alpha_reg_1_reg_c_4288_c_n_0));
  FDCE alpha_reg_1_reg_c_4289_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4288_c_n_0),
        .Q(alpha_reg_1_reg_c_4289_c_n_0));
  FDCE alpha_reg_1_reg_c_4290_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4289_c_n_0),
        .Q(alpha_reg_1_reg_c_4290_c_n_0));
  FDCE alpha_reg_1_reg_c_4291_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4290_c_n_0),
        .Q(alpha_reg_1_reg_c_4291_c_n_0));
  FDCE alpha_reg_1_reg_c_4292_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4291_c_n_0),
        .Q(alpha_reg_1_reg_c_4292_c_n_0));
  FDCE alpha_reg_1_reg_c_4293_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4292_c_n_0),
        .Q(alpha_reg_1_reg_c_4293_c_n_0));
  FDCE alpha_reg_1_reg_c_4294_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4293_c_n_0),
        .Q(alpha_reg_1_reg_c_4294_c_n_0));
  FDCE alpha_reg_1_reg_c_4295_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4294_c_n_0),
        .Q(alpha_reg_1_reg_c_4295_c_n_0));
  FDCE alpha_reg_1_reg_c_4296_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4295_c_n_0),
        .Q(alpha_reg_1_reg_c_4296_c_n_0));
  FDCE alpha_reg_1_reg_c_4297_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4296_c_n_0),
        .Q(alpha_reg_1_reg_c_4297_c_n_0));
  FDCE alpha_reg_1_reg_c_4298_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4297_c_n_0),
        .Q(alpha_reg_1_reg_c_4298_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c " *) 
  SRLC32E alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4266_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4266_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c_n_1));
  FDCE alpha_reg_1_reg_c_4299_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4298_c_n_0),
        .Q(alpha_reg_1_reg_c_4299_c_n_0));
  FDCE alpha_reg_1_reg_c_4300_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4299_c_n_0),
        .Q(alpha_reg_1_reg_c_4300_c_n_0));
  FDCE alpha_reg_1_reg_c_4301_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4300_c_n_0),
        .Q(alpha_reg_1_reg_c_4301_c_n_0));
  FDCE alpha_reg_1_reg_c_4302_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4301_c_n_0),
        .Q(alpha_reg_1_reg_c_4302_c_n_0));
  FDCE alpha_reg_1_reg_c_4303_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4302_c_n_0),
        .Q(alpha_reg_1_reg_c_4303_c_n_0));
  FDCE alpha_reg_1_reg_c_4304_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4303_c_n_0),
        .Q(alpha_reg_1_reg_c_4304_c_n_0));
  FDCE alpha_reg_1_reg_c_4305_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4304_c_n_0),
        .Q(alpha_reg_1_reg_c_4305_c_n_0));
  FDCE alpha_reg_1_reg_c_4306_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4305_c_n_0),
        .Q(alpha_reg_1_reg_c_4306_c_n_0));
  FDCE alpha_reg_1_reg_c_4307_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4306_c_n_0),
        .Q(alpha_reg_1_reg_c_4307_c_n_0));
  FDCE alpha_reg_1_reg_c_4308_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4307_c_n_0),
        .Q(alpha_reg_1_reg_c_4308_c_n_0));
  FDCE alpha_reg_1_reg_c_4309_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4308_c_n_0),
        .Q(alpha_reg_1_reg_c_4309_c_n_0));
  FDCE alpha_reg_1_reg_c_4310_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4309_c_n_0),
        .Q(alpha_reg_1_reg_c_4310_c_n_0));
  FDCE alpha_reg_1_reg_c_4311_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4310_c_n_0),
        .Q(alpha_reg_1_reg_c_4311_c_n_0));
  FDCE alpha_reg_1_reg_c_4312_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4311_c_n_0),
        .Q(alpha_reg_1_reg_c_4312_c_n_0));
  FDCE alpha_reg_1_reg_c_4313_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4312_c_n_0),
        .Q(alpha_reg_1_reg_c_4313_c_n_0));
  FDCE alpha_reg_1_reg_c_4314_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4313_c_n_0),
        .Q(alpha_reg_1_reg_c_4314_c_n_0));
  FDCE alpha_reg_1_reg_c_4315_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4314_c_n_0),
        .Q(alpha_reg_1_reg_c_4315_c_n_0));
  FDCE alpha_reg_1_reg_c_4316_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4315_c_n_0),
        .Q(alpha_reg_1_reg_c_4316_c_n_0));
  FDCE alpha_reg_1_reg_c_4317_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4316_c_n_0),
        .Q(alpha_reg_1_reg_c_4317_c_n_0));
  FDCE alpha_reg_1_reg_c_4318_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4317_c_n_0),
        .Q(alpha_reg_1_reg_c_4318_c_n_0));
  FDCE alpha_reg_1_reg_c_4319_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4318_c_n_0),
        .Q(alpha_reg_1_reg_c_4319_c_n_0));
  FDCE alpha_reg_1_reg_c_4320_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4319_c_n_0),
        .Q(alpha_reg_1_reg_c_4320_c_n_0));
  FDCE alpha_reg_1_reg_c_4321_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4320_c_n_0),
        .Q(alpha_reg_1_reg_c_4321_c_n_0));
  FDCE alpha_reg_1_reg_c_4322_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4321_c_n_0),
        .Q(alpha_reg_1_reg_c_4322_c_n_0));
  FDCE alpha_reg_1_reg_c_4323_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4322_c_n_0),
        .Q(alpha_reg_1_reg_c_4323_c_n_0));
  FDCE alpha_reg_1_reg_c_4324_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4323_c_n_0),
        .Q(alpha_reg_1_reg_c_4324_c_n_0));
  FDCE alpha_reg_1_reg_c_4325_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4324_c_n_0),
        .Q(alpha_reg_1_reg_c_4325_c_n_0));
  FDCE alpha_reg_1_reg_c_4326_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4325_c_n_0),
        .Q(alpha_reg_1_reg_c_4326_c_n_0));
  FDCE alpha_reg_1_reg_c_4327_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4326_c_n_0),
        .Q(alpha_reg_1_reg_c_4327_c_n_0));
  FDCE alpha_reg_1_reg_c_4328_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4327_c_n_0),
        .Q(alpha_reg_1_reg_c_4328_c_n_0));
  FDCE alpha_reg_1_reg_c_4329_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4328_c_n_0),
        .Q(alpha_reg_1_reg_c_4329_c_n_0));
  FDCE alpha_reg_1_reg_c_4330_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4329_c_n_0),
        .Q(alpha_reg_1_reg_c_4330_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c " *) 
  SRLC32E alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4298_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4298_c_n_1),
        .Q(alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4331_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4330_c_n_0),
        .Q(alpha_reg_1_reg_c_4331_c_n_0));
  FDCE alpha_reg_1_reg_c_4332_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4331_c_n_0),
        .Q(alpha_reg_1_reg_c_4332_c_n_0));
  FDCE alpha_reg_1_reg_c_4333_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4332_c_n_0),
        .Q(alpha_reg_1_reg_c_4333_c_n_0));
  FDCE alpha_reg_1_reg_c_4334_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4333_c_n_0),
        .Q(alpha_reg_1_reg_c_4334_c_n_0));
  FDCE alpha_reg_1_reg_c_4335_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4334_c_n_0),
        .Q(alpha_reg_1_reg_c_4335_c_n_0));
  FDCE alpha_reg_1_reg_c_4336_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4335_c_n_0),
        .Q(alpha_reg_1_reg_c_4336_c_n_0));
  FDCE alpha_reg_1_reg_c_4337_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4336_c_n_0),
        .Q(alpha_reg_1_reg_c_4337_c_n_0));
  FDCE alpha_reg_1_reg_c_4338_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4337_c_n_0),
        .Q(alpha_reg_1_reg_c_4338_c_n_0));
  FDCE alpha_reg_1_reg_c_4339_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4338_c_n_0),
        .Q(alpha_reg_1_reg_c_4339_c_n_0));
  FDCE alpha_reg_1_reg_c_4340_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4339_c_n_0),
        .Q(alpha_reg_1_reg_c_4340_c_n_0));
  FDCE alpha_reg_1_reg_c_4341_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4340_c_n_0),
        .Q(alpha_reg_1_reg_c_4341_c_n_0));
  FDCE alpha_reg_1_reg_c_4342_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4341_c_n_0),
        .Q(alpha_reg_1_reg_c_4342_c_n_0));
  FDCE alpha_reg_1_reg_c_4343_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4342_c_n_0),
        .Q(alpha_reg_1_reg_c_4343_c_n_0));
  FDCE alpha_reg_1_reg_c_4344_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4343_c_n_0),
        .Q(alpha_reg_1_reg_c_4344_c_n_0));
  FDCE alpha_reg_1_reg_c_4345_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4344_c_n_0),
        .Q(alpha_reg_1_reg_c_4345_c_n_0));
  FDCE alpha_reg_1_reg_c_4346_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4345_c_n_0),
        .Q(alpha_reg_1_reg_c_4346_c_n_0));
  FDCE alpha_reg_1_reg_c_4347_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4346_c_n_0),
        .Q(alpha_reg_1_reg_c_4347_c_n_0));
  FDCE alpha_reg_1_reg_c_4348_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4347_c_n_0),
        .Q(alpha_reg_1_reg_c_4348_c_n_0));
  FDCE alpha_reg_1_reg_c_4349_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4348_c_n_0),
        .Q(alpha_reg_1_reg_c_4349_c_n_0));
  FDCE alpha_reg_1_reg_c_4350_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4349_c_n_0),
        .Q(alpha_reg_1_reg_c_4350_c_n_0));
  FDCE alpha_reg_1_reg_c_4351_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4350_c_n_0),
        .Q(alpha_reg_1_reg_c_4351_c_n_0));
  FDCE alpha_reg_1_reg_c_4352_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4351_c_n_0),
        .Q(alpha_reg_1_reg_c_4352_c_n_0));
  FDCE alpha_reg_1_reg_c_4353_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4352_c_n_0),
        .Q(alpha_reg_1_reg_c_4353_c_n_0));
  FDCE alpha_reg_1_reg_c_4354_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4353_c_n_0),
        .Q(alpha_reg_1_reg_c_4354_c_n_0));
  FDCE alpha_reg_1_reg_c_4355_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4354_c_n_0),
        .Q(alpha_reg_1_reg_c_4355_c_n_0));
  FDCE alpha_reg_1_reg_c_4356_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4355_c_n_0),
        .Q(alpha_reg_1_reg_c_4356_c_n_0));
  FDCE alpha_reg_1_reg_c_4357_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4356_c_n_0),
        .Q(alpha_reg_1_reg_c_4357_c_n_0));
  FDCE alpha_reg_1_reg_c_4358_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4357_c_n_0),
        .Q(alpha_reg_1_reg_c_4358_c_n_0));
  FDCE alpha_reg_1_reg_c_4359_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4358_c_n_0),
        .Q(alpha_reg_1_reg_c_4359_c_n_0));
  FDCE alpha_reg_1_reg_c_4360_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4359_c_n_0),
        .Q(alpha_reg_1_reg_c_4360_c_n_0));
  FDCE alpha_reg_1_reg_c_4361_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4360_c_n_0),
        .Q(alpha_reg_1_reg_c_4361_c_n_0));
  FDCE alpha_reg_1_reg_c_4362_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4361_c_n_0),
        .Q(alpha_reg_1_reg_c_4362_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c " *) 
  SRLC32E alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4330_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4330_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c_n_1));
  FDCE alpha_reg_1_reg_c_4363_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4362_c_n_0),
        .Q(alpha_reg_1_reg_c_4363_c_n_0));
  FDCE alpha_reg_1_reg_c_4364_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4363_c_n_0),
        .Q(alpha_reg_1_reg_c_4364_c_n_0));
  FDCE alpha_reg_1_reg_c_4365_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4364_c_n_0),
        .Q(alpha_reg_1_reg_c_4365_c_n_0));
  FDCE alpha_reg_1_reg_c_4366_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4365_c_n_0),
        .Q(alpha_reg_1_reg_c_4366_c_n_0));
  FDCE alpha_reg_1_reg_c_4367_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4366_c_n_0),
        .Q(alpha_reg_1_reg_c_4367_c_n_0));
  FDCE alpha_reg_1_reg_c_4368_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4367_c_n_0),
        .Q(alpha_reg_1_reg_c_4368_c_n_0));
  FDCE alpha_reg_1_reg_c_4369_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4368_c_n_0),
        .Q(alpha_reg_1_reg_c_4369_c_n_0));
  FDCE alpha_reg_1_reg_c_4370_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4369_c_n_0),
        .Q(alpha_reg_1_reg_c_4370_c_n_0));
  FDCE alpha_reg_1_reg_c_4371_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4370_c_n_0),
        .Q(alpha_reg_1_reg_c_4371_c_n_0));
  FDCE alpha_reg_1_reg_c_4372_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4371_c_n_0),
        .Q(alpha_reg_1_reg_c_4372_c_n_0));
  FDCE alpha_reg_1_reg_c_4373_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4372_c_n_0),
        .Q(alpha_reg_1_reg_c_4373_c_n_0));
  FDCE alpha_reg_1_reg_c_4374_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4373_c_n_0),
        .Q(alpha_reg_1_reg_c_4374_c_n_0));
  FDCE alpha_reg_1_reg_c_4375_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4374_c_n_0),
        .Q(alpha_reg_1_reg_c_4375_c_n_0));
  FDCE alpha_reg_1_reg_c_4376_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4375_c_n_0),
        .Q(alpha_reg_1_reg_c_4376_c_n_0));
  FDCE alpha_reg_1_reg_c_4377_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4376_c_n_0),
        .Q(alpha_reg_1_reg_c_4377_c_n_0));
  FDCE alpha_reg_1_reg_c_4378_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4377_c_n_0),
        .Q(alpha_reg_1_reg_c_4378_c_n_0));
  FDCE alpha_reg_1_reg_c_4379_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4378_c_n_0),
        .Q(alpha_reg_1_reg_c_4379_c_n_0));
  FDCE alpha_reg_1_reg_c_4380_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4379_c_n_0),
        .Q(alpha_reg_1_reg_c_4380_c_n_0));
  FDCE alpha_reg_1_reg_c_4381_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4380_c_n_0),
        .Q(alpha_reg_1_reg_c_4381_c_n_0));
  FDCE alpha_reg_1_reg_c_4382_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4381_c_n_0),
        .Q(alpha_reg_1_reg_c_4382_c_n_0));
  FDCE alpha_reg_1_reg_c_4383_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4382_c_n_0),
        .Q(alpha_reg_1_reg_c_4383_c_n_0));
  FDCE alpha_reg_1_reg_c_4384_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4383_c_n_0),
        .Q(alpha_reg_1_reg_c_4384_c_n_0));
  FDCE alpha_reg_1_reg_c_4385_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4384_c_n_0),
        .Q(alpha_reg_1_reg_c_4385_c_n_0));
  FDCE alpha_reg_1_reg_c_4386_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4385_c_n_0),
        .Q(alpha_reg_1_reg_c_4386_c_n_0));
  FDCE alpha_reg_1_reg_c_4387_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4386_c_n_0),
        .Q(alpha_reg_1_reg_c_4387_c_n_0));
  FDCE alpha_reg_1_reg_c_4388_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4387_c_n_0),
        .Q(alpha_reg_1_reg_c_4388_c_n_0));
  FDCE alpha_reg_1_reg_c_4389_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4388_c_n_0),
        .Q(alpha_reg_1_reg_c_4389_c_n_0));
  FDCE alpha_reg_1_reg_c_4390_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4389_c_n_0),
        .Q(alpha_reg_1_reg_c_4390_c_n_0));
  FDCE alpha_reg_1_reg_c_4391_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4390_c_n_0),
        .Q(alpha_reg_1_reg_c_4391_c_n_0));
  FDCE alpha_reg_1_reg_c_4392_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4391_c_n_0),
        .Q(alpha_reg_1_reg_c_4392_c_n_0));
  FDCE alpha_reg_1_reg_c_4393_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4392_c_n_0),
        .Q(alpha_reg_1_reg_c_4393_c_n_0));
  FDCE alpha_reg_1_reg_c_4394_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4393_c_n_0),
        .Q(alpha_reg_1_reg_c_4394_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c " *) 
  SRLC32E alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4362_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4362_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c_n_1));
  FDCE alpha_reg_1_reg_c_4395_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4394_c_n_0),
        .Q(alpha_reg_1_reg_c_4395_c_n_0));
  FDCE alpha_reg_1_reg_c_4396_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4395_c_n_0),
        .Q(alpha_reg_1_reg_c_4396_c_n_0));
  FDCE alpha_reg_1_reg_c_4397_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4396_c_n_0),
        .Q(alpha_reg_1_reg_c_4397_c_n_0));
  FDCE alpha_reg_1_reg_c_4398_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4397_c_n_0),
        .Q(alpha_reg_1_reg_c_4398_c_n_0));
  FDCE alpha_reg_1_reg_c_4399_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4398_c_n_0),
        .Q(alpha_reg_1_reg_c_4399_c_n_0));
  FDCE alpha_reg_1_reg_c_4400_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4399_c_n_0),
        .Q(alpha_reg_1_reg_c_4400_c_n_0));
  FDCE alpha_reg_1_reg_c_4401_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4400_c_n_0),
        .Q(alpha_reg_1_reg_c_4401_c_n_0));
  FDCE alpha_reg_1_reg_c_4402_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4401_c_n_0),
        .Q(alpha_reg_1_reg_c_4402_c_n_0));
  FDCE alpha_reg_1_reg_c_4403_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4402_c_n_0),
        .Q(alpha_reg_1_reg_c_4403_c_n_0));
  FDCE alpha_reg_1_reg_c_4404_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4403_c_n_0),
        .Q(alpha_reg_1_reg_c_4404_c_n_0));
  FDCE alpha_reg_1_reg_c_4405_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4404_c_n_0),
        .Q(alpha_reg_1_reg_c_4405_c_n_0));
  FDCE alpha_reg_1_reg_c_4406_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4405_c_n_0),
        .Q(alpha_reg_1_reg_c_4406_c_n_0));
  FDCE alpha_reg_1_reg_c_4407_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4406_c_n_0),
        .Q(alpha_reg_1_reg_c_4407_c_n_0));
  FDCE alpha_reg_1_reg_c_4408_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4407_c_n_0),
        .Q(alpha_reg_1_reg_c_4408_c_n_0));
  FDCE alpha_reg_1_reg_c_4409_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4408_c_n_0),
        .Q(alpha_reg_1_reg_c_4409_c_n_0));
  FDCE alpha_reg_1_reg_c_4410_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4409_c_n_0),
        .Q(alpha_reg_1_reg_c_4410_c_n_0));
  FDCE alpha_reg_1_reg_c_4411_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4410_c_n_0),
        .Q(alpha_reg_1_reg_c_4411_c_n_0));
  FDCE alpha_reg_1_reg_c_4412_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4411_c_n_0),
        .Q(alpha_reg_1_reg_c_4412_c_n_0));
  FDCE alpha_reg_1_reg_c_4413_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4412_c_n_0),
        .Q(alpha_reg_1_reg_c_4413_c_n_0));
  FDCE alpha_reg_1_reg_c_4414_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4413_c_n_0),
        .Q(alpha_reg_1_reg_c_4414_c_n_0));
  FDCE alpha_reg_1_reg_c_4415_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4414_c_n_0),
        .Q(alpha_reg_1_reg_c_4415_c_n_0));
  FDCE alpha_reg_1_reg_c_4416_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4415_c_n_0),
        .Q(alpha_reg_1_reg_c_4416_c_n_0));
  FDCE alpha_reg_1_reg_c_4417_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4416_c_n_0),
        .Q(alpha_reg_1_reg_c_4417_c_n_0));
  FDCE alpha_reg_1_reg_c_4418_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4417_c_n_0),
        .Q(alpha_reg_1_reg_c_4418_c_n_0));
  FDCE alpha_reg_1_reg_c_4419_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4418_c_n_0),
        .Q(alpha_reg_1_reg_c_4419_c_n_0));
  FDCE alpha_reg_1_reg_c_4420_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4419_c_n_0),
        .Q(alpha_reg_1_reg_c_4420_c_n_0));
  FDCE alpha_reg_1_reg_c_4421_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4420_c_n_0),
        .Q(alpha_reg_1_reg_c_4421_c_n_0));
  FDCE alpha_reg_1_reg_c_4422_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4421_c_n_0),
        .Q(alpha_reg_1_reg_c_4422_c_n_0));
  FDCE alpha_reg_1_reg_c_4423_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4422_c_n_0),
        .Q(alpha_reg_1_reg_c_4423_c_n_0));
  FDCE alpha_reg_1_reg_c_4424_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4423_c_n_0),
        .Q(alpha_reg_1_reg_c_4424_c_n_0));
  FDCE alpha_reg_1_reg_c_4425_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4424_c_n_0),
        .Q(alpha_reg_1_reg_c_4425_c_n_0));
  FDCE alpha_reg_1_reg_c_4426_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4425_c_n_0),
        .Q(alpha_reg_1_reg_c_4426_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c " *) 
  SRLC32E alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4394_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4394_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c_n_1));
  FDCE alpha_reg_1_reg_c_4427_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4426_c_n_0),
        .Q(alpha_reg_1_reg_c_4427_c_n_0));
  FDCE alpha_reg_1_reg_c_4428_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4427_c_n_0),
        .Q(alpha_reg_1_reg_c_4428_c_n_0));
  FDCE alpha_reg_1_reg_c_4429_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4428_c_n_0),
        .Q(alpha_reg_1_reg_c_4429_c_n_0));
  FDCE alpha_reg_1_reg_c_4430_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4429_c_n_0),
        .Q(alpha_reg_1_reg_c_4430_c_n_0));
  FDCE alpha_reg_1_reg_c_4431_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4430_c_n_0),
        .Q(alpha_reg_1_reg_c_4431_c_n_0));
  FDCE alpha_reg_1_reg_c_4432_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4431_c_n_0),
        .Q(alpha_reg_1_reg_c_4432_c_n_0));
  FDCE alpha_reg_1_reg_c_4433_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4432_c_n_0),
        .Q(alpha_reg_1_reg_c_4433_c_n_0));
  FDCE alpha_reg_1_reg_c_4434_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4433_c_n_0),
        .Q(alpha_reg_1_reg_c_4434_c_n_0));
  FDCE alpha_reg_1_reg_c_4435_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4434_c_n_0),
        .Q(alpha_reg_1_reg_c_4435_c_n_0));
  FDCE alpha_reg_1_reg_c_4436_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4435_c_n_0),
        .Q(alpha_reg_1_reg_c_4436_c_n_0));
  FDCE alpha_reg_1_reg_c_4437_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4436_c_n_0),
        .Q(alpha_reg_1_reg_c_4437_c_n_0));
  FDCE alpha_reg_1_reg_c_4438_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4437_c_n_0),
        .Q(alpha_reg_1_reg_c_4438_c_n_0));
  FDCE alpha_reg_1_reg_c_4439_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4438_c_n_0),
        .Q(alpha_reg_1_reg_c_4439_c_n_0));
  FDCE alpha_reg_1_reg_c_4440_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4439_c_n_0),
        .Q(alpha_reg_1_reg_c_4440_c_n_0));
  FDCE alpha_reg_1_reg_c_4441_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4440_c_n_0),
        .Q(alpha_reg_1_reg_c_4441_c_n_0));
  FDCE alpha_reg_1_reg_c_4442_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4441_c_n_0),
        .Q(alpha_reg_1_reg_c_4442_c_n_0));
  FDCE alpha_reg_1_reg_c_4443_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4442_c_n_0),
        .Q(alpha_reg_1_reg_c_4443_c_n_0));
  FDCE alpha_reg_1_reg_c_4444_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4443_c_n_0),
        .Q(alpha_reg_1_reg_c_4444_c_n_0));
  FDCE alpha_reg_1_reg_c_4445_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4444_c_n_0),
        .Q(alpha_reg_1_reg_c_4445_c_n_0));
  FDCE alpha_reg_1_reg_c_4446_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4445_c_n_0),
        .Q(alpha_reg_1_reg_c_4446_c_n_0));
  FDCE alpha_reg_1_reg_c_4447_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4446_c_n_0),
        .Q(alpha_reg_1_reg_c_4447_c_n_0));
  FDCE alpha_reg_1_reg_c_4448_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4447_c_n_0),
        .Q(alpha_reg_1_reg_c_4448_c_n_0));
  FDCE alpha_reg_1_reg_c_4449_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4448_c_n_0),
        .Q(alpha_reg_1_reg_c_4449_c_n_0));
  FDCE alpha_reg_1_reg_c_4450_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4449_c_n_0),
        .Q(alpha_reg_1_reg_c_4450_c_n_0));
  FDCE alpha_reg_1_reg_c_4451_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4450_c_n_0),
        .Q(alpha_reg_1_reg_c_4451_c_n_0));
  FDCE alpha_reg_1_reg_c_4452_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4451_c_n_0),
        .Q(alpha_reg_1_reg_c_4452_c_n_0));
  FDCE alpha_reg_1_reg_c_4453_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4452_c_n_0),
        .Q(alpha_reg_1_reg_c_4453_c_n_0));
  FDCE alpha_reg_1_reg_c_4454_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4453_c_n_0),
        .Q(alpha_reg_1_reg_c_4454_c_n_0));
  FDCE alpha_reg_1_reg_c_4455_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4454_c_n_0),
        .Q(alpha_reg_1_reg_c_4455_c_n_0));
  FDCE alpha_reg_1_reg_c_4456_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4455_c_n_0),
        .Q(alpha_reg_1_reg_c_4456_c_n_0));
  FDCE alpha_reg_1_reg_c_4457_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4456_c_n_0),
        .Q(alpha_reg_1_reg_c_4457_c_n_0));
  FDCE alpha_reg_1_reg_c_4458_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4457_c_n_0),
        .Q(alpha_reg_1_reg_c_4458_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c " *) 
  SRLC32E alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4426_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4426_c_n_1),
        .Q(alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4459_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4458_c_n_0),
        .Q(alpha_reg_1_reg_c_4459_c_n_0));
  FDCE alpha_reg_1_reg_c_4460_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4459_c_n_0),
        .Q(alpha_reg_1_reg_c_4460_c_n_0));
  FDCE alpha_reg_1_reg_c_4461_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4460_c_n_0),
        .Q(alpha_reg_1_reg_c_4461_c_n_0));
  FDCE alpha_reg_1_reg_c_4462_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4461_c_n_0),
        .Q(alpha_reg_1_reg_c_4462_c_n_0));
  FDCE alpha_reg_1_reg_c_4463_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4462_c_n_0),
        .Q(alpha_reg_1_reg_c_4463_c_n_0));
  FDCE alpha_reg_1_reg_c_4464_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4463_c_n_0),
        .Q(alpha_reg_1_reg_c_4464_c_n_0));
  FDCE alpha_reg_1_reg_c_4465_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4464_c_n_0),
        .Q(alpha_reg_1_reg_c_4465_c_n_0));
  FDCE alpha_reg_1_reg_c_4466_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4465_c_n_0),
        .Q(alpha_reg_1_reg_c_4466_c_n_0));
  FDCE alpha_reg_1_reg_c_4467_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4466_c_n_0),
        .Q(alpha_reg_1_reg_c_4467_c_n_0));
  FDCE alpha_reg_1_reg_c_4468_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4467_c_n_0),
        .Q(alpha_reg_1_reg_c_4468_c_n_0));
  FDCE alpha_reg_1_reg_c_4469_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4468_c_n_0),
        .Q(alpha_reg_1_reg_c_4469_c_n_0));
  FDCE alpha_reg_1_reg_c_4470_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4469_c_n_0),
        .Q(alpha_reg_1_reg_c_4470_c_n_0));
  FDCE alpha_reg_1_reg_c_4471_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4470_c_n_0),
        .Q(alpha_reg_1_reg_c_4471_c_n_0));
  FDCE alpha_reg_1_reg_c_4472_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4471_c_n_0),
        .Q(alpha_reg_1_reg_c_4472_c_n_0));
  FDCE alpha_reg_1_reg_c_4473_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4472_c_n_0),
        .Q(alpha_reg_1_reg_c_4473_c_n_0));
  FDCE alpha_reg_1_reg_c_4474_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4473_c_n_0),
        .Q(alpha_reg_1_reg_c_4474_c_n_0));
  FDCE alpha_reg_1_reg_c_4475_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4474_c_n_0),
        .Q(alpha_reg_1_reg_c_4475_c_n_0));
  FDCE alpha_reg_1_reg_c_4476_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4475_c_n_0),
        .Q(alpha_reg_1_reg_c_4476_c_n_0));
  FDCE alpha_reg_1_reg_c_4477_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4476_c_n_0),
        .Q(alpha_reg_1_reg_c_4477_c_n_0));
  FDCE alpha_reg_1_reg_c_4478_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4477_c_n_0),
        .Q(alpha_reg_1_reg_c_4478_c_n_0));
  FDCE alpha_reg_1_reg_c_4479_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4478_c_n_0),
        .Q(alpha_reg_1_reg_c_4479_c_n_0));
  FDCE alpha_reg_1_reg_c_4480_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4479_c_n_0),
        .Q(alpha_reg_1_reg_c_4480_c_n_0));
  FDCE alpha_reg_1_reg_c_4481_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4480_c_n_0),
        .Q(alpha_reg_1_reg_c_4481_c_n_0));
  FDCE alpha_reg_1_reg_c_4482_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4481_c_n_0),
        .Q(alpha_reg_1_reg_c_4482_c_n_0));
  FDCE alpha_reg_1_reg_c_4483_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4482_c_n_0),
        .Q(alpha_reg_1_reg_c_4483_c_n_0));
  FDCE alpha_reg_1_reg_c_4484_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4483_c_n_0),
        .Q(alpha_reg_1_reg_c_4484_c_n_0));
  FDCE alpha_reg_1_reg_c_4485_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4484_c_n_0),
        .Q(alpha_reg_1_reg_c_4485_c_n_0));
  FDCE alpha_reg_1_reg_c_4486_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4485_c_n_0),
        .Q(alpha_reg_1_reg_c_4486_c_n_0));
  FDCE alpha_reg_1_reg_c_4487_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4486_c_n_0),
        .Q(alpha_reg_1_reg_c_4487_c_n_0));
  FDCE alpha_reg_1_reg_c_4488_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4487_c_n_0),
        .Q(alpha_reg_1_reg_c_4488_c_n_0));
  FDCE alpha_reg_1_reg_c_4489_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4488_c_n_0),
        .Q(alpha_reg_1_reg_c_4489_c_n_0));
  FDCE alpha_reg_1_reg_c_4490_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4489_c_n_0),
        .Q(alpha_reg_1_reg_c_4490_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c " *) 
  SRLC32E alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4458_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4458_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c_n_1));
  FDCE alpha_reg_1_reg_c_4491_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4490_c_n_0),
        .Q(alpha_reg_1_reg_c_4491_c_n_0));
  FDCE alpha_reg_1_reg_c_4492_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4491_c_n_0),
        .Q(alpha_reg_1_reg_c_4492_c_n_0));
  FDCE alpha_reg_1_reg_c_4493_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4492_c_n_0),
        .Q(alpha_reg_1_reg_c_4493_c_n_0));
  FDCE alpha_reg_1_reg_c_4494_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4493_c_n_0),
        .Q(alpha_reg_1_reg_c_4494_c_n_0));
  FDCE alpha_reg_1_reg_c_4495_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4494_c_n_0),
        .Q(alpha_reg_1_reg_c_4495_c_n_0));
  FDCE alpha_reg_1_reg_c_4496_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4495_c_n_0),
        .Q(alpha_reg_1_reg_c_4496_c_n_0));
  FDCE alpha_reg_1_reg_c_4497_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4496_c_n_0),
        .Q(alpha_reg_1_reg_c_4497_c_n_0));
  FDCE alpha_reg_1_reg_c_4498_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4497_c_n_0),
        .Q(alpha_reg_1_reg_c_4498_c_n_0));
  FDCE alpha_reg_1_reg_c_4499_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4498_c_n_0),
        .Q(alpha_reg_1_reg_c_4499_c_n_0));
  FDCE alpha_reg_1_reg_c_4500_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4499_c_n_0),
        .Q(alpha_reg_1_reg_c_4500_c_n_0));
  FDCE alpha_reg_1_reg_c_4501_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4500_c_n_0),
        .Q(alpha_reg_1_reg_c_4501_c_n_0));
  FDCE alpha_reg_1_reg_c_4502_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4501_c_n_0),
        .Q(alpha_reg_1_reg_c_4502_c_n_0));
  FDCE alpha_reg_1_reg_c_4503_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4502_c_n_0),
        .Q(alpha_reg_1_reg_c_4503_c_n_0));
  FDCE alpha_reg_1_reg_c_4504_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4503_c_n_0),
        .Q(alpha_reg_1_reg_c_4504_c_n_0));
  FDCE alpha_reg_1_reg_c_4505_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4504_c_n_0),
        .Q(alpha_reg_1_reg_c_4505_c_n_0));
  FDCE alpha_reg_1_reg_c_4506_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4505_c_n_0),
        .Q(alpha_reg_1_reg_c_4506_c_n_0));
  FDCE alpha_reg_1_reg_c_4507_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4506_c_n_0),
        .Q(alpha_reg_1_reg_c_4507_c_n_0));
  FDCE alpha_reg_1_reg_c_4508_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4507_c_n_0),
        .Q(alpha_reg_1_reg_c_4508_c_n_0));
  FDCE alpha_reg_1_reg_c_4509_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4508_c_n_0),
        .Q(alpha_reg_1_reg_c_4509_c_n_0));
  FDCE alpha_reg_1_reg_c_4510_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4509_c_n_0),
        .Q(alpha_reg_1_reg_c_4510_c_n_0));
  FDCE alpha_reg_1_reg_c_4511_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4510_c_n_0),
        .Q(alpha_reg_1_reg_c_4511_c_n_0));
  FDCE alpha_reg_1_reg_c_4512_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4511_c_n_0),
        .Q(alpha_reg_1_reg_c_4512_c_n_0));
  FDCE alpha_reg_1_reg_c_4513_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4512_c_n_0),
        .Q(alpha_reg_1_reg_c_4513_c_n_0));
  FDCE alpha_reg_1_reg_c_4514_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4513_c_n_0),
        .Q(alpha_reg_1_reg_c_4514_c_n_0));
  FDCE alpha_reg_1_reg_c_4515_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4514_c_n_0),
        .Q(alpha_reg_1_reg_c_4515_c_n_0));
  FDCE alpha_reg_1_reg_c_4516_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4515_c_n_0),
        .Q(alpha_reg_1_reg_c_4516_c_n_0));
  FDCE alpha_reg_1_reg_c_4517_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4516_c_n_0),
        .Q(alpha_reg_1_reg_c_4517_c_n_0));
  FDCE alpha_reg_1_reg_c_4518_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4517_c_n_0),
        .Q(alpha_reg_1_reg_c_4518_c_n_0));
  FDCE alpha_reg_1_reg_c_4519_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4518_c_n_0),
        .Q(alpha_reg_1_reg_c_4519_c_n_0));
  FDCE alpha_reg_1_reg_c_4520_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4519_c_n_0),
        .Q(alpha_reg_1_reg_c_4520_c_n_0));
  FDCE alpha_reg_1_reg_c_4521_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4520_c_n_0),
        .Q(alpha_reg_1_reg_c_4521_c_n_0));
  FDCE alpha_reg_1_reg_c_4522_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4521_c_n_0),
        .Q(alpha_reg_1_reg_c_4522_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c " *) 
  SRLC32E alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4490_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4490_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c_n_1));
  FDCE alpha_reg_1_reg_c_4523_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4522_c_n_0),
        .Q(alpha_reg_1_reg_c_4523_c_n_0));
  FDCE alpha_reg_1_reg_c_4524_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4523_c_n_0),
        .Q(alpha_reg_1_reg_c_4524_c_n_0));
  FDCE alpha_reg_1_reg_c_4525_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4524_c_n_0),
        .Q(alpha_reg_1_reg_c_4525_c_n_0));
  FDCE alpha_reg_1_reg_c_4526_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4525_c_n_0),
        .Q(alpha_reg_1_reg_c_4526_c_n_0));
  FDCE alpha_reg_1_reg_c_4527_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4526_c_n_0),
        .Q(alpha_reg_1_reg_c_4527_c_n_0));
  FDCE alpha_reg_1_reg_c_4528_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4527_c_n_0),
        .Q(alpha_reg_1_reg_c_4528_c_n_0));
  FDCE alpha_reg_1_reg_c_4529_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4528_c_n_0),
        .Q(alpha_reg_1_reg_c_4529_c_n_0));
  FDCE alpha_reg_1_reg_c_4530_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4529_c_n_0),
        .Q(alpha_reg_1_reg_c_4530_c_n_0));
  FDCE alpha_reg_1_reg_c_4531_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4530_c_n_0),
        .Q(alpha_reg_1_reg_c_4531_c_n_0));
  FDCE alpha_reg_1_reg_c_4532_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4531_c_n_0),
        .Q(alpha_reg_1_reg_c_4532_c_n_0));
  FDCE alpha_reg_1_reg_c_4533_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4532_c_n_0),
        .Q(alpha_reg_1_reg_c_4533_c_n_0));
  FDCE alpha_reg_1_reg_c_4534_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4533_c_n_0),
        .Q(alpha_reg_1_reg_c_4534_c_n_0));
  FDCE alpha_reg_1_reg_c_4535_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4534_c_n_0),
        .Q(alpha_reg_1_reg_c_4535_c_n_0));
  FDCE alpha_reg_1_reg_c_4536_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4535_c_n_0),
        .Q(alpha_reg_1_reg_c_4536_c_n_0));
  FDCE alpha_reg_1_reg_c_4537_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4536_c_n_0),
        .Q(alpha_reg_1_reg_c_4537_c_n_0));
  FDCE alpha_reg_1_reg_c_4538_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4537_c_n_0),
        .Q(alpha_reg_1_reg_c_4538_c_n_0));
  FDCE alpha_reg_1_reg_c_4539_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4538_c_n_0),
        .Q(alpha_reg_1_reg_c_4539_c_n_0));
  FDCE alpha_reg_1_reg_c_4540_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4539_c_n_0),
        .Q(alpha_reg_1_reg_c_4540_c_n_0));
  FDCE alpha_reg_1_reg_c_4541_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4540_c_n_0),
        .Q(alpha_reg_1_reg_c_4541_c_n_0));
  FDCE alpha_reg_1_reg_c_4542_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4541_c_n_0),
        .Q(alpha_reg_1_reg_c_4542_c_n_0));
  FDCE alpha_reg_1_reg_c_4543_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4542_c_n_0),
        .Q(alpha_reg_1_reg_c_4543_c_n_0));
  FDCE alpha_reg_1_reg_c_4544_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4543_c_n_0),
        .Q(alpha_reg_1_reg_c_4544_c_n_0));
  FDCE alpha_reg_1_reg_c_4545_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4544_c_n_0),
        .Q(alpha_reg_1_reg_c_4545_c_n_0));
  FDCE alpha_reg_1_reg_c_4546_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4545_c_n_0),
        .Q(alpha_reg_1_reg_c_4546_c_n_0));
  FDCE alpha_reg_1_reg_c_4547_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4546_c_n_0),
        .Q(alpha_reg_1_reg_c_4547_c_n_0));
  FDCE alpha_reg_1_reg_c_4548_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4547_c_n_0),
        .Q(alpha_reg_1_reg_c_4548_c_n_0));
  FDCE alpha_reg_1_reg_c_4549_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4548_c_n_0),
        .Q(alpha_reg_1_reg_c_4549_c_n_0));
  FDCE alpha_reg_1_reg_c_4550_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4549_c_n_0),
        .Q(alpha_reg_1_reg_c_4550_c_n_0));
  FDCE alpha_reg_1_reg_c_4551_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4550_c_n_0),
        .Q(alpha_reg_1_reg_c_4551_c_n_0));
  FDCE alpha_reg_1_reg_c_4552_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4551_c_n_0),
        .Q(alpha_reg_1_reg_c_4552_c_n_0));
  FDCE alpha_reg_1_reg_c_4553_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4552_c_n_0),
        .Q(alpha_reg_1_reg_c_4553_c_n_0));
  FDCE alpha_reg_1_reg_c_4554_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4553_c_n_0),
        .Q(alpha_reg_1_reg_c_4554_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c " *) 
  SRLC32E alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4522_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4522_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c_n_1));
  FDCE alpha_reg_1_reg_c_4555_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4554_c_n_0),
        .Q(alpha_reg_1_reg_c_4555_c_n_0));
  FDCE alpha_reg_1_reg_c_4556_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4555_c_n_0),
        .Q(alpha_reg_1_reg_c_4556_c_n_0));
  FDCE alpha_reg_1_reg_c_4557_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4556_c_n_0),
        .Q(alpha_reg_1_reg_c_4557_c_n_0));
  FDCE alpha_reg_1_reg_c_4558_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4557_c_n_0),
        .Q(alpha_reg_1_reg_c_4558_c_n_0));
  FDCE alpha_reg_1_reg_c_4559_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4558_c_n_0),
        .Q(alpha_reg_1_reg_c_4559_c_n_0));
  FDCE alpha_reg_1_reg_c_4560_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4559_c_n_0),
        .Q(alpha_reg_1_reg_c_4560_c_n_0));
  FDCE alpha_reg_1_reg_c_4561_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4560_c_n_0),
        .Q(alpha_reg_1_reg_c_4561_c_n_0));
  FDCE alpha_reg_1_reg_c_4562_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4561_c_n_0),
        .Q(alpha_reg_1_reg_c_4562_c_n_0));
  FDCE alpha_reg_1_reg_c_4563_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4562_c_n_0),
        .Q(alpha_reg_1_reg_c_4563_c_n_0));
  FDCE alpha_reg_1_reg_c_4564_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4563_c_n_0),
        .Q(alpha_reg_1_reg_c_4564_c_n_0));
  FDCE alpha_reg_1_reg_c_4565_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4564_c_n_0),
        .Q(alpha_reg_1_reg_c_4565_c_n_0));
  FDCE alpha_reg_1_reg_c_4566_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4565_c_n_0),
        .Q(alpha_reg_1_reg_c_4566_c_n_0));
  FDCE alpha_reg_1_reg_c_4567_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4566_c_n_0),
        .Q(alpha_reg_1_reg_c_4567_c_n_0));
  FDCE alpha_reg_1_reg_c_4568_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4567_c_n_0),
        .Q(alpha_reg_1_reg_c_4568_c_n_0));
  FDCE alpha_reg_1_reg_c_4569_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4568_c_n_0),
        .Q(alpha_reg_1_reg_c_4569_c_n_0));
  FDCE alpha_reg_1_reg_c_4570_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4569_c_n_0),
        .Q(alpha_reg_1_reg_c_4570_c_n_0));
  FDCE alpha_reg_1_reg_c_4571_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4570_c_n_0),
        .Q(alpha_reg_1_reg_c_4571_c_n_0));
  FDCE alpha_reg_1_reg_c_4572_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4571_c_n_0),
        .Q(alpha_reg_1_reg_c_4572_c_n_0));
  FDCE alpha_reg_1_reg_c_4573_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4572_c_n_0),
        .Q(alpha_reg_1_reg_c_4573_c_n_0));
  FDCE alpha_reg_1_reg_c_4574_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4573_c_n_0),
        .Q(alpha_reg_1_reg_c_4574_c_n_0));
  FDCE alpha_reg_1_reg_c_4575_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4574_c_n_0),
        .Q(alpha_reg_1_reg_c_4575_c_n_0));
  FDCE alpha_reg_1_reg_c_4576_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4575_c_n_0),
        .Q(alpha_reg_1_reg_c_4576_c_n_0));
  FDCE alpha_reg_1_reg_c_4577_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4576_c_n_0),
        .Q(alpha_reg_1_reg_c_4577_c_n_0));
  FDCE alpha_reg_1_reg_c_4578_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4577_c_n_0),
        .Q(alpha_reg_1_reg_c_4578_c_n_0));
  FDCE alpha_reg_1_reg_c_4579_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4578_c_n_0),
        .Q(alpha_reg_1_reg_c_4579_c_n_0));
  FDCE alpha_reg_1_reg_c_4580_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4579_c_n_0),
        .Q(alpha_reg_1_reg_c_4580_c_n_0));
  FDCE alpha_reg_1_reg_c_4581_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4580_c_n_0),
        .Q(alpha_reg_1_reg_c_4581_c_n_0));
  FDCE alpha_reg_1_reg_c_4582_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4581_c_n_0),
        .Q(alpha_reg_1_reg_c_4582_c_n_0));
  FDCE alpha_reg_1_reg_c_4583_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4582_c_n_0),
        .Q(alpha_reg_1_reg_c_4583_c_n_0));
  FDCE alpha_reg_1_reg_c_4584_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4583_c_n_0),
        .Q(alpha_reg_1_reg_c_4584_c_n_0));
  FDCE alpha_reg_1_reg_c_4585_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4584_c_n_0),
        .Q(alpha_reg_1_reg_c_4585_c_n_0));
  FDCE alpha_reg_1_reg_c_4586_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4585_c_n_0),
        .Q(alpha_reg_1_reg_c_4586_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c " *) 
  SRLC32E alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4554_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4554_c_n_1),
        .Q(alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4587_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4586_c_n_0),
        .Q(alpha_reg_1_reg_c_4587_c_n_0));
  FDCE alpha_reg_1_reg_c_4588_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4587_c_n_0),
        .Q(alpha_reg_1_reg_c_4588_c_n_0));
  FDCE alpha_reg_1_reg_c_4589_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4588_c_n_0),
        .Q(alpha_reg_1_reg_c_4589_c_n_0));
  FDCE alpha_reg_1_reg_c_4590_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4589_c_n_0),
        .Q(alpha_reg_1_reg_c_4590_c_n_0));
  FDCE alpha_reg_1_reg_c_4591_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4590_c_n_0),
        .Q(alpha_reg_1_reg_c_4591_c_n_0));
  FDCE alpha_reg_1_reg_c_4592_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4591_c_n_0),
        .Q(alpha_reg_1_reg_c_4592_c_n_0));
  FDCE alpha_reg_1_reg_c_4593_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4592_c_n_0),
        .Q(alpha_reg_1_reg_c_4593_c_n_0));
  FDCE alpha_reg_1_reg_c_4594_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4593_c_n_0),
        .Q(alpha_reg_1_reg_c_4594_c_n_0));
  FDCE alpha_reg_1_reg_c_4595_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4594_c_n_0),
        .Q(alpha_reg_1_reg_c_4595_c_n_0));
  FDCE alpha_reg_1_reg_c_4596_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4595_c_n_0),
        .Q(alpha_reg_1_reg_c_4596_c_n_0));
  FDCE alpha_reg_1_reg_c_4597_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4596_c_n_0),
        .Q(alpha_reg_1_reg_c_4597_c_n_0));
  FDCE alpha_reg_1_reg_c_4598_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4597_c_n_0),
        .Q(alpha_reg_1_reg_c_4598_c_n_0));
  FDCE alpha_reg_1_reg_c_4599_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4598_c_n_0),
        .Q(alpha_reg_1_reg_c_4599_c_n_0));
  FDCE alpha_reg_1_reg_c_4600_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4599_c_n_0),
        .Q(alpha_reg_1_reg_c_4600_c_n_0));
  FDCE alpha_reg_1_reg_c_4601_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4600_c_n_0),
        .Q(alpha_reg_1_reg_c_4601_c_n_0));
  FDCE alpha_reg_1_reg_c_4602_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4601_c_n_0),
        .Q(alpha_reg_1_reg_c_4602_c_n_0));
  FDCE alpha_reg_1_reg_c_4603_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4602_c_n_0),
        .Q(alpha_reg_1_reg_c_4603_c_n_0));
  FDCE alpha_reg_1_reg_c_4604_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4603_c_n_0),
        .Q(alpha_reg_1_reg_c_4604_c_n_0));
  FDCE alpha_reg_1_reg_c_4605_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4604_c_n_0),
        .Q(alpha_reg_1_reg_c_4605_c_n_0));
  FDCE alpha_reg_1_reg_c_4606_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4605_c_n_0),
        .Q(alpha_reg_1_reg_c_4606_c_n_0));
  FDCE alpha_reg_1_reg_c_4607_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4606_c_n_0),
        .Q(alpha_reg_1_reg_c_4607_c_n_0));
  FDCE alpha_reg_1_reg_c_4608_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4607_c_n_0),
        .Q(alpha_reg_1_reg_c_4608_c_n_0));
  FDCE alpha_reg_1_reg_c_4609_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4608_c_n_0),
        .Q(alpha_reg_1_reg_c_4609_c_n_0));
  FDCE alpha_reg_1_reg_c_4610_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4609_c_n_0),
        .Q(alpha_reg_1_reg_c_4610_c_n_0));
  FDCE alpha_reg_1_reg_c_4611_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4610_c_n_0),
        .Q(alpha_reg_1_reg_c_4611_c_n_0));
  FDCE alpha_reg_1_reg_c_4612_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4611_c_n_0),
        .Q(alpha_reg_1_reg_c_4612_c_n_0));
  FDCE alpha_reg_1_reg_c_4613_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4612_c_n_0),
        .Q(alpha_reg_1_reg_c_4613_c_n_0));
  FDCE alpha_reg_1_reg_c_4614_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4613_c_n_0),
        .Q(alpha_reg_1_reg_c_4614_c_n_0));
  FDCE alpha_reg_1_reg_c_4615_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4614_c_n_0),
        .Q(alpha_reg_1_reg_c_4615_c_n_0));
  FDCE alpha_reg_1_reg_c_4616_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4615_c_n_0),
        .Q(alpha_reg_1_reg_c_4616_c_n_0));
  FDCE alpha_reg_1_reg_c_4617_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4616_c_n_0),
        .Q(alpha_reg_1_reg_c_4617_c_n_0));
  FDCE alpha_reg_1_reg_c_4618_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4617_c_n_0),
        .Q(alpha_reg_1_reg_c_4618_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c " *) 
  SRLC32E alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4586_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4586_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c_n_1));
  FDCE alpha_reg_1_reg_c_4619_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4618_c_n_0),
        .Q(alpha_reg_1_reg_c_4619_c_n_0));
  FDCE alpha_reg_1_reg_c_4620_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4619_c_n_0),
        .Q(alpha_reg_1_reg_c_4620_c_n_0));
  FDCE alpha_reg_1_reg_c_4621_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4620_c_n_0),
        .Q(alpha_reg_1_reg_c_4621_c_n_0));
  FDCE alpha_reg_1_reg_c_4622_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4621_c_n_0),
        .Q(alpha_reg_1_reg_c_4622_c_n_0));
  FDCE alpha_reg_1_reg_c_4623_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4622_c_n_0),
        .Q(alpha_reg_1_reg_c_4623_c_n_0));
  FDCE alpha_reg_1_reg_c_4624_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4623_c_n_0),
        .Q(alpha_reg_1_reg_c_4624_c_n_0));
  FDCE alpha_reg_1_reg_c_4625_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4624_c_n_0),
        .Q(alpha_reg_1_reg_c_4625_c_n_0));
  FDCE alpha_reg_1_reg_c_4626_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4625_c_n_0),
        .Q(alpha_reg_1_reg_c_4626_c_n_0));
  FDCE alpha_reg_1_reg_c_4627_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4626_c_n_0),
        .Q(alpha_reg_1_reg_c_4627_c_n_0));
  FDCE alpha_reg_1_reg_c_4628_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4627_c_n_0),
        .Q(alpha_reg_1_reg_c_4628_c_n_0));
  FDCE alpha_reg_1_reg_c_4629_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4628_c_n_0),
        .Q(alpha_reg_1_reg_c_4629_c_n_0));
  FDCE alpha_reg_1_reg_c_4630_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4629_c_n_0),
        .Q(alpha_reg_1_reg_c_4630_c_n_0));
  FDCE alpha_reg_1_reg_c_4631_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4630_c_n_0),
        .Q(alpha_reg_1_reg_c_4631_c_n_0));
  FDCE alpha_reg_1_reg_c_4632_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4631_c_n_0),
        .Q(alpha_reg_1_reg_c_4632_c_n_0));
  FDCE alpha_reg_1_reg_c_4633_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4632_c_n_0),
        .Q(alpha_reg_1_reg_c_4633_c_n_0));
  FDCE alpha_reg_1_reg_c_4634_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4633_c_n_0),
        .Q(alpha_reg_1_reg_c_4634_c_n_0));
  FDCE alpha_reg_1_reg_c_4635_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4634_c_n_0),
        .Q(alpha_reg_1_reg_c_4635_c_n_0));
  FDCE alpha_reg_1_reg_c_4636_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4635_c_n_0),
        .Q(alpha_reg_1_reg_c_4636_c_n_0));
  FDCE alpha_reg_1_reg_c_4637_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4636_c_n_0),
        .Q(alpha_reg_1_reg_c_4637_c_n_0));
  FDCE alpha_reg_1_reg_c_4638_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4637_c_n_0),
        .Q(alpha_reg_1_reg_c_4638_c_n_0));
  FDCE alpha_reg_1_reg_c_4639_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4638_c_n_0),
        .Q(alpha_reg_1_reg_c_4639_c_n_0));
  FDCE alpha_reg_1_reg_c_4640_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4639_c_n_0),
        .Q(alpha_reg_1_reg_c_4640_c_n_0));
  FDCE alpha_reg_1_reg_c_4641_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4640_c_n_0),
        .Q(alpha_reg_1_reg_c_4641_c_n_0));
  FDCE alpha_reg_1_reg_c_4642_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4641_c_n_0),
        .Q(alpha_reg_1_reg_c_4642_c_n_0));
  FDCE alpha_reg_1_reg_c_4643_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4642_c_n_0),
        .Q(alpha_reg_1_reg_c_4643_c_n_0));
  FDCE alpha_reg_1_reg_c_4644_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4643_c_n_0),
        .Q(alpha_reg_1_reg_c_4644_c_n_0));
  FDCE alpha_reg_1_reg_c_4645_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4644_c_n_0),
        .Q(alpha_reg_1_reg_c_4645_c_n_0));
  FDCE alpha_reg_1_reg_c_4646_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4645_c_n_0),
        .Q(alpha_reg_1_reg_c_4646_c_n_0));
  FDCE alpha_reg_1_reg_c_4647_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4646_c_n_0),
        .Q(alpha_reg_1_reg_c_4647_c_n_0));
  FDCE alpha_reg_1_reg_c_4648_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4647_c_n_0),
        .Q(alpha_reg_1_reg_c_4648_c_n_0));
  FDCE alpha_reg_1_reg_c_4649_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4648_c_n_0),
        .Q(alpha_reg_1_reg_c_4649_c_n_0));
  FDCE alpha_reg_1_reg_c_4650_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4649_c_n_0),
        .Q(alpha_reg_1_reg_c_4650_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c " *) 
  SRLC32E alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4618_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4618_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c_n_1));
  FDCE alpha_reg_1_reg_c_4651_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4650_c_n_0),
        .Q(alpha_reg_1_reg_c_4651_c_n_0));
  FDCE alpha_reg_1_reg_c_4652_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4651_c_n_0),
        .Q(alpha_reg_1_reg_c_4652_c_n_0));
  FDCE alpha_reg_1_reg_c_4653_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4652_c_n_0),
        .Q(alpha_reg_1_reg_c_4653_c_n_0));
  FDCE alpha_reg_1_reg_c_4654_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4653_c_n_0),
        .Q(alpha_reg_1_reg_c_4654_c_n_0));
  FDCE alpha_reg_1_reg_c_4655_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4654_c_n_0),
        .Q(alpha_reg_1_reg_c_4655_c_n_0));
  FDCE alpha_reg_1_reg_c_4656_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4655_c_n_0),
        .Q(alpha_reg_1_reg_c_4656_c_n_0));
  FDCE alpha_reg_1_reg_c_4657_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4656_c_n_0),
        .Q(alpha_reg_1_reg_c_4657_c_n_0));
  FDCE alpha_reg_1_reg_c_4658_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4657_c_n_0),
        .Q(alpha_reg_1_reg_c_4658_c_n_0));
  FDCE alpha_reg_1_reg_c_4659_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4658_c_n_0),
        .Q(alpha_reg_1_reg_c_4659_c_n_0));
  FDCE alpha_reg_1_reg_c_4660_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4659_c_n_0),
        .Q(alpha_reg_1_reg_c_4660_c_n_0));
  FDCE alpha_reg_1_reg_c_4661_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4660_c_n_0),
        .Q(alpha_reg_1_reg_c_4661_c_n_0));
  FDCE alpha_reg_1_reg_c_4662_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4661_c_n_0),
        .Q(alpha_reg_1_reg_c_4662_c_n_0));
  FDCE alpha_reg_1_reg_c_4663_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4662_c_n_0),
        .Q(alpha_reg_1_reg_c_4663_c_n_0));
  FDCE alpha_reg_1_reg_c_4664_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4663_c_n_0),
        .Q(alpha_reg_1_reg_c_4664_c_n_0));
  FDCE alpha_reg_1_reg_c_4665_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4664_c_n_0),
        .Q(alpha_reg_1_reg_c_4665_c_n_0));
  FDCE alpha_reg_1_reg_c_4666_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4665_c_n_0),
        .Q(alpha_reg_1_reg_c_4666_c_n_0));
  FDCE alpha_reg_1_reg_c_4667_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4666_c_n_0),
        .Q(alpha_reg_1_reg_c_4667_c_n_0));
  FDCE alpha_reg_1_reg_c_4668_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4667_c_n_0),
        .Q(alpha_reg_1_reg_c_4668_c_n_0));
  FDCE alpha_reg_1_reg_c_4669_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4668_c_n_0),
        .Q(alpha_reg_1_reg_c_4669_c_n_0));
  FDCE alpha_reg_1_reg_c_4670_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4669_c_n_0),
        .Q(alpha_reg_1_reg_c_4670_c_n_0));
  FDCE alpha_reg_1_reg_c_4671_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4670_c_n_0),
        .Q(alpha_reg_1_reg_c_4671_c_n_0));
  FDCE alpha_reg_1_reg_c_4672_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4671_c_n_0),
        .Q(alpha_reg_1_reg_c_4672_c_n_0));
  FDCE alpha_reg_1_reg_c_4673_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4672_c_n_0),
        .Q(alpha_reg_1_reg_c_4673_c_n_0));
  FDCE alpha_reg_1_reg_c_4674_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4673_c_n_0),
        .Q(alpha_reg_1_reg_c_4674_c_n_0));
  FDCE alpha_reg_1_reg_c_4675_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4674_c_n_0),
        .Q(alpha_reg_1_reg_c_4675_c_n_0));
  FDCE alpha_reg_1_reg_c_4676_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4675_c_n_0),
        .Q(alpha_reg_1_reg_c_4676_c_n_0));
  FDCE alpha_reg_1_reg_c_4677_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4676_c_n_0),
        .Q(alpha_reg_1_reg_c_4677_c_n_0));
  FDCE alpha_reg_1_reg_c_4678_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4677_c_n_0),
        .Q(alpha_reg_1_reg_c_4678_c_n_0));
  FDCE alpha_reg_1_reg_c_4679_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4678_c_n_0),
        .Q(alpha_reg_1_reg_c_4679_c_n_0));
  FDCE alpha_reg_1_reg_c_4680_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4679_c_n_0),
        .Q(alpha_reg_1_reg_c_4680_c_n_0));
  FDCE alpha_reg_1_reg_c_4681_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4680_c_n_0),
        .Q(alpha_reg_1_reg_c_4681_c_n_0));
  FDCE alpha_reg_1_reg_c_4682_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4681_c_n_0),
        .Q(alpha_reg_1_reg_c_4682_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c " *) 
  SRLC32E alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4650_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4650_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c_n_1));
  FDCE alpha_reg_1_reg_c_4683_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4682_c_n_0),
        .Q(alpha_reg_1_reg_c_4683_c_n_0));
  FDCE alpha_reg_1_reg_c_4684_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4683_c_n_0),
        .Q(alpha_reg_1_reg_c_4684_c_n_0));
  FDCE alpha_reg_1_reg_c_4685_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4684_c_n_0),
        .Q(alpha_reg_1_reg_c_4685_c_n_0));
  FDCE alpha_reg_1_reg_c_4686_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4685_c_n_0),
        .Q(alpha_reg_1_reg_c_4686_c_n_0));
  FDCE alpha_reg_1_reg_c_4687_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4686_c_n_0),
        .Q(alpha_reg_1_reg_c_4687_c_n_0));
  FDCE alpha_reg_1_reg_c_4688_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4687_c_n_0),
        .Q(alpha_reg_1_reg_c_4688_c_n_0));
  FDCE alpha_reg_1_reg_c_4689_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4688_c_n_0),
        .Q(alpha_reg_1_reg_c_4689_c_n_0));
  FDCE alpha_reg_1_reg_c_4690_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4689_c_n_0),
        .Q(alpha_reg_1_reg_c_4690_c_n_0));
  FDCE alpha_reg_1_reg_c_4691_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4690_c_n_0),
        .Q(alpha_reg_1_reg_c_4691_c_n_0));
  FDCE alpha_reg_1_reg_c_4692_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4691_c_n_0),
        .Q(alpha_reg_1_reg_c_4692_c_n_0));
  FDCE alpha_reg_1_reg_c_4693_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4692_c_n_0),
        .Q(alpha_reg_1_reg_c_4693_c_n_0));
  FDCE alpha_reg_1_reg_c_4694_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4693_c_n_0),
        .Q(alpha_reg_1_reg_c_4694_c_n_0));
  FDCE alpha_reg_1_reg_c_4695_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4694_c_n_0),
        .Q(alpha_reg_1_reg_c_4695_c_n_0));
  FDCE alpha_reg_1_reg_c_4696_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4695_c_n_0),
        .Q(alpha_reg_1_reg_c_4696_c_n_0));
  FDCE alpha_reg_1_reg_c_4697_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4696_c_n_0),
        .Q(alpha_reg_1_reg_c_4697_c_n_0));
  FDCE alpha_reg_1_reg_c_4698_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4697_c_n_0),
        .Q(alpha_reg_1_reg_c_4698_c_n_0));
  FDCE alpha_reg_1_reg_c_4699_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4698_c_n_0),
        .Q(alpha_reg_1_reg_c_4699_c_n_0));
  FDCE alpha_reg_1_reg_c_4700_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4699_c_n_0),
        .Q(alpha_reg_1_reg_c_4700_c_n_0));
  FDCE alpha_reg_1_reg_c_4701_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4700_c_n_0),
        .Q(alpha_reg_1_reg_c_4701_c_n_0));
  FDCE alpha_reg_1_reg_c_4702_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4701_c_n_0),
        .Q(alpha_reg_1_reg_c_4702_c_n_0));
  FDCE alpha_reg_1_reg_c_4703_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4702_c_n_0),
        .Q(alpha_reg_1_reg_c_4703_c_n_0));
  FDCE alpha_reg_1_reg_c_4704_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4703_c_n_0),
        .Q(alpha_reg_1_reg_c_4704_c_n_0));
  FDCE alpha_reg_1_reg_c_4705_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4704_c_n_0),
        .Q(alpha_reg_1_reg_c_4705_c_n_0));
  FDCE alpha_reg_1_reg_c_4706_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4705_c_n_0),
        .Q(alpha_reg_1_reg_c_4706_c_n_0));
  FDCE alpha_reg_1_reg_c_4707_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4706_c_n_0),
        .Q(alpha_reg_1_reg_c_4707_c_n_0));
  FDCE alpha_reg_1_reg_c_4708_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4707_c_n_0),
        .Q(alpha_reg_1_reg_c_4708_c_n_0));
  FDCE alpha_reg_1_reg_c_4709_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4708_c_n_0),
        .Q(alpha_reg_1_reg_c_4709_c_n_0));
  FDCE alpha_reg_1_reg_c_4710_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4709_c_n_0),
        .Q(alpha_reg_1_reg_c_4710_c_n_0));
  FDCE alpha_reg_1_reg_c_4711_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4710_c_n_0),
        .Q(alpha_reg_1_reg_c_4711_c_n_0));
  FDCE alpha_reg_1_reg_c_4712_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4711_c_n_0),
        .Q(alpha_reg_1_reg_c_4712_c_n_0));
  FDCE alpha_reg_1_reg_c_4713_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4712_c_n_0),
        .Q(alpha_reg_1_reg_c_4713_c_n_0));
  FDCE alpha_reg_1_reg_c_4714_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4713_c_n_0),
        .Q(alpha_reg_1_reg_c_4714_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c " *) 
  SRLC32E alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4682_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4682_c_n_1),
        .Q(alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4715_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4714_c_n_0),
        .Q(alpha_reg_1_reg_c_4715_c_n_0));
  FDCE alpha_reg_1_reg_c_4716_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4715_c_n_0),
        .Q(alpha_reg_1_reg_c_4716_c_n_0));
  FDCE alpha_reg_1_reg_c_4717_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4716_c_n_0),
        .Q(alpha_reg_1_reg_c_4717_c_n_0));
  FDCE alpha_reg_1_reg_c_4718_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4717_c_n_0),
        .Q(alpha_reg_1_reg_c_4718_c_n_0));
  FDCE alpha_reg_1_reg_c_4719_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4718_c_n_0),
        .Q(alpha_reg_1_reg_c_4719_c_n_0));
  FDCE alpha_reg_1_reg_c_4720_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4719_c_n_0),
        .Q(alpha_reg_1_reg_c_4720_c_n_0));
  FDCE alpha_reg_1_reg_c_4721_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4720_c_n_0),
        .Q(alpha_reg_1_reg_c_4721_c_n_0));
  FDCE alpha_reg_1_reg_c_4722_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4721_c_n_0),
        .Q(alpha_reg_1_reg_c_4722_c_n_0));
  FDCE alpha_reg_1_reg_c_4723_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4722_c_n_0),
        .Q(alpha_reg_1_reg_c_4723_c_n_0));
  FDCE alpha_reg_1_reg_c_4724_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4723_c_n_0),
        .Q(alpha_reg_1_reg_c_4724_c_n_0));
  FDCE alpha_reg_1_reg_c_4725_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4724_c_n_0),
        .Q(alpha_reg_1_reg_c_4725_c_n_0));
  FDCE alpha_reg_1_reg_c_4726_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4725_c_n_0),
        .Q(alpha_reg_1_reg_c_4726_c_n_0));
  FDCE alpha_reg_1_reg_c_4727_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4726_c_n_0),
        .Q(alpha_reg_1_reg_c_4727_c_n_0));
  FDCE alpha_reg_1_reg_c_4728_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4727_c_n_0),
        .Q(alpha_reg_1_reg_c_4728_c_n_0));
  FDCE alpha_reg_1_reg_c_4729_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4728_c_n_0),
        .Q(alpha_reg_1_reg_c_4729_c_n_0));
  FDCE alpha_reg_1_reg_c_4730_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4729_c_n_0),
        .Q(alpha_reg_1_reg_c_4730_c_n_0));
  FDCE alpha_reg_1_reg_c_4731_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4730_c_n_0),
        .Q(alpha_reg_1_reg_c_4731_c_n_0));
  FDCE alpha_reg_1_reg_c_4732_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4731_c_n_0),
        .Q(alpha_reg_1_reg_c_4732_c_n_0));
  FDCE alpha_reg_1_reg_c_4733_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4732_c_n_0),
        .Q(alpha_reg_1_reg_c_4733_c_n_0));
  FDCE alpha_reg_1_reg_c_4734_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4733_c_n_0),
        .Q(alpha_reg_1_reg_c_4734_c_n_0));
  FDCE alpha_reg_1_reg_c_4735_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4734_c_n_0),
        .Q(alpha_reg_1_reg_c_4735_c_n_0));
  FDCE alpha_reg_1_reg_c_4736_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4735_c_n_0),
        .Q(alpha_reg_1_reg_c_4736_c_n_0));
  FDCE alpha_reg_1_reg_c_4737_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4736_c_n_0),
        .Q(alpha_reg_1_reg_c_4737_c_n_0));
  FDCE alpha_reg_1_reg_c_4738_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4737_c_n_0),
        .Q(alpha_reg_1_reg_c_4738_c_n_0));
  FDCE alpha_reg_1_reg_c_4739_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4738_c_n_0),
        .Q(alpha_reg_1_reg_c_4739_c_n_0));
  FDCE alpha_reg_1_reg_c_4740_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4739_c_n_0),
        .Q(alpha_reg_1_reg_c_4740_c_n_0));
  FDCE alpha_reg_1_reg_c_4741_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4740_c_n_0),
        .Q(alpha_reg_1_reg_c_4741_c_n_0));
  FDCE alpha_reg_1_reg_c_4742_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4741_c_n_0),
        .Q(alpha_reg_1_reg_c_4742_c_n_0));
  FDCE alpha_reg_1_reg_c_4743_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4742_c_n_0),
        .Q(alpha_reg_1_reg_c_4743_c_n_0));
  FDCE alpha_reg_1_reg_c_4744_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4743_c_n_0),
        .Q(alpha_reg_1_reg_c_4744_c_n_0));
  FDCE alpha_reg_1_reg_c_4745_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4744_c_n_0),
        .Q(alpha_reg_1_reg_c_4745_c_n_0));
  FDCE alpha_reg_1_reg_c_4746_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4745_c_n_0),
        .Q(alpha_reg_1_reg_c_4746_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c " *) 
  SRLC32E alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4714_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4714_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c_n_1));
  FDCE alpha_reg_1_reg_c_4747_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4746_c_n_0),
        .Q(alpha_reg_1_reg_c_4747_c_n_0));
  FDCE alpha_reg_1_reg_c_4748_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4747_c_n_0),
        .Q(alpha_reg_1_reg_c_4748_c_n_0));
  FDCE alpha_reg_1_reg_c_4749_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4748_c_n_0),
        .Q(alpha_reg_1_reg_c_4749_c_n_0));
  FDCE alpha_reg_1_reg_c_4750_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4749_c_n_0),
        .Q(alpha_reg_1_reg_c_4750_c_n_0));
  FDCE alpha_reg_1_reg_c_4751_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4750_c_n_0),
        .Q(alpha_reg_1_reg_c_4751_c_n_0));
  FDCE alpha_reg_1_reg_c_4752_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4751_c_n_0),
        .Q(alpha_reg_1_reg_c_4752_c_n_0));
  FDCE alpha_reg_1_reg_c_4753_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4752_c_n_0),
        .Q(alpha_reg_1_reg_c_4753_c_n_0));
  FDCE alpha_reg_1_reg_c_4754_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4753_c_n_0),
        .Q(alpha_reg_1_reg_c_4754_c_n_0));
  FDCE alpha_reg_1_reg_c_4755_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4754_c_n_0),
        .Q(alpha_reg_1_reg_c_4755_c_n_0));
  FDCE alpha_reg_1_reg_c_4756_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4755_c_n_0),
        .Q(alpha_reg_1_reg_c_4756_c_n_0));
  FDCE alpha_reg_1_reg_c_4757_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4756_c_n_0),
        .Q(alpha_reg_1_reg_c_4757_c_n_0));
  FDCE alpha_reg_1_reg_c_4758_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4757_c_n_0),
        .Q(alpha_reg_1_reg_c_4758_c_n_0));
  FDCE alpha_reg_1_reg_c_4759_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4758_c_n_0),
        .Q(alpha_reg_1_reg_c_4759_c_n_0));
  FDCE alpha_reg_1_reg_c_4760_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4759_c_n_0),
        .Q(alpha_reg_1_reg_c_4760_c_n_0));
  FDCE alpha_reg_1_reg_c_4761_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4760_c_n_0),
        .Q(alpha_reg_1_reg_c_4761_c_n_0));
  FDCE alpha_reg_1_reg_c_4762_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4761_c_n_0),
        .Q(alpha_reg_1_reg_c_4762_c_n_0));
  FDCE alpha_reg_1_reg_c_4763_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4762_c_n_0),
        .Q(alpha_reg_1_reg_c_4763_c_n_0));
  FDCE alpha_reg_1_reg_c_4764_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4763_c_n_0),
        .Q(alpha_reg_1_reg_c_4764_c_n_0));
  FDCE alpha_reg_1_reg_c_4765_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4764_c_n_0),
        .Q(alpha_reg_1_reg_c_4765_c_n_0));
  FDCE alpha_reg_1_reg_c_4766_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4765_c_n_0),
        .Q(alpha_reg_1_reg_c_4766_c_n_0));
  FDCE alpha_reg_1_reg_c_4767_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4766_c_n_0),
        .Q(alpha_reg_1_reg_c_4767_c_n_0));
  FDCE alpha_reg_1_reg_c_4768_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4767_c_n_0),
        .Q(alpha_reg_1_reg_c_4768_c_n_0));
  FDCE alpha_reg_1_reg_c_4769_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4768_c_n_0),
        .Q(alpha_reg_1_reg_c_4769_c_n_0));
  FDCE alpha_reg_1_reg_c_4770_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4769_c_n_0),
        .Q(alpha_reg_1_reg_c_4770_c_n_0));
  FDCE alpha_reg_1_reg_c_4771_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4770_c_n_0),
        .Q(alpha_reg_1_reg_c_4771_c_n_0));
  FDCE alpha_reg_1_reg_c_4772_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4771_c_n_0),
        .Q(alpha_reg_1_reg_c_4772_c_n_0));
  FDCE alpha_reg_1_reg_c_4773_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4772_c_n_0),
        .Q(alpha_reg_1_reg_c_4773_c_n_0));
  FDCE alpha_reg_1_reg_c_4774_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4773_c_n_0),
        .Q(alpha_reg_1_reg_c_4774_c_n_0));
  FDCE alpha_reg_1_reg_c_4775_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4774_c_n_0),
        .Q(alpha_reg_1_reg_c_4775_c_n_0));
  FDCE alpha_reg_1_reg_c_4776_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4775_c_n_0),
        .Q(alpha_reg_1_reg_c_4776_c_n_0));
  FDCE alpha_reg_1_reg_c_4777_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4776_c_n_0),
        .Q(alpha_reg_1_reg_c_4777_c_n_0));
  FDCE alpha_reg_1_reg_c_4778_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4777_c_n_0),
        .Q(alpha_reg_1_reg_c_4778_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c " *) 
  SRLC32E alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4746_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4746_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c_n_1));
  FDCE alpha_reg_1_reg_c_4779_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4778_c_n_0),
        .Q(alpha_reg_1_reg_c_4779_c_n_0));
  FDCE alpha_reg_1_reg_c_4780_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4779_c_n_0),
        .Q(alpha_reg_1_reg_c_4780_c_n_0));
  FDCE alpha_reg_1_reg_c_4781_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4780_c_n_0),
        .Q(alpha_reg_1_reg_c_4781_c_n_0));
  FDCE alpha_reg_1_reg_c_4782_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4781_c_n_0),
        .Q(alpha_reg_1_reg_c_4782_c_n_0));
  FDCE alpha_reg_1_reg_c_4783_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4782_c_n_0),
        .Q(alpha_reg_1_reg_c_4783_c_n_0));
  FDCE alpha_reg_1_reg_c_4784_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4783_c_n_0),
        .Q(alpha_reg_1_reg_c_4784_c_n_0));
  FDCE alpha_reg_1_reg_c_4785_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4784_c_n_0),
        .Q(alpha_reg_1_reg_c_4785_c_n_0));
  FDCE alpha_reg_1_reg_c_4786_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4785_c_n_0),
        .Q(alpha_reg_1_reg_c_4786_c_n_0));
  FDCE alpha_reg_1_reg_c_4787_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4786_c_n_0),
        .Q(alpha_reg_1_reg_c_4787_c_n_0));
  FDCE alpha_reg_1_reg_c_4788_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4787_c_n_0),
        .Q(alpha_reg_1_reg_c_4788_c_n_0));
  FDCE alpha_reg_1_reg_c_4789_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4788_c_n_0),
        .Q(alpha_reg_1_reg_c_4789_c_n_0));
  FDCE alpha_reg_1_reg_c_4790_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4789_c_n_0),
        .Q(alpha_reg_1_reg_c_4790_c_n_0));
  FDCE alpha_reg_1_reg_c_4791_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4790_c_n_0),
        .Q(alpha_reg_1_reg_c_4791_c_n_0));
  FDCE alpha_reg_1_reg_c_4792_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4791_c_n_0),
        .Q(alpha_reg_1_reg_c_4792_c_n_0));
  FDCE alpha_reg_1_reg_c_4793_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4792_c_n_0),
        .Q(alpha_reg_1_reg_c_4793_c_n_0));
  FDCE alpha_reg_1_reg_c_4794_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4793_c_n_0),
        .Q(alpha_reg_1_reg_c_4794_c_n_0));
  FDCE alpha_reg_1_reg_c_4795_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4794_c_n_0),
        .Q(alpha_reg_1_reg_c_4795_c_n_0));
  FDCE alpha_reg_1_reg_c_4796_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4795_c_n_0),
        .Q(alpha_reg_1_reg_c_4796_c_n_0));
  FDCE alpha_reg_1_reg_c_4797_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4796_c_n_0),
        .Q(alpha_reg_1_reg_c_4797_c_n_0));
  FDCE alpha_reg_1_reg_c_4798_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4797_c_n_0),
        .Q(alpha_reg_1_reg_c_4798_c_n_0));
  FDCE alpha_reg_1_reg_c_4799_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4798_c_n_0),
        .Q(alpha_reg_1_reg_c_4799_c_n_0));
  FDCE alpha_reg_1_reg_c_4800_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4799_c_n_0),
        .Q(alpha_reg_1_reg_c_4800_c_n_0));
  FDCE alpha_reg_1_reg_c_4801_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4800_c_n_0),
        .Q(alpha_reg_1_reg_c_4801_c_n_0));
  FDCE alpha_reg_1_reg_c_4802_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4801_c_n_0),
        .Q(alpha_reg_1_reg_c_4802_c_n_0));
  FDCE alpha_reg_1_reg_c_4803_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4802_c_n_0),
        .Q(alpha_reg_1_reg_c_4803_c_n_0));
  FDCE alpha_reg_1_reg_c_4804_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4803_c_n_0),
        .Q(alpha_reg_1_reg_c_4804_c_n_0));
  FDCE alpha_reg_1_reg_c_4805_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4804_c_n_0),
        .Q(alpha_reg_1_reg_c_4805_c_n_0));
  FDCE alpha_reg_1_reg_c_4806_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4805_c_n_0),
        .Q(alpha_reg_1_reg_c_4806_c_n_0));
  FDCE alpha_reg_1_reg_c_4807_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4806_c_n_0),
        .Q(alpha_reg_1_reg_c_4807_c_n_0));
  FDCE alpha_reg_1_reg_c_4808_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4807_c_n_0),
        .Q(alpha_reg_1_reg_c_4808_c_n_0));
  FDCE alpha_reg_1_reg_c_4809_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4808_c_n_0),
        .Q(alpha_reg_1_reg_c_4809_c_n_0));
  FDCE alpha_reg_1_reg_c_4810_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4809_c_n_0),
        .Q(alpha_reg_1_reg_c_4810_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c " *) 
  SRLC32E alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4778_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4778_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c_n_1));
  FDCE alpha_reg_1_reg_c_4811_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4810_c_n_0),
        .Q(alpha_reg_1_reg_c_4811_c_n_0));
  FDCE alpha_reg_1_reg_c_4812_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4811_c_n_0),
        .Q(alpha_reg_1_reg_c_4812_c_n_0));
  FDCE alpha_reg_1_reg_c_4813_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4812_c_n_0),
        .Q(alpha_reg_1_reg_c_4813_c_n_0));
  FDCE alpha_reg_1_reg_c_4814_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4813_c_n_0),
        .Q(alpha_reg_1_reg_c_4814_c_n_0));
  FDCE alpha_reg_1_reg_c_4815_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4814_c_n_0),
        .Q(alpha_reg_1_reg_c_4815_c_n_0));
  FDCE alpha_reg_1_reg_c_4816_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4815_c_n_0),
        .Q(alpha_reg_1_reg_c_4816_c_n_0));
  FDCE alpha_reg_1_reg_c_4817_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4816_c_n_0),
        .Q(alpha_reg_1_reg_c_4817_c_n_0));
  FDCE alpha_reg_1_reg_c_4818_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4817_c_n_0),
        .Q(alpha_reg_1_reg_c_4818_c_n_0));
  FDCE alpha_reg_1_reg_c_4819_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4818_c_n_0),
        .Q(alpha_reg_1_reg_c_4819_c_n_0));
  FDCE alpha_reg_1_reg_c_4820_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4819_c_n_0),
        .Q(alpha_reg_1_reg_c_4820_c_n_0));
  FDCE alpha_reg_1_reg_c_4821_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4820_c_n_0),
        .Q(alpha_reg_1_reg_c_4821_c_n_0));
  FDCE alpha_reg_1_reg_c_4822_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4821_c_n_0),
        .Q(alpha_reg_1_reg_c_4822_c_n_0));
  FDCE alpha_reg_1_reg_c_4823_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4822_c_n_0),
        .Q(alpha_reg_1_reg_c_4823_c_n_0));
  FDCE alpha_reg_1_reg_c_4824_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4823_c_n_0),
        .Q(alpha_reg_1_reg_c_4824_c_n_0));
  FDCE alpha_reg_1_reg_c_4825_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4824_c_n_0),
        .Q(alpha_reg_1_reg_c_4825_c_n_0));
  FDCE alpha_reg_1_reg_c_4826_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4825_c_n_0),
        .Q(alpha_reg_1_reg_c_4826_c_n_0));
  FDCE alpha_reg_1_reg_c_4827_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4826_c_n_0),
        .Q(alpha_reg_1_reg_c_4827_c_n_0));
  FDCE alpha_reg_1_reg_c_4828_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4827_c_n_0),
        .Q(alpha_reg_1_reg_c_4828_c_n_0));
  FDCE alpha_reg_1_reg_c_4829_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4828_c_n_0),
        .Q(alpha_reg_1_reg_c_4829_c_n_0));
  FDCE alpha_reg_1_reg_c_4830_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4829_c_n_0),
        .Q(alpha_reg_1_reg_c_4830_c_n_0));
  FDCE alpha_reg_1_reg_c_4831_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4830_c_n_0),
        .Q(alpha_reg_1_reg_c_4831_c_n_0));
  FDCE alpha_reg_1_reg_c_4832_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4831_c_n_0),
        .Q(alpha_reg_1_reg_c_4832_c_n_0));
  FDCE alpha_reg_1_reg_c_4833_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4832_c_n_0),
        .Q(alpha_reg_1_reg_c_4833_c_n_0));
  FDCE alpha_reg_1_reg_c_4834_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4833_c_n_0),
        .Q(alpha_reg_1_reg_c_4834_c_n_0));
  FDCE alpha_reg_1_reg_c_4835_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4834_c_n_0),
        .Q(alpha_reg_1_reg_c_4835_c_n_0));
  FDCE alpha_reg_1_reg_c_4836_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4835_c_n_0),
        .Q(alpha_reg_1_reg_c_4836_c_n_0));
  FDCE alpha_reg_1_reg_c_4837_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4836_c_n_0),
        .Q(alpha_reg_1_reg_c_4837_c_n_0));
  FDCE alpha_reg_1_reg_c_4838_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4837_c_n_0),
        .Q(alpha_reg_1_reg_c_4838_c_n_0));
  FDCE alpha_reg_1_reg_c_4839_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4838_c_n_0),
        .Q(alpha_reg_1_reg_c_4839_c_n_0));
  FDCE alpha_reg_1_reg_c_4840_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4839_c_n_0),
        .Q(alpha_reg_1_reg_c_4840_c_n_0));
  FDCE alpha_reg_1_reg_c_4841_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4840_c_n_0),
        .Q(alpha_reg_1_reg_c_4841_c_n_0));
  FDCE alpha_reg_1_reg_c_4842_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4841_c_n_0),
        .Q(alpha_reg_1_reg_c_4842_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c " *) 
  SRLC32E alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4810_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4810_c_n_1),
        .Q(alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4843_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4842_c_n_0),
        .Q(alpha_reg_1_reg_c_4843_c_n_0));
  FDCE alpha_reg_1_reg_c_4844_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4843_c_n_0),
        .Q(alpha_reg_1_reg_c_4844_c_n_0));
  FDCE alpha_reg_1_reg_c_4845_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4844_c_n_0),
        .Q(alpha_reg_1_reg_c_4845_c_n_0));
  FDCE alpha_reg_1_reg_c_4846_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4845_c_n_0),
        .Q(alpha_reg_1_reg_c_4846_c_n_0));
  FDCE alpha_reg_1_reg_c_4847_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4846_c_n_0),
        .Q(alpha_reg_1_reg_c_4847_c_n_0));
  FDCE alpha_reg_1_reg_c_4848_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4847_c_n_0),
        .Q(alpha_reg_1_reg_c_4848_c_n_0));
  FDCE alpha_reg_1_reg_c_4849_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4848_c_n_0),
        .Q(alpha_reg_1_reg_c_4849_c_n_0));
  FDCE alpha_reg_1_reg_c_4850_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4849_c_n_0),
        .Q(alpha_reg_1_reg_c_4850_c_n_0));
  FDCE alpha_reg_1_reg_c_4851_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4850_c_n_0),
        .Q(alpha_reg_1_reg_c_4851_c_n_0));
  FDCE alpha_reg_1_reg_c_4852_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4851_c_n_0),
        .Q(alpha_reg_1_reg_c_4852_c_n_0));
  FDCE alpha_reg_1_reg_c_4853_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4852_c_n_0),
        .Q(alpha_reg_1_reg_c_4853_c_n_0));
  FDCE alpha_reg_1_reg_c_4854_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4853_c_n_0),
        .Q(alpha_reg_1_reg_c_4854_c_n_0));
  FDCE alpha_reg_1_reg_c_4855_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4854_c_n_0),
        .Q(alpha_reg_1_reg_c_4855_c_n_0));
  FDCE alpha_reg_1_reg_c_4856_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4855_c_n_0),
        .Q(alpha_reg_1_reg_c_4856_c_n_0));
  FDCE alpha_reg_1_reg_c_4857_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4856_c_n_0),
        .Q(alpha_reg_1_reg_c_4857_c_n_0));
  FDCE alpha_reg_1_reg_c_4858_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4857_c_n_0),
        .Q(alpha_reg_1_reg_c_4858_c_n_0));
  FDCE alpha_reg_1_reg_c_4859_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4858_c_n_0),
        .Q(alpha_reg_1_reg_c_4859_c_n_0));
  FDCE alpha_reg_1_reg_c_4860_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4859_c_n_0),
        .Q(alpha_reg_1_reg_c_4860_c_n_0));
  FDCE alpha_reg_1_reg_c_4861_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4860_c_n_0),
        .Q(alpha_reg_1_reg_c_4861_c_n_0));
  FDCE alpha_reg_1_reg_c_4862_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4861_c_n_0),
        .Q(alpha_reg_1_reg_c_4862_c_n_0));
  FDCE alpha_reg_1_reg_c_4863_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4862_c_n_0),
        .Q(alpha_reg_1_reg_c_4863_c_n_0));
  FDCE alpha_reg_1_reg_c_4864_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4863_c_n_0),
        .Q(alpha_reg_1_reg_c_4864_c_n_0));
  FDCE alpha_reg_1_reg_c_4865_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4864_c_n_0),
        .Q(alpha_reg_1_reg_c_4865_c_n_0));
  FDCE alpha_reg_1_reg_c_4866_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4865_c_n_0),
        .Q(alpha_reg_1_reg_c_4866_c_n_0));
  FDCE alpha_reg_1_reg_c_4867_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4866_c_n_0),
        .Q(alpha_reg_1_reg_c_4867_c_n_0));
  FDCE alpha_reg_1_reg_c_4868_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4867_c_n_0),
        .Q(alpha_reg_1_reg_c_4868_c_n_0));
  FDCE alpha_reg_1_reg_c_4869_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4868_c_n_0),
        .Q(alpha_reg_1_reg_c_4869_c_n_0));
  FDCE alpha_reg_1_reg_c_4870_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4869_c_n_0),
        .Q(alpha_reg_1_reg_c_4870_c_n_0));
  FDCE alpha_reg_1_reg_c_4871_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4870_c_n_0),
        .Q(alpha_reg_1_reg_c_4871_c_n_0));
  FDCE alpha_reg_1_reg_c_4872_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4871_c_n_0),
        .Q(alpha_reg_1_reg_c_4872_c_n_0));
  FDCE alpha_reg_1_reg_c_4873_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4872_c_n_0),
        .Q(alpha_reg_1_reg_c_4873_c_n_0));
  FDCE alpha_reg_1_reg_c_4874_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4873_c_n_0),
        .Q(alpha_reg_1_reg_c_4874_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c " *) 
  SRLC32E alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4842_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4842_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c_n_1));
  FDCE alpha_reg_1_reg_c_4875_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4874_c_n_0),
        .Q(alpha_reg_1_reg_c_4875_c_n_0));
  FDCE alpha_reg_1_reg_c_4876_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4875_c_n_0),
        .Q(alpha_reg_1_reg_c_4876_c_n_0));
  FDCE alpha_reg_1_reg_c_4877_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4876_c_n_0),
        .Q(alpha_reg_1_reg_c_4877_c_n_0));
  FDCE alpha_reg_1_reg_c_4878_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4877_c_n_0),
        .Q(alpha_reg_1_reg_c_4878_c_n_0));
  FDCE alpha_reg_1_reg_c_4879_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4878_c_n_0),
        .Q(alpha_reg_1_reg_c_4879_c_n_0));
  FDCE alpha_reg_1_reg_c_4880_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4879_c_n_0),
        .Q(alpha_reg_1_reg_c_4880_c_n_0));
  FDCE alpha_reg_1_reg_c_4881_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4880_c_n_0),
        .Q(alpha_reg_1_reg_c_4881_c_n_0));
  FDCE alpha_reg_1_reg_c_4882_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4881_c_n_0),
        .Q(alpha_reg_1_reg_c_4882_c_n_0));
  FDCE alpha_reg_1_reg_c_4883_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4882_c_n_0),
        .Q(alpha_reg_1_reg_c_4883_c_n_0));
  FDCE alpha_reg_1_reg_c_4884_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4883_c_n_0),
        .Q(alpha_reg_1_reg_c_4884_c_n_0));
  FDCE alpha_reg_1_reg_c_4885_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4884_c_n_0),
        .Q(alpha_reg_1_reg_c_4885_c_n_0));
  FDCE alpha_reg_1_reg_c_4886_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4885_c_n_0),
        .Q(alpha_reg_1_reg_c_4886_c_n_0));
  FDCE alpha_reg_1_reg_c_4887_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4886_c_n_0),
        .Q(alpha_reg_1_reg_c_4887_c_n_0));
  FDCE alpha_reg_1_reg_c_4888_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4887_c_n_0),
        .Q(alpha_reg_1_reg_c_4888_c_n_0));
  FDCE alpha_reg_1_reg_c_4889_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4888_c_n_0),
        .Q(alpha_reg_1_reg_c_4889_c_n_0));
  FDCE alpha_reg_1_reg_c_4890_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4889_c_n_0),
        .Q(alpha_reg_1_reg_c_4890_c_n_0));
  FDCE alpha_reg_1_reg_c_4891_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4890_c_n_0),
        .Q(alpha_reg_1_reg_c_4891_c_n_0));
  FDCE alpha_reg_1_reg_c_4892_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4891_c_n_0),
        .Q(alpha_reg_1_reg_c_4892_c_n_0));
  FDCE alpha_reg_1_reg_c_4893_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4892_c_n_0),
        .Q(alpha_reg_1_reg_c_4893_c_n_0));
  FDCE alpha_reg_1_reg_c_4894_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4893_c_n_0),
        .Q(alpha_reg_1_reg_c_4894_c_n_0));
  FDCE alpha_reg_1_reg_c_4895_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4894_c_n_0),
        .Q(alpha_reg_1_reg_c_4895_c_n_0));
  FDCE alpha_reg_1_reg_c_4896_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4895_c_n_0),
        .Q(alpha_reg_1_reg_c_4896_c_n_0));
  FDCE alpha_reg_1_reg_c_4897_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4896_c_n_0),
        .Q(alpha_reg_1_reg_c_4897_c_n_0));
  FDCE alpha_reg_1_reg_c_4898_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4897_c_n_0),
        .Q(alpha_reg_1_reg_c_4898_c_n_0));
  FDCE alpha_reg_1_reg_c_4899_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4898_c_n_0),
        .Q(alpha_reg_1_reg_c_4899_c_n_0));
  FDCE alpha_reg_1_reg_c_4900_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4899_c_n_0),
        .Q(alpha_reg_1_reg_c_4900_c_n_0));
  FDCE alpha_reg_1_reg_c_4901_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4900_c_n_0),
        .Q(alpha_reg_1_reg_c_4901_c_n_0));
  FDCE alpha_reg_1_reg_c_4902_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4901_c_n_0),
        .Q(alpha_reg_1_reg_c_4902_c_n_0));
  FDCE alpha_reg_1_reg_c_4903_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4902_c_n_0),
        .Q(alpha_reg_1_reg_c_4903_c_n_0));
  FDCE alpha_reg_1_reg_c_4904_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4903_c_n_0),
        .Q(alpha_reg_1_reg_c_4904_c_n_0));
  FDCE alpha_reg_1_reg_c_4905_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4904_c_n_0),
        .Q(alpha_reg_1_reg_c_4905_c_n_0));
  FDCE alpha_reg_1_reg_c_4906_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4905_c_n_0),
        .Q(alpha_reg_1_reg_c_4906_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c " *) 
  SRLC32E alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4874_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4874_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c_n_1));
  FDCE alpha_reg_1_reg_c_4907_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4906_c_n_0),
        .Q(alpha_reg_1_reg_c_4907_c_n_0));
  FDCE alpha_reg_1_reg_c_4908_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4907_c_n_0),
        .Q(alpha_reg_1_reg_c_4908_c_n_0));
  FDCE alpha_reg_1_reg_c_4909_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4908_c_n_0),
        .Q(alpha_reg_1_reg_c_4909_c_n_0));
  FDCE alpha_reg_1_reg_c_4910_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4909_c_n_0),
        .Q(alpha_reg_1_reg_c_4910_c_n_0));
  FDCE alpha_reg_1_reg_c_4911_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4910_c_n_0),
        .Q(alpha_reg_1_reg_c_4911_c_n_0));
  FDCE alpha_reg_1_reg_c_4912_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4911_c_n_0),
        .Q(alpha_reg_1_reg_c_4912_c_n_0));
  FDCE alpha_reg_1_reg_c_4913_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4912_c_n_0),
        .Q(alpha_reg_1_reg_c_4913_c_n_0));
  FDCE alpha_reg_1_reg_c_4914_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4913_c_n_0),
        .Q(alpha_reg_1_reg_c_4914_c_n_0));
  FDCE alpha_reg_1_reg_c_4915_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4914_c_n_0),
        .Q(alpha_reg_1_reg_c_4915_c_n_0));
  FDCE alpha_reg_1_reg_c_4916_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4915_c_n_0),
        .Q(alpha_reg_1_reg_c_4916_c_n_0));
  FDCE alpha_reg_1_reg_c_4917_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4916_c_n_0),
        .Q(alpha_reg_1_reg_c_4917_c_n_0));
  FDCE alpha_reg_1_reg_c_4918_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4917_c_n_0),
        .Q(alpha_reg_1_reg_c_4918_c_n_0));
  FDCE alpha_reg_1_reg_c_4919_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4918_c_n_0),
        .Q(alpha_reg_1_reg_c_4919_c_n_0));
  FDCE alpha_reg_1_reg_c_4920_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4919_c_n_0),
        .Q(alpha_reg_1_reg_c_4920_c_n_0));
  FDCE alpha_reg_1_reg_c_4921_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4920_c_n_0),
        .Q(alpha_reg_1_reg_c_4921_c_n_0));
  FDCE alpha_reg_1_reg_c_4922_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4921_c_n_0),
        .Q(alpha_reg_1_reg_c_4922_c_n_0));
  FDCE alpha_reg_1_reg_c_4923_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4922_c_n_0),
        .Q(alpha_reg_1_reg_c_4923_c_n_0));
  FDCE alpha_reg_1_reg_c_4924_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4923_c_n_0),
        .Q(alpha_reg_1_reg_c_4924_c_n_0));
  FDCE alpha_reg_1_reg_c_4925_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4924_c_n_0),
        .Q(alpha_reg_1_reg_c_4925_c_n_0));
  FDCE alpha_reg_1_reg_c_4926_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4925_c_n_0),
        .Q(alpha_reg_1_reg_c_4926_c_n_0));
  FDCE alpha_reg_1_reg_c_4927_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4926_c_n_0),
        .Q(alpha_reg_1_reg_c_4927_c_n_0));
  FDCE alpha_reg_1_reg_c_4928_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4927_c_n_0),
        .Q(alpha_reg_1_reg_c_4928_c_n_0));
  FDCE alpha_reg_1_reg_c_4929_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4928_c_n_0),
        .Q(alpha_reg_1_reg_c_4929_c_n_0));
  FDCE alpha_reg_1_reg_c_4930_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4929_c_n_0),
        .Q(alpha_reg_1_reg_c_4930_c_n_0));
  FDCE alpha_reg_1_reg_c_4931_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4930_c_n_0),
        .Q(alpha_reg_1_reg_c_4931_c_n_0));
  FDCE alpha_reg_1_reg_c_4932_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4931_c_n_0),
        .Q(alpha_reg_1_reg_c_4932_c_n_0));
  FDCE alpha_reg_1_reg_c_4933_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4932_c_n_0),
        .Q(alpha_reg_1_reg_c_4933_c_n_0));
  FDCE alpha_reg_1_reg_c_4934_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4933_c_n_0),
        .Q(alpha_reg_1_reg_c_4934_c_n_0));
  FDCE alpha_reg_1_reg_c_4935_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4934_c_n_0),
        .Q(alpha_reg_1_reg_c_4935_c_n_0));
  FDCE alpha_reg_1_reg_c_4936_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4935_c_n_0),
        .Q(alpha_reg_1_reg_c_4936_c_n_0));
  FDCE alpha_reg_1_reg_c_4937_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4936_c_n_0),
        .Q(alpha_reg_1_reg_c_4937_c_n_0));
  FDCE alpha_reg_1_reg_c_4938_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4937_c_n_0),
        .Q(alpha_reg_1_reg_c_4938_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c " *) 
  SRLC32E alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4906_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4906_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c_n_1));
  FDCE alpha_reg_1_reg_c_4939_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4938_c_n_0),
        .Q(alpha_reg_1_reg_c_4939_c_n_0));
  FDCE alpha_reg_1_reg_c_4940_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4939_c_n_0),
        .Q(alpha_reg_1_reg_c_4940_c_n_0));
  FDCE alpha_reg_1_reg_c_4941_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4940_c_n_0),
        .Q(alpha_reg_1_reg_c_4941_c_n_0));
  FDCE alpha_reg_1_reg_c_4942_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4941_c_n_0),
        .Q(alpha_reg_1_reg_c_4942_c_n_0));
  FDCE alpha_reg_1_reg_c_4943_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4942_c_n_0),
        .Q(alpha_reg_1_reg_c_4943_c_n_0));
  FDCE alpha_reg_1_reg_c_4944_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4943_c_n_0),
        .Q(alpha_reg_1_reg_c_4944_c_n_0));
  FDCE alpha_reg_1_reg_c_4945_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4944_c_n_0),
        .Q(alpha_reg_1_reg_c_4945_c_n_0));
  FDCE alpha_reg_1_reg_c_4946_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4945_c_n_0),
        .Q(alpha_reg_1_reg_c_4946_c_n_0));
  FDCE alpha_reg_1_reg_c_4947_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4946_c_n_0),
        .Q(alpha_reg_1_reg_c_4947_c_n_0));
  FDCE alpha_reg_1_reg_c_4948_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4947_c_n_0),
        .Q(alpha_reg_1_reg_c_4948_c_n_0));
  FDCE alpha_reg_1_reg_c_4949_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4948_c_n_0),
        .Q(alpha_reg_1_reg_c_4949_c_n_0));
  FDCE alpha_reg_1_reg_c_4950_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4949_c_n_0),
        .Q(alpha_reg_1_reg_c_4950_c_n_0));
  FDCE alpha_reg_1_reg_c_4951_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4950_c_n_0),
        .Q(alpha_reg_1_reg_c_4951_c_n_0));
  FDCE alpha_reg_1_reg_c_4952_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4951_c_n_0),
        .Q(alpha_reg_1_reg_c_4952_c_n_0));
  FDCE alpha_reg_1_reg_c_4953_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4952_c_n_0),
        .Q(alpha_reg_1_reg_c_4953_c_n_0));
  FDCE alpha_reg_1_reg_c_4954_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4953_c_n_0),
        .Q(alpha_reg_1_reg_c_4954_c_n_0));
  FDCE alpha_reg_1_reg_c_4955_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4954_c_n_0),
        .Q(alpha_reg_1_reg_c_4955_c_n_0));
  FDCE alpha_reg_1_reg_c_4956_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4955_c_n_0),
        .Q(alpha_reg_1_reg_c_4956_c_n_0));
  FDCE alpha_reg_1_reg_c_4957_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4956_c_n_0),
        .Q(alpha_reg_1_reg_c_4957_c_n_0));
  FDCE alpha_reg_1_reg_c_4958_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4957_c_n_0),
        .Q(alpha_reg_1_reg_c_4958_c_n_0));
  FDCE alpha_reg_1_reg_c_4959_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4958_c_n_0),
        .Q(alpha_reg_1_reg_c_4959_c_n_0));
  FDCE alpha_reg_1_reg_c_4960_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4959_c_n_0),
        .Q(alpha_reg_1_reg_c_4960_c_n_0));
  FDCE alpha_reg_1_reg_c_4961_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4960_c_n_0),
        .Q(alpha_reg_1_reg_c_4961_c_n_0));
  FDCE alpha_reg_1_reg_c_4962_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4961_c_n_0),
        .Q(alpha_reg_1_reg_c_4962_c_n_0));
  FDCE alpha_reg_1_reg_c_4963_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4962_c_n_0),
        .Q(alpha_reg_1_reg_c_4963_c_n_0));
  FDCE alpha_reg_1_reg_c_4964_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4963_c_n_0),
        .Q(alpha_reg_1_reg_c_4964_c_n_0));
  FDCE alpha_reg_1_reg_c_4965_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4964_c_n_0),
        .Q(alpha_reg_1_reg_c_4965_c_n_0));
  FDCE alpha_reg_1_reg_c_4966_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4965_c_n_0),
        .Q(alpha_reg_1_reg_c_4966_c_n_0));
  FDCE alpha_reg_1_reg_c_4967_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4966_c_n_0),
        .Q(alpha_reg_1_reg_c_4967_c_n_0));
  FDCE alpha_reg_1_reg_c_4968_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4967_c_n_0),
        .Q(alpha_reg_1_reg_c_4968_c_n_0));
  FDCE alpha_reg_1_reg_c_4969_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4968_c_n_0),
        .Q(alpha_reg_1_reg_c_4969_c_n_0));
  FDCE alpha_reg_1_reg_c_4970_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4969_c_n_0),
        .Q(alpha_reg_1_reg_c_4970_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c " *) 
  SRLC32E alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4938_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4938_c_n_1),
        .Q(alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_4971_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4970_c_n_0),
        .Q(alpha_reg_1_reg_c_4971_c_n_0));
  FDCE alpha_reg_1_reg_c_4972_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4971_c_n_0),
        .Q(alpha_reg_1_reg_c_4972_c_n_0));
  FDCE alpha_reg_1_reg_c_4973_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4972_c_n_0),
        .Q(alpha_reg_1_reg_c_4973_c_n_0));
  FDCE alpha_reg_1_reg_c_4974_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4973_c_n_0),
        .Q(alpha_reg_1_reg_c_4974_c_n_0));
  FDCE alpha_reg_1_reg_c_4975_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4974_c_n_0),
        .Q(alpha_reg_1_reg_c_4975_c_n_0));
  FDCE alpha_reg_1_reg_c_4976_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4975_c_n_0),
        .Q(alpha_reg_1_reg_c_4976_c_n_0));
  FDCE alpha_reg_1_reg_c_4977_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4976_c_n_0),
        .Q(alpha_reg_1_reg_c_4977_c_n_0));
  FDCE alpha_reg_1_reg_c_4978_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4977_c_n_0),
        .Q(alpha_reg_1_reg_c_4978_c_n_0));
  FDCE alpha_reg_1_reg_c_4979_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4978_c_n_0),
        .Q(alpha_reg_1_reg_c_4979_c_n_0));
  FDCE alpha_reg_1_reg_c_4980_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4979_c_n_0),
        .Q(alpha_reg_1_reg_c_4980_c_n_0));
  FDCE alpha_reg_1_reg_c_4981_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4980_c_n_0),
        .Q(alpha_reg_1_reg_c_4981_c_n_0));
  FDCE alpha_reg_1_reg_c_4982_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4981_c_n_0),
        .Q(alpha_reg_1_reg_c_4982_c_n_0));
  FDCE alpha_reg_1_reg_c_4983_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4982_c_n_0),
        .Q(alpha_reg_1_reg_c_4983_c_n_0));
  FDCE alpha_reg_1_reg_c_4984_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4983_c_n_0),
        .Q(alpha_reg_1_reg_c_4984_c_n_0));
  FDCE alpha_reg_1_reg_c_4985_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4984_c_n_0),
        .Q(alpha_reg_1_reg_c_4985_c_n_0));
  FDCE alpha_reg_1_reg_c_4986_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4985_c_n_0),
        .Q(alpha_reg_1_reg_c_4986_c_n_0));
  FDCE alpha_reg_1_reg_c_4987_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4986_c_n_0),
        .Q(alpha_reg_1_reg_c_4987_c_n_0));
  FDCE alpha_reg_1_reg_c_4988_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4987_c_n_0),
        .Q(alpha_reg_1_reg_c_4988_c_n_0));
  FDCE alpha_reg_1_reg_c_4989_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4988_c_n_0),
        .Q(alpha_reg_1_reg_c_4989_c_n_0));
  FDCE alpha_reg_1_reg_c_4990_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4989_c_n_0),
        .Q(alpha_reg_1_reg_c_4990_c_n_0));
  FDCE alpha_reg_1_reg_c_4991_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4990_c_n_0),
        .Q(alpha_reg_1_reg_c_4991_c_n_0));
  FDCE alpha_reg_1_reg_c_4992_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4991_c_n_0),
        .Q(alpha_reg_1_reg_c_4992_c_n_0));
  FDCE alpha_reg_1_reg_c_4993_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4992_c_n_0),
        .Q(alpha_reg_1_reg_c_4993_c_n_0));
  FDCE alpha_reg_1_reg_c_4994_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4993_c_n_0),
        .Q(alpha_reg_1_reg_c_4994_c_n_0));
  FDCE alpha_reg_1_reg_c_4995_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4994_c_n_0),
        .Q(alpha_reg_1_reg_c_4995_c_n_0));
  FDCE alpha_reg_1_reg_c_4996_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4995_c_n_0),
        .Q(alpha_reg_1_reg_c_4996_c_n_0));
  FDCE alpha_reg_1_reg_c_4997_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4996_c_n_0),
        .Q(alpha_reg_1_reg_c_4997_c_n_0));
  FDCE alpha_reg_1_reg_c_4998_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4997_c_n_0),
        .Q(alpha_reg_1_reg_c_4998_c_n_0));
  FDCE alpha_reg_1_reg_c_4999_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4998_c_n_0),
        .Q(alpha_reg_1_reg_c_4999_c_n_0));
  FDCE alpha_reg_1_reg_c_5000_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_4999_c_n_0),
        .Q(alpha_reg_1_reg_c_5000_c_n_0));
  FDCE alpha_reg_1_reg_c_5001_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5000_c_n_0),
        .Q(alpha_reg_1_reg_c_5001_c_n_0));
  FDCE alpha_reg_1_reg_c_5002_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5001_c_n_0),
        .Q(alpha_reg_1_reg_c_5002_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c " *) 
  SRLC32E alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_4970_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_4970_c_n_0),
        .Q(NLW_alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c_n_1));
  FDCE alpha_reg_1_reg_c_5003_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5002_c_n_0),
        .Q(alpha_reg_1_reg_c_5003_c_n_0));
  FDCE alpha_reg_1_reg_c_5004_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5003_c_n_0),
        .Q(alpha_reg_1_reg_c_5004_c_n_0));
  FDCE alpha_reg_1_reg_c_5005_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5004_c_n_0),
        .Q(alpha_reg_1_reg_c_5005_c_n_0));
  FDCE alpha_reg_1_reg_c_5006_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5005_c_n_0),
        .Q(alpha_reg_1_reg_c_5006_c_n_0));
  FDCE alpha_reg_1_reg_c_5007_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5006_c_n_0),
        .Q(alpha_reg_1_reg_c_5007_c_n_0));
  FDCE alpha_reg_1_reg_c_5008_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5007_c_n_0),
        .Q(alpha_reg_1_reg_c_5008_c_n_0));
  FDCE alpha_reg_1_reg_c_5009_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5008_c_n_0),
        .Q(alpha_reg_1_reg_c_5009_c_n_0));
  FDCE alpha_reg_1_reg_c_5010_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5009_c_n_0),
        .Q(alpha_reg_1_reg_c_5010_c_n_0));
  FDCE alpha_reg_1_reg_c_5011_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5010_c_n_0),
        .Q(alpha_reg_1_reg_c_5011_c_n_0));
  FDCE alpha_reg_1_reg_c_5012_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5011_c_n_0),
        .Q(alpha_reg_1_reg_c_5012_c_n_0));
  FDCE alpha_reg_1_reg_c_5013_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5012_c_n_0),
        .Q(alpha_reg_1_reg_c_5013_c_n_0));
  FDCE alpha_reg_1_reg_c_5014_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5013_c_n_0),
        .Q(alpha_reg_1_reg_c_5014_c_n_0));
  FDCE alpha_reg_1_reg_c_5015_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5014_c_n_0),
        .Q(alpha_reg_1_reg_c_5015_c_n_0));
  FDCE alpha_reg_1_reg_c_5016_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5015_c_n_0),
        .Q(alpha_reg_1_reg_c_5016_c_n_0));
  FDCE alpha_reg_1_reg_c_5017_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5016_c_n_0),
        .Q(alpha_reg_1_reg_c_5017_c_n_0));
  FDCE alpha_reg_1_reg_c_5018_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5017_c_n_0),
        .Q(alpha_reg_1_reg_c_5018_c_n_0));
  FDCE alpha_reg_1_reg_c_5019_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5018_c_n_0),
        .Q(alpha_reg_1_reg_c_5019_c_n_0));
  FDCE alpha_reg_1_reg_c_5020_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5019_c_n_0),
        .Q(alpha_reg_1_reg_c_5020_c_n_0));
  FDCE alpha_reg_1_reg_c_5021_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5020_c_n_0),
        .Q(alpha_reg_1_reg_c_5021_c_n_0));
  FDCE alpha_reg_1_reg_c_5022_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5021_c_n_0),
        .Q(alpha_reg_1_reg_c_5022_c_n_0));
  FDCE alpha_reg_1_reg_c_5023_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5022_c_n_0),
        .Q(alpha_reg_1_reg_c_5023_c_n_0));
  FDCE alpha_reg_1_reg_c_5024_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5023_c_n_0),
        .Q(alpha_reg_1_reg_c_5024_c_n_0));
  FDCE alpha_reg_1_reg_c_5025_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5024_c_n_0),
        .Q(alpha_reg_1_reg_c_5025_c_n_0));
  FDCE alpha_reg_1_reg_c_5026_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5025_c_n_0),
        .Q(alpha_reg_1_reg_c_5026_c_n_0));
  FDCE alpha_reg_1_reg_c_5027_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5026_c_n_0),
        .Q(alpha_reg_1_reg_c_5027_c_n_0));
  FDCE alpha_reg_1_reg_c_5028_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5027_c_n_0),
        .Q(alpha_reg_1_reg_c_5028_c_n_0));
  FDCE alpha_reg_1_reg_c_5029_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5028_c_n_0),
        .Q(alpha_reg_1_reg_c_5029_c_n_0));
  FDCE alpha_reg_1_reg_c_5030_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5029_c_n_0),
        .Q(alpha_reg_1_reg_c_5030_c_n_0));
  FDCE alpha_reg_1_reg_c_5031_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5030_c_n_0),
        .Q(alpha_reg_1_reg_c_5031_c_n_0));
  FDCE alpha_reg_1_reg_c_5032_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5031_c_n_0),
        .Q(alpha_reg_1_reg_c_5032_c_n_0));
  FDCE alpha_reg_1_reg_c_5033_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5032_c_n_0),
        .Q(alpha_reg_1_reg_c_5033_c_n_0));
  FDCE alpha_reg_1_reg_c_5034_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5033_c_n_0),
        .Q(alpha_reg_1_reg_c_5034_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c " *) 
  SRLC32E alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_5002_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5002_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c_n_1));
  FDCE alpha_reg_1_reg_c_5035_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5034_c_n_0),
        .Q(alpha_reg_1_reg_c_5035_c_n_0));
  FDCE alpha_reg_1_reg_c_5036_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5035_c_n_0),
        .Q(alpha_reg_1_reg_c_5036_c_n_0));
  FDCE alpha_reg_1_reg_c_5037_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5036_c_n_0),
        .Q(alpha_reg_1_reg_c_5037_c_n_0));
  FDCE alpha_reg_1_reg_c_5038_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5037_c_n_0),
        .Q(alpha_reg_1_reg_c_5038_c_n_0));
  FDCE alpha_reg_1_reg_c_5039_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5038_c_n_0),
        .Q(alpha_reg_1_reg_c_5039_c_n_0));
  FDCE alpha_reg_1_reg_c_5040_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5039_c_n_0),
        .Q(alpha_reg_1_reg_c_5040_c_n_0));
  FDCE alpha_reg_1_reg_c_5041_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5040_c_n_0),
        .Q(alpha_reg_1_reg_c_5041_c_n_0));
  FDCE alpha_reg_1_reg_c_5042_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5041_c_n_0),
        .Q(alpha_reg_1_reg_c_5042_c_n_0));
  FDCE alpha_reg_1_reg_c_5043_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5042_c_n_0),
        .Q(alpha_reg_1_reg_c_5043_c_n_0));
  FDCE alpha_reg_1_reg_c_5044_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5043_c_n_0),
        .Q(alpha_reg_1_reg_c_5044_c_n_0));
  FDCE alpha_reg_1_reg_c_5045_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5044_c_n_0),
        .Q(alpha_reg_1_reg_c_5045_c_n_0));
  FDCE alpha_reg_1_reg_c_5046_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5045_c_n_0),
        .Q(alpha_reg_1_reg_c_5046_c_n_0));
  FDCE alpha_reg_1_reg_c_5047_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5046_c_n_0),
        .Q(alpha_reg_1_reg_c_5047_c_n_0));
  FDCE alpha_reg_1_reg_c_5048_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5047_c_n_0),
        .Q(alpha_reg_1_reg_c_5048_c_n_0));
  FDCE alpha_reg_1_reg_c_5049_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5048_c_n_0),
        .Q(alpha_reg_1_reg_c_5049_c_n_0));
  FDCE alpha_reg_1_reg_c_5050_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5049_c_n_0),
        .Q(alpha_reg_1_reg_c_5050_c_n_0));
  FDCE alpha_reg_1_reg_c_5051_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5050_c_n_0),
        .Q(alpha_reg_1_reg_c_5051_c_n_0));
  FDCE alpha_reg_1_reg_c_5052_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5051_c_n_0),
        .Q(alpha_reg_1_reg_c_5052_c_n_0));
  FDCE alpha_reg_1_reg_c_5053_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5052_c_n_0),
        .Q(alpha_reg_1_reg_c_5053_c_n_0));
  FDCE alpha_reg_1_reg_c_5054_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5053_c_n_0),
        .Q(alpha_reg_1_reg_c_5054_c_n_0));
  FDCE alpha_reg_1_reg_c_5055_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5054_c_n_0),
        .Q(alpha_reg_1_reg_c_5055_c_n_0));
  FDCE alpha_reg_1_reg_c_5056_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5055_c_n_0),
        .Q(alpha_reg_1_reg_c_5056_c_n_0));
  FDCE alpha_reg_1_reg_c_5057_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5056_c_n_0),
        .Q(alpha_reg_1_reg_c_5057_c_n_0));
  FDCE alpha_reg_1_reg_c_5058_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5057_c_n_0),
        .Q(alpha_reg_1_reg_c_5058_c_n_0));
  FDCE alpha_reg_1_reg_c_5059_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5058_c_n_0),
        .Q(alpha_reg_1_reg_c_5059_c_n_0));
  FDCE alpha_reg_1_reg_c_5060_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5059_c_n_0),
        .Q(alpha_reg_1_reg_c_5060_c_n_0));
  FDCE alpha_reg_1_reg_c_5061_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5060_c_n_0),
        .Q(alpha_reg_1_reg_c_5061_c_n_0));
  FDCE alpha_reg_1_reg_c_5062_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5061_c_n_0),
        .Q(alpha_reg_1_reg_c_5062_c_n_0));
  FDCE alpha_reg_1_reg_c_5063_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5062_c_n_0),
        .Q(alpha_reg_1_reg_c_5063_c_n_0));
  FDCE alpha_reg_1_reg_c_5064_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5063_c_n_0),
        .Q(alpha_reg_1_reg_c_5064_c_n_0));
  FDCE alpha_reg_1_reg_c_5065_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5064_c_n_0),
        .Q(alpha_reg_1_reg_c_5065_c_n_0));
  FDCE alpha_reg_1_reg_c_5066_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5065_c_n_0),
        .Q(alpha_reg_1_reg_c_5066_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c " *) 
  SRLC32E alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_5034_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5034_c_n_1),
        .Q(NLW_alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c_Q_UNCONNECTED),
        .Q31(alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c_n_1));
  FDCE alpha_reg_1_reg_c_5067_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5066_c_n_0),
        .Q(alpha_reg_1_reg_c_5067_c_n_0));
  FDCE alpha_reg_1_reg_c_5068_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5067_c_n_0),
        .Q(alpha_reg_1_reg_c_5068_c_n_0));
  FDCE alpha_reg_1_reg_c_5069_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5068_c_n_0),
        .Q(alpha_reg_1_reg_c_5069_c_n_0));
  FDCE alpha_reg_1_reg_c_5070_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5069_c_n_0),
        .Q(alpha_reg_1_reg_c_5070_c_n_0));
  FDCE alpha_reg_1_reg_c_5071_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5070_c_n_0),
        .Q(alpha_reg_1_reg_c_5071_c_n_0));
  FDCE alpha_reg_1_reg_c_5072_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5071_c_n_0),
        .Q(alpha_reg_1_reg_c_5072_c_n_0));
  FDCE alpha_reg_1_reg_c_5073_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5072_c_n_0),
        .Q(alpha_reg_1_reg_c_5073_c_n_0));
  FDCE alpha_reg_1_reg_c_5074_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5073_c_n_0),
        .Q(alpha_reg_1_reg_c_5074_c_n_0));
  FDCE alpha_reg_1_reg_c_5075_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5074_c_n_0),
        .Q(alpha_reg_1_reg_c_5075_c_n_0));
  FDCE alpha_reg_1_reg_c_5076_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5075_c_n_0),
        .Q(alpha_reg_1_reg_c_5076_c_n_0));
  FDCE alpha_reg_1_reg_c_5077_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5076_c_n_0),
        .Q(alpha_reg_1_reg_c_5077_c_n_0));
  FDCE alpha_reg_1_reg_c_5078_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5077_c_n_0),
        .Q(alpha_reg_1_reg_c_5078_c_n_0));
  FDCE alpha_reg_1_reg_c_5079_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5078_c_n_0),
        .Q(alpha_reg_1_reg_c_5079_c_n_0));
  FDCE alpha_reg_1_reg_c_5080_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5079_c_n_0),
        .Q(alpha_reg_1_reg_c_5080_c_n_0));
  FDCE alpha_reg_1_reg_c_5081_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5080_c_n_0),
        .Q(alpha_reg_1_reg_c_5081_c_n_0));
  FDCE alpha_reg_1_reg_c_5082_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5081_c_n_0),
        .Q(alpha_reg_1_reg_c_5082_c_n_0));
  FDCE alpha_reg_1_reg_c_5083_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5082_c_n_0),
        .Q(alpha_reg_1_reg_c_5083_c_n_0));
  FDCE alpha_reg_1_reg_c_5084_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5083_c_n_0),
        .Q(alpha_reg_1_reg_c_5084_c_n_0));
  FDCE alpha_reg_1_reg_c_5085_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5084_c_n_0),
        .Q(alpha_reg_1_reg_c_5085_c_n_0));
  FDCE alpha_reg_1_reg_c_5086_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5085_c_n_0),
        .Q(alpha_reg_1_reg_c_5086_c_n_0));
  FDCE alpha_reg_1_reg_c_5087_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5086_c_n_0),
        .Q(alpha_reg_1_reg_c_5087_c_n_0));
  FDCE alpha_reg_1_reg_c_5088_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5087_c_n_0),
        .Q(alpha_reg_1_reg_c_5088_c_n_0));
  FDCE alpha_reg_1_reg_c_5089_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5088_c_n_0),
        .Q(alpha_reg_1_reg_c_5089_c_n_0));
  FDCE alpha_reg_1_reg_c_5090_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5089_c_n_0),
        .Q(alpha_reg_1_reg_c_5090_c_n_0));
  FDCE alpha_reg_1_reg_c_5091_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5090_c_n_0),
        .Q(alpha_reg_1_reg_c_5091_c_n_0));
  FDCE alpha_reg_1_reg_c_5092_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5091_c_n_0),
        .Q(alpha_reg_1_reg_c_5092_c_n_0));
  FDCE alpha_reg_1_reg_c_5093_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5092_c_n_0),
        .Q(alpha_reg_1_reg_c_5093_c_n_0));
  FDCE alpha_reg_1_reg_c_5094_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5093_c_n_0),
        .Q(alpha_reg_1_reg_c_5094_c_n_0));
  FDCE alpha_reg_1_reg_c_5095_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5094_c_n_0),
        .Q(alpha_reg_1_reg_c_5095_c_n_0));
  FDCE alpha_reg_1_reg_c_5096_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5095_c_n_0),
        .Q(alpha_reg_1_reg_c_5096_c_n_0));
  FDCE alpha_reg_1_reg_c_5097_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5096_c_n_0),
        .Q(alpha_reg_1_reg_c_5097_c_n_0));
  FDCE alpha_reg_1_reg_c_5098_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5097_c_n_0),
        .Q(alpha_reg_1_reg_c_5098_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c " *) 
  SRLC32E alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_5066_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5066_c_n_1),
        .Q(alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c_Q31_UNCONNECTED));
  FDCE alpha_reg_1_reg_c_5099_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5098_c_n_0),
        .Q(alpha_reg_1_reg_c_5099_c_n_0));
  FDCE alpha_reg_1_reg_c_5100_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5099_c_n_0),
        .Q(alpha_reg_1_reg_c_5100_c_n_0));
  FDCE alpha_reg_1_reg_c_5101_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5100_c_n_0),
        .Q(alpha_reg_1_reg_c_5101_c_n_0));
  FDCE alpha_reg_1_reg_c_5102_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5101_c_n_0),
        .Q(alpha_reg_1_reg_c_5102_c_n_0));
  FDCE alpha_reg_1_reg_c_5103_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5102_c_n_0),
        .Q(alpha_reg_1_reg_c_5103_c_n_0));
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c " *) 
  SRLC32E alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(alpha_reg_1_reg_c_5098_srl32_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5098_c_n_0),
        .Q(alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c_n_0),
        .Q31(NLW_alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c_Q31_UNCONNECTED));
  FDRE alpha_reg_1_reg_c_5104_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5104_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(alpha_reg_1_reg_c_5103_srl5_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5103_c_n_0),
        .Q(alpha_reg_1_reg_c_5104_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5104_c_n_0),
        .R(1'b0));
  FDCE alpha_reg_1_reg_c_5104_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5103_c_n_0),
        .Q(alpha_reg_1_reg_c_5104_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    alpha_reg_1_reg_c_5104_gate
       (.I0(alpha_reg_1_reg_c_5104_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_5104_c_n_0),
        .I1(alpha_reg_1_reg_c_5104_c_n_0),
        .O(alpha_reg_1_reg_c_5104_gate_n_0));
  FDCE alpha_reg_1_reg_c_5105
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_1_reg_c_5104_gate_n_0),
        .Q(alpha_reg_1_reg_c_5105_n_0));
  FDCE alpha_reg_1_reg_c_c
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(alpha_reg_1_reg_c_c_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    alpha_reg_1_reg_gate
       (.I0(\alpha_reg_1_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ),
        .I1(alpha_reg_1_reg_c_5105_n_0),
        .O(alpha_reg_1_reg_gate_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282 " *) 
  SRLC32E \alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ),
        .Q(\alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314 " *) 
  SRLC32E \alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346 " *) 
  SRLC32E \alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378 " *) 
  SRLC32E \alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410 " *) 
  SRLC32E \alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ),
        .Q(\alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442 " *) 
  SRLC32E \alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474 " *) 
  SRLC32E \alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506 " *) 
  SRLC32E \alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538 " *) 
  SRLC32E \alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ),
        .Q(\alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386 " *) 
  SRLC32E \alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ),
        .Q(\alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570 " *) 
  SRLC32E \alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602 " *) 
  SRLC32E \alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634 " *) 
  SRLC32E \alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666 " *) 
  SRLC32E \alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ),
        .Q(\alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698 " *) 
  SRLC32E \alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730 " *) 
  SRLC32E \alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762 " *) 
  SRLC32E \alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794 " *) 
  SRLC32E \alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ),
        .Q(\alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826 " *) 
  SRLC32E \alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858 " *) 
  SRLC32E \alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418 " *) 
  SRLC32E \alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890 " *) 
  SRLC32E \alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922 " *) 
  SRLC32E \alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ),
        .Q(\alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954 " *) 
  SRLC32E \alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986 " *) 
  SRLC32E \alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018 " *) 
  SRLC32E \alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050 " *) 
  SRLC32E \alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ),
        .Q(\alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082 " *) 
  SRLC32E \alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114 " *) 
  SRLC32E \alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146 " *) 
  SRLC32E \alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178 " *) 
  SRLC32E \alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ),
        .Q(\alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450 " *) 
  SRLC32E \alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210 " *) 
  SRLC32E \alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242 " *) 
  SRLC32E \alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274 " *) 
  SRLC32E \alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306 " *) 
  SRLC32E \alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ),
        .Q(\alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338 " *) 
  SRLC32E \alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370 " *) 
  SRLC32E \alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402 " *) 
  SRLC32E \alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434 " *) 
  SRLC32E \alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ),
        .Q(\alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466 " *) 
  SRLC32E \alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498 " *) 
  SRLC32E \alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482 " *) 
  SRLC32E \alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530 " *) 
  SRLC32E \alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562 " *) 
  SRLC32E \alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ),
        .Q(\alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594 " *) 
  SRLC32E \alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626 " *) 
  SRLC32E \alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658 " *) 
  SRLC32E \alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690 " *) 
  SRLC32E \alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ),
        .Q(\alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722 " *) 
  SRLC32E \alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754 " *) 
  SRLC32E \alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786 " *) 
  SRLC32E \alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818 " *) 
  SRLC32E \alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ),
        .Q(\alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514 " *) 
  SRLC32E \alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ),
        .Q(\alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850 " *) 
  SRLC32E \alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882 " *) 
  SRLC32E \alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914 " *) 
  SRLC32E \alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946 " *) 
  SRLC32E \alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ),
        .Q(\alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978 " *) 
  SRLC32E \alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010 " *) 
  SRLC32E \alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042 " *) 
  SRLC32E \alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074 " *) 
  SRLC32E \alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ),
        .Q(\alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106 " *) 
  SRLC32E \alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138 " *) 
  SRLC32E \alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546 " *) 
  SRLC32E \alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170 " *) 
  SRLC32E \alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202 " *) 
  SRLC32E \alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ),
        .Q(\alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234 " *) 
  SRLC32E \alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266 " *) 
  SRLC32E \alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298 " *) 
  SRLC32E \alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330 " *) 
  SRLC32E \alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ),
        .Q(\alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362 " *) 
  SRLC32E \alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394 " *) 
  SRLC32E \alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426 " *) 
  SRLC32E \alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458 " *) 
  SRLC32E \alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ),
        .Q(\alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578 " *) 
  SRLC32E \alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290 " *) 
  SRLC32E \alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(top_user_ctrl_vStart_1),
        .Q(\NLW_alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490 " *) 
  SRLC32E \alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522 " *) 
  SRLC32E \alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554 " *) 
  SRLC32E \alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586 " *) 
  SRLC32E \alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ),
        .Q(\alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618 " *) 
  SRLC32E \alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650 " *) 
  SRLC32E \alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682 " *) 
  SRLC32E \alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714 " *) 
  SRLC32E \alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ),
        .Q(\alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746 " *) 
  SRLC32E \alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778 " *) 
  SRLC32E \alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610 " *) 
  SRLC32E \alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810 " *) 
  SRLC32E \alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842 " *) 
  SRLC32E \alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ),
        .Q(\alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874 " *) 
  SRLC32E \alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906 " *) 
  SRLC32E \alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938 " *) 
  SRLC32E \alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970 " *) 
  SRLC32E \alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ),
        .Q(\alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002 " *) 
  SRLC32E \alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034 " *) 
  SRLC32E \alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066 " *) 
  SRLC32E \alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098 " *) 
  SRLC32E \alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ),
        .Q(\alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642 " *) 
  SRLC32E \alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ),
        .Q(\alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104 " *) 
  SRLC32E \alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ),
        .Q(\alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104_Q31_UNCONNECTED ));
  FDRE \alpha_reg_2_reg[3846]_alpha_reg_1_reg_c_5105 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\alpha_reg_2_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ),
        .Q(\alpha_reg_2_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ),
        .R(1'b0));
  FDCE \alpha_reg_2_reg[3847] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_2_reg_gate_n_0),
        .Q(ctrlOut_vStart));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674 " *) 
  SRLC32E \alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706 " *) 
  SRLC32E \alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738 " *) 
  SRLC32E \alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770 " *) 
  SRLC32E \alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ),
        .Q(\alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802 " *) 
  SRLC32E \alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834 " *) 
  SRLC32E \alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866 " *) 
  SRLC32E \alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898 " *) 
  SRLC32E \alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ),
        .Q(\alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322 " *) 
  SRLC32E \alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930 " *) 
  SRLC32E \alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962 " *) 
  SRLC32E \alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994 " *) 
  SRLC32E \alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026 " *) 
  SRLC32E \alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ),
        .Q(\alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058 " *) 
  SRLC32E \alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090 " *) 
  SRLC32E \alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122 " *) 
  SRLC32E \alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154 " *) 
  SRLC32E \alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ),
        .Q(\alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ),
        .Q31(\NLW_alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186 " *) 
  SRLC32E \alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ),
        .Q(\NLW_alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218 " *) 
  SRLC32E \alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354 " *) 
  SRLC32E \alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250 " *) 
  SRLC32E \alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_2_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ),
        .Q(\NLW_alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250_Q_UNCONNECTED ),
        .Q31(\alpha_reg_2_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    alpha_reg_2_reg_gate
       (.I0(\alpha_reg_2_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ),
        .I1(alpha_reg_1_reg_c_5105_n_0),
        .O(alpha_reg_2_reg_gate_n_0));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282 " *) 
  SRLC32E \alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ),
        .Q(\alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314 " *) 
  SRLC32E \alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1023]_srl32_alpha_reg_1_reg_c_2282_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346 " *) 
  SRLC32E \alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1055]_srl32_alpha_reg_1_reg_c_2314_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378 " *) 
  SRLC32E \alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1087]_srl32_alpha_reg_1_reg_c_2346_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410 " *) 
  SRLC32E \alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1119]_srl32_alpha_reg_1_reg_c_2378_n_1 ),
        .Q(\alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442 " *) 
  SRLC32E \alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1151]_srl32_alpha_reg_1_reg_c_2410_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474 " *) 
  SRLC32E \alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1183]_srl32_alpha_reg_1_reg_c_2442_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506 " *) 
  SRLC32E \alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1215]_srl32_alpha_reg_1_reg_c_2474_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538 " *) 
  SRLC32E \alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1247]_srl32_alpha_reg_1_reg_c_2506_n_1 ),
        .Q(\alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386 " *) 
  SRLC32E \alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ),
        .Q(\alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570 " *) 
  SRLC32E \alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1279]_srl32_alpha_reg_1_reg_c_2538_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602 " *) 
  SRLC32E \alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1311]_srl32_alpha_reg_1_reg_c_2570_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634 " *) 
  SRLC32E \alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1343]_srl32_alpha_reg_1_reg_c_2602_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666 " *) 
  SRLC32E \alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1375]_srl32_alpha_reg_1_reg_c_2634_n_1 ),
        .Q(\alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698 " *) 
  SRLC32E \alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1407]_srl32_alpha_reg_1_reg_c_2666_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730 " *) 
  SRLC32E \alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1439]_srl32_alpha_reg_1_reg_c_2698_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762 " *) 
  SRLC32E \alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1471]_srl32_alpha_reg_1_reg_c_2730_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794 " *) 
  SRLC32E \alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1503]_srl32_alpha_reg_1_reg_c_2762_n_1 ),
        .Q(\alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826 " *) 
  SRLC32E \alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1535]_srl32_alpha_reg_1_reg_c_2794_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858 " *) 
  SRLC32E \alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1567]_srl32_alpha_reg_1_reg_c_2826_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418 " *) 
  SRLC32E \alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[127]_srl32_alpha_reg_1_reg_c_1386_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890 " *) 
  SRLC32E \alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1599]_srl32_alpha_reg_1_reg_c_2858_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922 " *) 
  SRLC32E \alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1631]_srl32_alpha_reg_1_reg_c_2890_n_1 ),
        .Q(\alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954 " *) 
  SRLC32E \alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1663]_srl32_alpha_reg_1_reg_c_2922_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986 " *) 
  SRLC32E \alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1695]_srl32_alpha_reg_1_reg_c_2954_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018 " *) 
  SRLC32E \alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1727]_srl32_alpha_reg_1_reg_c_2986_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050 " *) 
  SRLC32E \alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1759]_srl32_alpha_reg_1_reg_c_3018_n_1 ),
        .Q(\alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082 " *) 
  SRLC32E \alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1791]_srl32_alpha_reg_1_reg_c_3050_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114 " *) 
  SRLC32E \alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1823]_srl32_alpha_reg_1_reg_c_3082_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146 " *) 
  SRLC32E \alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1855]_srl32_alpha_reg_1_reg_c_3114_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178 " *) 
  SRLC32E \alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1887]_srl32_alpha_reg_1_reg_c_3146_n_1 ),
        .Q(\alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450 " *) 
  SRLC32E \alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[159]_srl32_alpha_reg_1_reg_c_1418_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210 " *) 
  SRLC32E \alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1919]_srl32_alpha_reg_1_reg_c_3178_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242 " *) 
  SRLC32E \alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1951]_srl32_alpha_reg_1_reg_c_3210_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274 " *) 
  SRLC32E \alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[1983]_srl32_alpha_reg_1_reg_c_3242_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306 " *) 
  SRLC32E \alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2015]_srl32_alpha_reg_1_reg_c_3274_n_1 ),
        .Q(\alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338 " *) 
  SRLC32E \alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2047]_srl32_alpha_reg_1_reg_c_3306_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370 " *) 
  SRLC32E \alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2079]_srl32_alpha_reg_1_reg_c_3338_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402 " *) 
  SRLC32E \alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2111]_srl32_alpha_reg_1_reg_c_3370_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434 " *) 
  SRLC32E \alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2143]_srl32_alpha_reg_1_reg_c_3402_n_1 ),
        .Q(\alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466 " *) 
  SRLC32E \alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2175]_srl32_alpha_reg_1_reg_c_3434_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498 " *) 
  SRLC32E \alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2207]_srl32_alpha_reg_1_reg_c_3466_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482 " *) 
  SRLC32E \alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[191]_srl32_alpha_reg_1_reg_c_1450_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530 " *) 
  SRLC32E \alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2239]_srl32_alpha_reg_1_reg_c_3498_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562 " *) 
  SRLC32E \alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2271]_srl32_alpha_reg_1_reg_c_3530_n_1 ),
        .Q(\alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594 " *) 
  SRLC32E \alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2303]_srl32_alpha_reg_1_reg_c_3562_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626 " *) 
  SRLC32E \alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2335]_srl32_alpha_reg_1_reg_c_3594_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658 " *) 
  SRLC32E \alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2367]_srl32_alpha_reg_1_reg_c_3626_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690 " *) 
  SRLC32E \alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2399]_srl32_alpha_reg_1_reg_c_3658_n_1 ),
        .Q(\alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722 " *) 
  SRLC32E \alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2431]_srl32_alpha_reg_1_reg_c_3690_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754 " *) 
  SRLC32E \alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2463]_srl32_alpha_reg_1_reg_c_3722_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786 " *) 
  SRLC32E \alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2495]_srl32_alpha_reg_1_reg_c_3754_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818 " *) 
  SRLC32E \alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2527]_srl32_alpha_reg_1_reg_c_3786_n_1 ),
        .Q(\alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514 " *) 
  SRLC32E \alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[223]_srl32_alpha_reg_1_reg_c_1482_n_1 ),
        .Q(\alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850 " *) 
  SRLC32E \alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2559]_srl32_alpha_reg_1_reg_c_3818_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882 " *) 
  SRLC32E \alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2591]_srl32_alpha_reg_1_reg_c_3850_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914 " *) 
  SRLC32E \alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2623]_srl32_alpha_reg_1_reg_c_3882_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946 " *) 
  SRLC32E \alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2655]_srl32_alpha_reg_1_reg_c_3914_n_1 ),
        .Q(\alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978 " *) 
  SRLC32E \alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2687]_srl32_alpha_reg_1_reg_c_3946_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010 " *) 
  SRLC32E \alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2719]_srl32_alpha_reg_1_reg_c_3978_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042 " *) 
  SRLC32E \alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2751]_srl32_alpha_reg_1_reg_c_4010_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074 " *) 
  SRLC32E \alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2783]_srl32_alpha_reg_1_reg_c_4042_n_1 ),
        .Q(\alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106 " *) 
  SRLC32E \alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2815]_srl32_alpha_reg_1_reg_c_4074_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138 " *) 
  SRLC32E \alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2847]_srl32_alpha_reg_1_reg_c_4106_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546 " *) 
  SRLC32E \alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[255]_srl32_alpha_reg_1_reg_c_1514_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170 " *) 
  SRLC32E \alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2879]_srl32_alpha_reg_1_reg_c_4138_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202 " *) 
  SRLC32E \alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2911]_srl32_alpha_reg_1_reg_c_4170_n_1 ),
        .Q(\alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234 " *) 
  SRLC32E \alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2943]_srl32_alpha_reg_1_reg_c_4202_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266 " *) 
  SRLC32E \alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[2975]_srl32_alpha_reg_1_reg_c_4234_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298 " *) 
  SRLC32E \alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3007]_srl32_alpha_reg_1_reg_c_4266_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330 " *) 
  SRLC32E \alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3039]_srl32_alpha_reg_1_reg_c_4298_n_1 ),
        .Q(\alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362 " *) 
  SRLC32E \alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3071]_srl32_alpha_reg_1_reg_c_4330_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394 " *) 
  SRLC32E \alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3103]_srl32_alpha_reg_1_reg_c_4362_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426 " *) 
  SRLC32E \alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3135]_srl32_alpha_reg_1_reg_c_4394_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458 " *) 
  SRLC32E \alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3167]_srl32_alpha_reg_1_reg_c_4426_n_1 ),
        .Q(\alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578 " *) 
  SRLC32E \alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[287]_srl32_alpha_reg_1_reg_c_1546_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290 " *) 
  SRLC32E \alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(top_user_ctrl_valid_1),
        .Q(\NLW_alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490 " *) 
  SRLC32E \alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3199]_srl32_alpha_reg_1_reg_c_4458_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522 " *) 
  SRLC32E \alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3231]_srl32_alpha_reg_1_reg_c_4490_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554 " *) 
  SRLC32E \alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3263]_srl32_alpha_reg_1_reg_c_4522_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586 " *) 
  SRLC32E \alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3295]_srl32_alpha_reg_1_reg_c_4554_n_1 ),
        .Q(\alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618 " *) 
  SRLC32E \alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3327]_srl32_alpha_reg_1_reg_c_4586_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650 " *) 
  SRLC32E \alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3359]_srl32_alpha_reg_1_reg_c_4618_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682 " *) 
  SRLC32E \alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3391]_srl32_alpha_reg_1_reg_c_4650_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714 " *) 
  SRLC32E \alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3423]_srl32_alpha_reg_1_reg_c_4682_n_1 ),
        .Q(\alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746 " *) 
  SRLC32E \alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3455]_srl32_alpha_reg_1_reg_c_4714_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778 " *) 
  SRLC32E \alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3487]_srl32_alpha_reg_1_reg_c_4746_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610 " *) 
  SRLC32E \alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[319]_srl32_alpha_reg_1_reg_c_1578_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810 " *) 
  SRLC32E \alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3519]_srl32_alpha_reg_1_reg_c_4778_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842 " *) 
  SRLC32E \alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3551]_srl32_alpha_reg_1_reg_c_4810_n_1 ),
        .Q(\alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874 " *) 
  SRLC32E \alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3583]_srl32_alpha_reg_1_reg_c_4842_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906 " *) 
  SRLC32E \alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3615]_srl32_alpha_reg_1_reg_c_4874_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938 " *) 
  SRLC32E \alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3647]_srl32_alpha_reg_1_reg_c_4906_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970 " *) 
  SRLC32E \alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3679]_srl32_alpha_reg_1_reg_c_4938_n_1 ),
        .Q(\alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002 " *) 
  SRLC32E \alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3711]_srl32_alpha_reg_1_reg_c_4970_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034 " *) 
  SRLC32E \alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3743]_srl32_alpha_reg_1_reg_c_5002_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066 " *) 
  SRLC32E \alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3775]_srl32_alpha_reg_1_reg_c_5034_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098 " *) 
  SRLC32E \alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3807]_srl32_alpha_reg_1_reg_c_5066_n_1 ),
        .Q(\alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642 " *) 
  SRLC32E \alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[351]_srl32_alpha_reg_1_reg_c_1610_n_1 ),
        .Q(\alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104 " *) 
  SRLC32E \alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[3839]_srl32_alpha_reg_1_reg_c_5098_n_0 ),
        .Q(\alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104_Q31_UNCONNECTED ));
  FDRE \alpha_reg_4_reg[3846]_alpha_reg_1_reg_c_5105 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .D(\alpha_reg_4_reg[3845]_srl6_alpha_reg_1_reg_c_5104_n_0 ),
        .Q(\alpha_reg_4_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ),
        .R(1'b0));
  FDCE \alpha_reg_4_reg[3847] 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(alpha_reg_4_reg_gate_n_0),
        .Q(ctrlOut_valid));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674 " *) 
  SRLC32E \alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[383]_srl32_alpha_reg_1_reg_c_1642_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706 " *) 
  SRLC32E \alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[415]_srl32_alpha_reg_1_reg_c_1674_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738 " *) 
  SRLC32E \alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[447]_srl32_alpha_reg_1_reg_c_1706_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770 " *) 
  SRLC32E \alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[479]_srl32_alpha_reg_1_reg_c_1738_n_1 ),
        .Q(\alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802 " *) 
  SRLC32E \alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[511]_srl32_alpha_reg_1_reg_c_1770_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834 " *) 
  SRLC32E \alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[543]_srl32_alpha_reg_1_reg_c_1802_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866 " *) 
  SRLC32E \alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[575]_srl32_alpha_reg_1_reg_c_1834_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898 " *) 
  SRLC32E \alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[607]_srl32_alpha_reg_1_reg_c_1866_n_1 ),
        .Q(\alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322 " *) 
  SRLC32E \alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[31]_srl32_alpha_reg_1_reg_c_1290_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930 " *) 
  SRLC32E \alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[639]_srl32_alpha_reg_1_reg_c_1898_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962 " *) 
  SRLC32E \alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[671]_srl32_alpha_reg_1_reg_c_1930_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994 " *) 
  SRLC32E \alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[703]_srl32_alpha_reg_1_reg_c_1962_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026 " *) 
  SRLC32E \alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[735]_srl32_alpha_reg_1_reg_c_1994_n_1 ),
        .Q(\alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058 " *) 
  SRLC32E \alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[767]_srl32_alpha_reg_1_reg_c_2026_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090 " *) 
  SRLC32E \alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[799]_srl32_alpha_reg_1_reg_c_2058_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122 " *) 
  SRLC32E \alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[831]_srl32_alpha_reg_1_reg_c_2090_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154 " *) 
  SRLC32E \alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[863]_srl32_alpha_reg_1_reg_c_2122_n_1 ),
        .Q(\alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ),
        .Q31(\NLW_alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154_Q31_UNCONNECTED ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186 " *) 
  SRLC32E \alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[895]_srl32_alpha_reg_1_reg_c_2154_n_0 ),
        .Q(\NLW_alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218 " *) 
  SRLC32E \alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[927]_srl32_alpha_reg_1_reg_c_2186_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354 " *) 
  SRLC32E \alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[63]_srl32_alpha_reg_1_reg_c_1322_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[95]_srl32_alpha_reg_1_reg_c_1354_n_1 ));
  (* srl_bus_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg " *) 
  (* srl_name = "\U0/u_Disparity_ip_dut_inst/u_Disparity_ip_src_DisparityCT/u_CensusTransform/alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250 " *) 
  SRLC32E \alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(dut_enable),
        .CLK(IPCORE_CLK),
        .D(\alpha_reg_4_reg[959]_srl32_alpha_reg_1_reg_c_2218_n_1 ),
        .Q(\NLW_alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250_Q_UNCONNECTED ),
        .Q31(\alpha_reg_4_reg[991]_srl32_alpha_reg_1_reg_c_2250_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    alpha_reg_4_reg_gate
       (.I0(\alpha_reg_4_reg[3846]_alpha_reg_1_reg_c_5105_n_0 ),
        .I1(alpha_reg_1_reg_c_5105_n_0),
        .O(alpha_reg_4_reg_gate_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_10
       (.I0(\Delay22_reg_reg[8]_17 [2]),
        .I1(\Delay26_reg_reg[8]_20 [2]),
        .I2(\Delay26_reg_reg[8]_20 [3]),
        .I3(\Delay22_reg_reg[8]_17 [3]),
        .O(ram_reg_0_3_0_5_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_11
       (.I0(\Delay22_reg_reg[8]_17 [0]),
        .I1(\Delay26_reg_reg[8]_20 [0]),
        .I2(\Delay26_reg_reg[8]_20 [1]),
        .I3(\Delay22_reg_reg[8]_17 [1]),
        .O(ram_reg_0_3_0_5_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_12
       (.I0(\Delay22_reg_reg[8]_17 [6]),
        .I1(\Delay26_reg_reg[8]_20 [6]),
        .I2(\Delay22_reg_reg[8]_17 [7]),
        .I3(\Delay26_reg_reg[8]_20 [7]),
        .O(ram_reg_0_3_0_5_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_13
       (.I0(\Delay22_reg_reg[8]_17 [4]),
        .I1(\Delay26_reg_reg[8]_20 [4]),
        .I2(\Delay22_reg_reg[8]_17 [5]),
        .I3(\Delay26_reg_reg[8]_20 [5]),
        .O(ram_reg_0_3_0_5_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_14
       (.I0(\Delay22_reg_reg[8]_17 [2]),
        .I1(\Delay26_reg_reg[8]_20 [2]),
        .I2(\Delay22_reg_reg[8]_17 [3]),
        .I3(\Delay26_reg_reg[8]_20 [3]),
        .O(ram_reg_0_3_0_5_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_15
       (.I0(\Delay22_reg_reg[8]_17 [0]),
        .I1(\Delay26_reg_reg[8]_20 [0]),
        .I2(\Delay22_reg_reg[8]_17 [1]),
        .I3(\Delay26_reg_reg[8]_20 [1]),
        .O(ram_reg_0_3_0_5_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_16
       (.I0(\Delay23_reg_reg[8]_18 [6]),
        .I1(\Delay25_reg_reg[8]_19 [6]),
        .I2(\Delay25_reg_reg[8]_19 [7]),
        .I3(\Delay23_reg_reg[8]_18 [7]),
        .O(ram_reg_0_3_0_5_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_17
       (.I0(\Delay23_reg_reg[8]_18 [4]),
        .I1(\Delay25_reg_reg[8]_19 [4]),
        .I2(\Delay25_reg_reg[8]_19 [5]),
        .I3(\Delay23_reg_reg[8]_18 [5]),
        .O(ram_reg_0_3_0_5_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_18
       (.I0(\Delay23_reg_reg[8]_18 [2]),
        .I1(\Delay25_reg_reg[8]_19 [2]),
        .I2(\Delay25_reg_reg[8]_19 [3]),
        .I3(\Delay23_reg_reg[8]_18 [3]),
        .O(ram_reg_0_3_0_5_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_19
       (.I0(\Delay23_reg_reg[8]_18 [0]),
        .I1(\Delay25_reg_reg[8]_19 [0]),
        .I2(\Delay25_reg_reg[8]_19 [1]),
        .I3(\Delay23_reg_reg[8]_18 [1]),
        .O(ram_reg_0_3_0_5_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_0_5_i_2
       (.CI(1'b0),
        .CO({frameOut[1],ram_reg_0_3_0_5_i_2_n_1,ram_reg_0_3_0_5_i_2_n_2,ram_reg_0_3_0_5_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_0_5_i_8_n_0,ram_reg_0_3_0_5_i_9_n_0,ram_reg_0_3_0_5_i_10_n_0,ram_reg_0_3_0_5_i_11_n_0}),
        .O(NLW_ram_reg_0_3_0_5_i_2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_0_5_i_12_n_0,ram_reg_0_3_0_5_i_13_n_0,ram_reg_0_3_0_5_i_14_n_0,ram_reg_0_3_0_5_i_15_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_20
       (.I0(\Delay23_reg_reg[8]_18 [6]),
        .I1(\Delay25_reg_reg[8]_19 [6]),
        .I2(\Delay23_reg_reg[8]_18 [7]),
        .I3(\Delay25_reg_reg[8]_19 [7]),
        .O(ram_reg_0_3_0_5_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_21
       (.I0(\Delay23_reg_reg[8]_18 [4]),
        .I1(\Delay25_reg_reg[8]_19 [4]),
        .I2(\Delay23_reg_reg[8]_18 [5]),
        .I3(\Delay25_reg_reg[8]_19 [5]),
        .O(ram_reg_0_3_0_5_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_22
       (.I0(\Delay23_reg_reg[8]_18 [2]),
        .I1(\Delay25_reg_reg[8]_19 [2]),
        .I2(\Delay23_reg_reg[8]_18 [3]),
        .I3(\Delay25_reg_reg[8]_19 [3]),
        .O(ram_reg_0_3_0_5_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_23
       (.I0(\Delay23_reg_reg[8]_18 [0]),
        .I1(\Delay25_reg_reg[8]_19 [0]),
        .I2(\Delay23_reg_reg[8]_18 [1]),
        .I3(\Delay25_reg_reg[8]_19 [1]),
        .O(ram_reg_0_3_0_5_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_24
       (.I0(\Delay29_reg_reg[631]_54 [6]),
        .I1(\Delay28_reg_reg[8]_22 [6]),
        .I2(\Delay28_reg_reg[8]_22 [7]),
        .I3(\Delay29_reg_reg[631]_54 [7]),
        .O(ram_reg_0_3_0_5_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_25
       (.I0(\Delay29_reg_reg[631]_54 [4]),
        .I1(\Delay28_reg_reg[8]_22 [4]),
        .I2(\Delay28_reg_reg[8]_22 [5]),
        .I3(\Delay29_reg_reg[631]_54 [5]),
        .O(ram_reg_0_3_0_5_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_26
       (.I0(\Delay29_reg_reg[631]_54 [2]),
        .I1(\Delay28_reg_reg[8]_22 [2]),
        .I2(\Delay28_reg_reg[8]_22 [3]),
        .I3(\Delay29_reg_reg[631]_54 [3]),
        .O(ram_reg_0_3_0_5_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_27
       (.I0(\Delay29_reg_reg[631]_54 [0]),
        .I1(\Delay28_reg_reg[8]_22 [0]),
        .I2(\Delay28_reg_reg[8]_22 [1]),
        .I3(\Delay29_reg_reg[631]_54 [1]),
        .O(ram_reg_0_3_0_5_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_28
       (.I0(\Delay29_reg_reg[631]_54 [6]),
        .I1(\Delay28_reg_reg[8]_22 [6]),
        .I2(\Delay29_reg_reg[631]_54 [7]),
        .I3(\Delay28_reg_reg[8]_22 [7]),
        .O(ram_reg_0_3_0_5_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_29
       (.I0(\Delay29_reg_reg[631]_54 [4]),
        .I1(\Delay28_reg_reg[8]_22 [4]),
        .I2(\Delay29_reg_reg[631]_54 [5]),
        .I3(\Delay28_reg_reg[8]_22 [5]),
        .O(ram_reg_0_3_0_5_i_29_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_0_5_i_3
       (.CI(1'b0),
        .CO({frameOut[0],ram_reg_0_3_0_5_i_3_n_1,ram_reg_0_3_0_5_i_3_n_2,ram_reg_0_3_0_5_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_0_5_i_16_n_0,ram_reg_0_3_0_5_i_17_n_0,ram_reg_0_3_0_5_i_18_n_0,ram_reg_0_3_0_5_i_19_n_0}),
        .O(NLW_ram_reg_0_3_0_5_i_3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_0_5_i_20_n_0,ram_reg_0_3_0_5_i_21_n_0,ram_reg_0_3_0_5_i_22_n_0,ram_reg_0_3_0_5_i_23_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_30
       (.I0(\Delay29_reg_reg[631]_54 [2]),
        .I1(\Delay28_reg_reg[8]_22 [2]),
        .I2(\Delay29_reg_reg[631]_54 [3]),
        .I3(\Delay28_reg_reg[8]_22 [3]),
        .O(ram_reg_0_3_0_5_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_31
       (.I0(\Delay29_reg_reg[631]_54 [0]),
        .I1(\Delay28_reg_reg[8]_22 [0]),
        .I2(\Delay29_reg_reg[631]_54 [1]),
        .I3(\Delay28_reg_reg[8]_22 [1]),
        .O(ram_reg_0_3_0_5_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_32
       (.I0(\Delay20_reg_reg[8]_16 [6]),
        .I1(\Delay27_reg_reg[8]_21 [6]),
        .I2(\Delay27_reg_reg[8]_21 [7]),
        .I3(\Delay20_reg_reg[8]_16 [7]),
        .O(ram_reg_0_3_0_5_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_33
       (.I0(\Delay20_reg_reg[8]_16 [4]),
        .I1(\Delay27_reg_reg[8]_21 [4]),
        .I2(\Delay27_reg_reg[8]_21 [5]),
        .I3(\Delay20_reg_reg[8]_16 [5]),
        .O(ram_reg_0_3_0_5_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_34
       (.I0(\Delay20_reg_reg[8]_16 [2]),
        .I1(\Delay27_reg_reg[8]_21 [2]),
        .I2(\Delay27_reg_reg[8]_21 [3]),
        .I3(\Delay20_reg_reg[8]_16 [3]),
        .O(ram_reg_0_3_0_5_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_35
       (.I0(\Delay20_reg_reg[8]_16 [0]),
        .I1(\Delay27_reg_reg[8]_21 [0]),
        .I2(\Delay27_reg_reg[8]_21 [1]),
        .I3(\Delay20_reg_reg[8]_16 [1]),
        .O(ram_reg_0_3_0_5_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_36
       (.I0(\Delay20_reg_reg[8]_16 [6]),
        .I1(\Delay27_reg_reg[8]_21 [6]),
        .I2(\Delay20_reg_reg[8]_16 [7]),
        .I3(\Delay27_reg_reg[8]_21 [7]),
        .O(ram_reg_0_3_0_5_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_37
       (.I0(\Delay20_reg_reg[8]_16 [4]),
        .I1(\Delay27_reg_reg[8]_21 [4]),
        .I2(\Delay20_reg_reg[8]_16 [5]),
        .I3(\Delay27_reg_reg[8]_21 [5]),
        .O(ram_reg_0_3_0_5_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_38
       (.I0(\Delay20_reg_reg[8]_16 [2]),
        .I1(\Delay27_reg_reg[8]_21 [2]),
        .I2(\Delay20_reg_reg[8]_16 [3]),
        .I3(\Delay27_reg_reg[8]_21 [3]),
        .O(ram_reg_0_3_0_5_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_39
       (.I0(\Delay20_reg_reg[8]_16 [0]),
        .I1(\Delay27_reg_reg[8]_21 [0]),
        .I2(\Delay20_reg_reg[8]_16 [1]),
        .I3(\Delay27_reg_reg[8]_21 [1]),
        .O(ram_reg_0_3_0_5_i_39_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_0_5_i_4
       (.CI(1'b0),
        .CO({frameOut[3],ram_reg_0_3_0_5_i_4_n_1,ram_reg_0_3_0_5_i_4_n_2,ram_reg_0_3_0_5_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_0_5_i_24_n_0,ram_reg_0_3_0_5_i_25_n_0,ram_reg_0_3_0_5_i_26_n_0,ram_reg_0_3_0_5_i_27_n_0}),
        .O(NLW_ram_reg_0_3_0_5_i_4_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_0_5_i_28_n_0,ram_reg_0_3_0_5_i_29_n_0,ram_reg_0_3_0_5_i_30_n_0,ram_reg_0_3_0_5_i_31_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_40
       (.I0(\Delay35_reg_reg[8]_14 [6]),
        .I1(\Delay37_reg_reg[8]_23 [6]),
        .I2(\Delay37_reg_reg[8]_23 [7]),
        .I3(\Delay35_reg_reg[8]_14 [7]),
        .O(ram_reg_0_3_0_5_i_40_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_41
       (.I0(\Delay35_reg_reg[8]_14 [4]),
        .I1(\Delay37_reg_reg[8]_23 [4]),
        .I2(\Delay37_reg_reg[8]_23 [5]),
        .I3(\Delay35_reg_reg[8]_14 [5]),
        .O(ram_reg_0_3_0_5_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_42
       (.I0(\Delay35_reg_reg[8]_14 [2]),
        .I1(\Delay37_reg_reg[8]_23 [2]),
        .I2(\Delay37_reg_reg[8]_23 [3]),
        .I3(\Delay35_reg_reg[8]_14 [3]),
        .O(ram_reg_0_3_0_5_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_43
       (.I0(\Delay35_reg_reg[8]_14 [0]),
        .I1(\Delay37_reg_reg[8]_23 [0]),
        .I2(\Delay37_reg_reg[8]_23 [1]),
        .I3(\Delay35_reg_reg[8]_14 [1]),
        .O(ram_reg_0_3_0_5_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_44
       (.I0(\Delay35_reg_reg[8]_14 [6]),
        .I1(\Delay37_reg_reg[8]_23 [6]),
        .I2(\Delay35_reg_reg[8]_14 [7]),
        .I3(\Delay37_reg_reg[8]_23 [7]),
        .O(ram_reg_0_3_0_5_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_45
       (.I0(\Delay35_reg_reg[8]_14 [4]),
        .I1(\Delay37_reg_reg[8]_23 [4]),
        .I2(\Delay35_reg_reg[8]_14 [5]),
        .I3(\Delay37_reg_reg[8]_23 [5]),
        .O(ram_reg_0_3_0_5_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_46
       (.I0(\Delay35_reg_reg[8]_14 [2]),
        .I1(\Delay37_reg_reg[8]_23 [2]),
        .I2(\Delay35_reg_reg[8]_14 [3]),
        .I3(\Delay37_reg_reg[8]_23 [3]),
        .O(ram_reg_0_3_0_5_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_47
       (.I0(\Delay35_reg_reg[8]_14 [0]),
        .I1(\Delay37_reg_reg[8]_23 [0]),
        .I2(\Delay35_reg_reg[8]_14 [1]),
        .I3(\Delay37_reg_reg[8]_23 [1]),
        .O(ram_reg_0_3_0_5_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_48
       (.I0(\Delay36_reg_reg[8]_15 [6]),
        .I1(\Delay21_reg_reg[631]_55 [6]),
        .I2(\Delay21_reg_reg[631]_55 [7]),
        .I3(\Delay36_reg_reg[8]_15 [7]),
        .O(ram_reg_0_3_0_5_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_49
       (.I0(\Delay36_reg_reg[8]_15 [4]),
        .I1(\Delay21_reg_reg[631]_55 [4]),
        .I2(\Delay21_reg_reg[631]_55 [5]),
        .I3(\Delay36_reg_reg[8]_15 [5]),
        .O(ram_reg_0_3_0_5_i_49_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_0_5_i_5
       (.CI(1'b0),
        .CO({frameOut[2],ram_reg_0_3_0_5_i_5_n_1,ram_reg_0_3_0_5_i_5_n_2,ram_reg_0_3_0_5_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_0_5_i_32_n_0,ram_reg_0_3_0_5_i_33_n_0,ram_reg_0_3_0_5_i_34_n_0,ram_reg_0_3_0_5_i_35_n_0}),
        .O(NLW_ram_reg_0_3_0_5_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_0_5_i_36_n_0,ram_reg_0_3_0_5_i_37_n_0,ram_reg_0_3_0_5_i_38_n_0,ram_reg_0_3_0_5_i_39_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_50
       (.I0(\Delay36_reg_reg[8]_15 [2]),
        .I1(\Delay21_reg_reg[631]_55 [2]),
        .I2(\Delay21_reg_reg[631]_55 [3]),
        .I3(\Delay36_reg_reg[8]_15 [3]),
        .O(ram_reg_0_3_0_5_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_51
       (.I0(\Delay36_reg_reg[8]_15 [0]),
        .I1(\Delay21_reg_reg[631]_55 [0]),
        .I2(\Delay21_reg_reg[631]_55 [1]),
        .I3(\Delay36_reg_reg[8]_15 [1]),
        .O(ram_reg_0_3_0_5_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_52
       (.I0(\Delay36_reg_reg[8]_15 [6]),
        .I1(\Delay21_reg_reg[631]_55 [6]),
        .I2(\Delay36_reg_reg[8]_15 [7]),
        .I3(\Delay21_reg_reg[631]_55 [7]),
        .O(ram_reg_0_3_0_5_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_53
       (.I0(\Delay36_reg_reg[8]_15 [4]),
        .I1(\Delay21_reg_reg[631]_55 [4]),
        .I2(\Delay36_reg_reg[8]_15 [5]),
        .I3(\Delay21_reg_reg[631]_55 [5]),
        .O(ram_reg_0_3_0_5_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_54
       (.I0(\Delay36_reg_reg[8]_15 [2]),
        .I1(\Delay21_reg_reg[631]_55 [2]),
        .I2(\Delay36_reg_reg[8]_15 [3]),
        .I3(\Delay21_reg_reg[631]_55 [3]),
        .O(ram_reg_0_3_0_5_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_0_5_i_55
       (.I0(\Delay36_reg_reg[8]_15 [0]),
        .I1(\Delay21_reg_reg[631]_55 [0]),
        .I2(\Delay36_reg_reg[8]_15 [1]),
        .I3(\Delay21_reg_reg[631]_55 [1]),
        .O(ram_reg_0_3_0_5_i_55_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_0_5_i_6
       (.CI(1'b0),
        .CO({frameOut[5],ram_reg_0_3_0_5_i_6_n_1,ram_reg_0_3_0_5_i_6_n_2,ram_reg_0_3_0_5_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_0_5_i_40_n_0,ram_reg_0_3_0_5_i_41_n_0,ram_reg_0_3_0_5_i_42_n_0,ram_reg_0_3_0_5_i_43_n_0}),
        .O(NLW_ram_reg_0_3_0_5_i_6_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_0_5_i_44_n_0,ram_reg_0_3_0_5_i_45_n_0,ram_reg_0_3_0_5_i_46_n_0,ram_reg_0_3_0_5_i_47_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_0_5_i_7
       (.CI(1'b0),
        .CO({frameOut[4],ram_reg_0_3_0_5_i_7_n_1,ram_reg_0_3_0_5_i_7_n_2,ram_reg_0_3_0_5_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_0_5_i_48_n_0,ram_reg_0_3_0_5_i_49_n_0,ram_reg_0_3_0_5_i_50_n_0,ram_reg_0_3_0_5_i_51_n_0}),
        .O(NLW_ram_reg_0_3_0_5_i_7_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_0_5_i_52_n_0,ram_reg_0_3_0_5_i_53_n_0,ram_reg_0_3_0_5_i_54_n_0,ram_reg_0_3_0_5_i_55_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_8
       (.I0(\Delay22_reg_reg[8]_17 [6]),
        .I1(\Delay26_reg_reg[8]_20 [6]),
        .I2(\Delay26_reg_reg[8]_20 [7]),
        .I3(\Delay22_reg_reg[8]_17 [7]),
        .O(ram_reg_0_3_0_5_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_0_5_i_9
       (.I0(\Delay22_reg_reg[8]_17 [4]),
        .I1(\Delay26_reg_reg[8]_20 [4]),
        .I2(\Delay26_reg_reg[8]_20 [5]),
        .I3(\Delay22_reg_reg[8]_17 [5]),
        .O(ram_reg_0_3_0_5_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_12_17_i_1
       (.CI(1'b0),
        .CO({frameOut[13],ram_reg_0_3_12_17_i_1_n_1,ram_reg_0_3_12_17_i_1_n_2,ram_reg_0_3_12_17_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_12_17_i_7_n_0,ram_reg_0_3_12_17_i_8_n_0,ram_reg_0_3_12_17_i_9_n_0,ram_reg_0_3_12_17_i_10_n_0}),
        .O(NLW_ram_reg_0_3_12_17_i_1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_12_17_i_11_n_0,ram_reg_0_3_12_17_i_12_n_0,ram_reg_0_3_12_17_i_13_n_0,ram_reg_0_3_12_17_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_10
       (.I0(\Delay18_reg_reg[8]_7 [0]),
        .I1(\Delay48_reg_reg[631]_56 [0]),
        .I2(\Delay48_reg_reg[631]_56 [1]),
        .I3(\Delay18_reg_reg[8]_7 [1]),
        .O(ram_reg_0_3_12_17_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_11
       (.I0(\Delay18_reg_reg[8]_7 [6]),
        .I1(\Delay48_reg_reg[631]_56 [6]),
        .I2(\Delay18_reg_reg[8]_7 [7]),
        .I3(\Delay48_reg_reg[631]_56 [7]),
        .O(ram_reg_0_3_12_17_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_12
       (.I0(\Delay18_reg_reg[8]_7 [4]),
        .I1(\Delay48_reg_reg[631]_56 [4]),
        .I2(\Delay18_reg_reg[8]_7 [5]),
        .I3(\Delay48_reg_reg[631]_56 [5]),
        .O(ram_reg_0_3_12_17_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_13
       (.I0(\Delay18_reg_reg[8]_7 [2]),
        .I1(\Delay48_reg_reg[631]_56 [2]),
        .I2(\Delay18_reg_reg[8]_7 [3]),
        .I3(\Delay48_reg_reg[631]_56 [3]),
        .O(ram_reg_0_3_12_17_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_14
       (.I0(\Delay18_reg_reg[8]_7 [0]),
        .I1(\Delay48_reg_reg[631]_56 [0]),
        .I2(\Delay18_reg_reg[8]_7 [1]),
        .I3(\Delay48_reg_reg[631]_56 [1]),
        .O(ram_reg_0_3_12_17_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_15
       (.I0(\Delay11_reg_reg[631]_53 [6]),
        .I1(\Delay63_reg_reg[8]_29 [6]),
        .I2(\Delay63_reg_reg[8]_29 [7]),
        .I3(\Delay11_reg_reg[631]_53 [7]),
        .O(ram_reg_0_3_12_17_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_16
       (.I0(\Delay11_reg_reg[631]_53 [4]),
        .I1(\Delay63_reg_reg[8]_29 [4]),
        .I2(\Delay63_reg_reg[8]_29 [5]),
        .I3(\Delay11_reg_reg[631]_53 [5]),
        .O(ram_reg_0_3_12_17_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_17
       (.I0(\Delay11_reg_reg[631]_53 [2]),
        .I1(\Delay63_reg_reg[8]_29 [2]),
        .I2(\Delay63_reg_reg[8]_29 [3]),
        .I3(\Delay11_reg_reg[631]_53 [3]),
        .O(ram_reg_0_3_12_17_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_18
       (.I0(\Delay11_reg_reg[631]_53 [0]),
        .I1(\Delay63_reg_reg[8]_29 [0]),
        .I2(\Delay63_reg_reg[8]_29 [1]),
        .I3(\Delay11_reg_reg[631]_53 [1]),
        .O(ram_reg_0_3_12_17_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_19
       (.I0(\Delay11_reg_reg[631]_53 [6]),
        .I1(\Delay63_reg_reg[8]_29 [6]),
        .I2(\Delay11_reg_reg[631]_53 [7]),
        .I3(\Delay63_reg_reg[8]_29 [7]),
        .O(ram_reg_0_3_12_17_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_12_17_i_2
       (.CI(1'b0),
        .CO({frameOut[12],ram_reg_0_3_12_17_i_2_n_1,ram_reg_0_3_12_17_i_2_n_2,ram_reg_0_3_12_17_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_12_17_i_15_n_0,ram_reg_0_3_12_17_i_16_n_0,ram_reg_0_3_12_17_i_17_n_0,ram_reg_0_3_12_17_i_18_n_0}),
        .O(NLW_ram_reg_0_3_12_17_i_2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_12_17_i_19_n_0,ram_reg_0_3_12_17_i_20_n_0,ram_reg_0_3_12_17_i_21_n_0,ram_reg_0_3_12_17_i_22_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_20
       (.I0(\Delay11_reg_reg[631]_53 [4]),
        .I1(\Delay63_reg_reg[8]_29 [4]),
        .I2(\Delay11_reg_reg[631]_53 [5]),
        .I3(\Delay63_reg_reg[8]_29 [5]),
        .O(ram_reg_0_3_12_17_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_21
       (.I0(\Delay11_reg_reg[631]_53 [2]),
        .I1(\Delay63_reg_reg[8]_29 [2]),
        .I2(\Delay11_reg_reg[631]_53 [3]),
        .I3(\Delay63_reg_reg[8]_29 [3]),
        .O(ram_reg_0_3_12_17_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_22
       (.I0(\Delay11_reg_reg[631]_53 [0]),
        .I1(\Delay63_reg_reg[8]_29 [0]),
        .I2(\Delay11_reg_reg[631]_53 [1]),
        .I3(\Delay63_reg_reg[8]_29 [1]),
        .O(ram_reg_0_3_12_17_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_23
       (.I0(\Delay16_reg_reg[8]_5 [6]),
        .I1(\Delay40_reg_reg[8]_31 [6]),
        .I2(\Delay40_reg_reg[8]_31 [7]),
        .I3(\Delay16_reg_reg[8]_5 [7]),
        .O(ram_reg_0_3_12_17_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_24
       (.I0(\Delay16_reg_reg[8]_5 [4]),
        .I1(\Delay40_reg_reg[8]_31 [4]),
        .I2(\Delay40_reg_reg[8]_31 [5]),
        .I3(\Delay16_reg_reg[8]_5 [5]),
        .O(ram_reg_0_3_12_17_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_25
       (.I0(\Delay16_reg_reg[8]_5 [2]),
        .I1(\Delay40_reg_reg[8]_31 [2]),
        .I2(\Delay40_reg_reg[8]_31 [3]),
        .I3(\Delay16_reg_reg[8]_5 [3]),
        .O(ram_reg_0_3_12_17_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_26
       (.I0(\Delay16_reg_reg[8]_5 [0]),
        .I1(\Delay40_reg_reg[8]_31 [0]),
        .I2(\Delay40_reg_reg[8]_31 [1]),
        .I3(\Delay16_reg_reg[8]_5 [1]),
        .O(ram_reg_0_3_12_17_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_27
       (.I0(\Delay16_reg_reg[8]_5 [6]),
        .I1(\Delay40_reg_reg[8]_31 [6]),
        .I2(\Delay16_reg_reg[8]_5 [7]),
        .I3(\Delay40_reg_reg[8]_31 [7]),
        .O(ram_reg_0_3_12_17_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_28
       (.I0(\Delay16_reg_reg[8]_5 [4]),
        .I1(\Delay40_reg_reg[8]_31 [4]),
        .I2(\Delay16_reg_reg[8]_5 [5]),
        .I3(\Delay40_reg_reg[8]_31 [5]),
        .O(ram_reg_0_3_12_17_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_29
       (.I0(\Delay16_reg_reg[8]_5 [2]),
        .I1(\Delay40_reg_reg[8]_31 [2]),
        .I2(\Delay16_reg_reg[8]_5 [3]),
        .I3(\Delay40_reg_reg[8]_31 [3]),
        .O(ram_reg_0_3_12_17_i_29_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_12_17_i_3
       (.CI(1'b0),
        .CO({frameOut[15],ram_reg_0_3_12_17_i_3_n_1,ram_reg_0_3_12_17_i_3_n_2,ram_reg_0_3_12_17_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_12_17_i_23_n_0,ram_reg_0_3_12_17_i_24_n_0,ram_reg_0_3_12_17_i_25_n_0,ram_reg_0_3_12_17_i_26_n_0}),
        .O(NLW_ram_reg_0_3_12_17_i_3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_12_17_i_27_n_0,ram_reg_0_3_12_17_i_28_n_0,ram_reg_0_3_12_17_i_29_n_0,ram_reg_0_3_12_17_i_30_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_30
       (.I0(\Delay16_reg_reg[8]_5 [0]),
        .I1(\Delay40_reg_reg[8]_31 [0]),
        .I2(\Delay16_reg_reg[8]_5 [1]),
        .I3(\Delay40_reg_reg[8]_31 [1]),
        .O(ram_reg_0_3_12_17_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_31
       (.I0(\Delay17_reg_reg[8]_6 [6]),
        .I1(\Delay38_reg_reg[8]_30 [6]),
        .I2(\Delay38_reg_reg[8]_30 [7]),
        .I3(\Delay17_reg_reg[8]_6 [7]),
        .O(ram_reg_0_3_12_17_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_32
       (.I0(\Delay17_reg_reg[8]_6 [4]),
        .I1(\Delay38_reg_reg[8]_30 [4]),
        .I2(\Delay38_reg_reg[8]_30 [5]),
        .I3(\Delay17_reg_reg[8]_6 [5]),
        .O(ram_reg_0_3_12_17_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_33
       (.I0(\Delay17_reg_reg[8]_6 [2]),
        .I1(\Delay38_reg_reg[8]_30 [2]),
        .I2(\Delay38_reg_reg[8]_30 [3]),
        .I3(\Delay17_reg_reg[8]_6 [3]),
        .O(ram_reg_0_3_12_17_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_34
       (.I0(\Delay17_reg_reg[8]_6 [0]),
        .I1(\Delay38_reg_reg[8]_30 [0]),
        .I2(\Delay38_reg_reg[8]_30 [1]),
        .I3(\Delay17_reg_reg[8]_6 [1]),
        .O(ram_reg_0_3_12_17_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_35
       (.I0(\Delay17_reg_reg[8]_6 [6]),
        .I1(\Delay38_reg_reg[8]_30 [6]),
        .I2(\Delay17_reg_reg[8]_6 [7]),
        .I3(\Delay38_reg_reg[8]_30 [7]),
        .O(ram_reg_0_3_12_17_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_36
       (.I0(\Delay17_reg_reg[8]_6 [4]),
        .I1(\Delay38_reg_reg[8]_30 [4]),
        .I2(\Delay17_reg_reg[8]_6 [5]),
        .I3(\Delay38_reg_reg[8]_30 [5]),
        .O(ram_reg_0_3_12_17_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_37
       (.I0(\Delay17_reg_reg[8]_6 [2]),
        .I1(\Delay38_reg_reg[8]_30 [2]),
        .I2(\Delay17_reg_reg[8]_6 [3]),
        .I3(\Delay38_reg_reg[8]_30 [3]),
        .O(ram_reg_0_3_12_17_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_38
       (.I0(\Delay17_reg_reg[8]_6 [0]),
        .I1(\Delay38_reg_reg[8]_30 [0]),
        .I2(\Delay17_reg_reg[8]_6 [1]),
        .I3(\Delay38_reg_reg[8]_30 [1]),
        .O(ram_reg_0_3_12_17_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_39
       (.I0(\Delay14_reg_reg[8]_3 [6]),
        .I1(\Delay42_reg_reg[8]_33 [6]),
        .I2(\Delay42_reg_reg[8]_33 [7]),
        .I3(\Delay14_reg_reg[8]_3 [7]),
        .O(ram_reg_0_3_12_17_i_39_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_12_17_i_4
       (.CI(1'b0),
        .CO({frameOut[14],ram_reg_0_3_12_17_i_4_n_1,ram_reg_0_3_12_17_i_4_n_2,ram_reg_0_3_12_17_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_12_17_i_31_n_0,ram_reg_0_3_12_17_i_32_n_0,ram_reg_0_3_12_17_i_33_n_0,ram_reg_0_3_12_17_i_34_n_0}),
        .O(NLW_ram_reg_0_3_12_17_i_4_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_12_17_i_35_n_0,ram_reg_0_3_12_17_i_36_n_0,ram_reg_0_3_12_17_i_37_n_0,ram_reg_0_3_12_17_i_38_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_40
       (.I0(\Delay14_reg_reg[8]_3 [4]),
        .I1(\Delay42_reg_reg[8]_33 [4]),
        .I2(\Delay42_reg_reg[8]_33 [5]),
        .I3(\Delay14_reg_reg[8]_3 [5]),
        .O(ram_reg_0_3_12_17_i_40_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_41
       (.I0(\Delay14_reg_reg[8]_3 [2]),
        .I1(\Delay42_reg_reg[8]_33 [2]),
        .I2(\Delay42_reg_reg[8]_33 [3]),
        .I3(\Delay14_reg_reg[8]_3 [3]),
        .O(ram_reg_0_3_12_17_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_42
       (.I0(\Delay14_reg_reg[8]_3 [0]),
        .I1(\Delay42_reg_reg[8]_33 [0]),
        .I2(\Delay42_reg_reg[8]_33 [1]),
        .I3(\Delay14_reg_reg[8]_3 [1]),
        .O(ram_reg_0_3_12_17_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_43
       (.I0(\Delay14_reg_reg[8]_3 [6]),
        .I1(\Delay42_reg_reg[8]_33 [6]),
        .I2(\Delay14_reg_reg[8]_3 [7]),
        .I3(\Delay42_reg_reg[8]_33 [7]),
        .O(ram_reg_0_3_12_17_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_44
       (.I0(\Delay14_reg_reg[8]_3 [4]),
        .I1(\Delay42_reg_reg[8]_33 [4]),
        .I2(\Delay14_reg_reg[8]_3 [5]),
        .I3(\Delay42_reg_reg[8]_33 [5]),
        .O(ram_reg_0_3_12_17_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_45
       (.I0(\Delay14_reg_reg[8]_3 [2]),
        .I1(\Delay42_reg_reg[8]_33 [2]),
        .I2(\Delay14_reg_reg[8]_3 [3]),
        .I3(\Delay42_reg_reg[8]_33 [3]),
        .O(ram_reg_0_3_12_17_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_46
       (.I0(\Delay14_reg_reg[8]_3 [0]),
        .I1(\Delay42_reg_reg[8]_33 [0]),
        .I2(\Delay14_reg_reg[8]_3 [1]),
        .I3(\Delay42_reg_reg[8]_33 [1]),
        .O(ram_reg_0_3_12_17_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_47
       (.I0(\Delay15_reg_reg[8]_4 [6]),
        .I1(\Delay41_reg_reg[8]_32 [6]),
        .I2(\Delay41_reg_reg[8]_32 [7]),
        .I3(\Delay15_reg_reg[8]_4 [7]),
        .O(ram_reg_0_3_12_17_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_48
       (.I0(\Delay15_reg_reg[8]_4 [4]),
        .I1(\Delay41_reg_reg[8]_32 [4]),
        .I2(\Delay41_reg_reg[8]_32 [5]),
        .I3(\Delay15_reg_reg[8]_4 [5]),
        .O(ram_reg_0_3_12_17_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_49
       (.I0(\Delay15_reg_reg[8]_4 [2]),
        .I1(\Delay41_reg_reg[8]_32 [2]),
        .I2(\Delay41_reg_reg[8]_32 [3]),
        .I3(\Delay15_reg_reg[8]_4 [3]),
        .O(ram_reg_0_3_12_17_i_49_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_12_17_i_5
       (.CI(1'b0),
        .CO({frameOut[17],ram_reg_0_3_12_17_i_5_n_1,ram_reg_0_3_12_17_i_5_n_2,ram_reg_0_3_12_17_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_12_17_i_39_n_0,ram_reg_0_3_12_17_i_40_n_0,ram_reg_0_3_12_17_i_41_n_0,ram_reg_0_3_12_17_i_42_n_0}),
        .O(NLW_ram_reg_0_3_12_17_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_12_17_i_43_n_0,ram_reg_0_3_12_17_i_44_n_0,ram_reg_0_3_12_17_i_45_n_0,ram_reg_0_3_12_17_i_46_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_50
       (.I0(\Delay15_reg_reg[8]_4 [0]),
        .I1(\Delay41_reg_reg[8]_32 [0]),
        .I2(\Delay41_reg_reg[8]_32 [1]),
        .I3(\Delay15_reg_reg[8]_4 [1]),
        .O(ram_reg_0_3_12_17_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_51
       (.I0(\Delay15_reg_reg[8]_4 [6]),
        .I1(\Delay41_reg_reg[8]_32 [6]),
        .I2(\Delay15_reg_reg[8]_4 [7]),
        .I3(\Delay41_reg_reg[8]_32 [7]),
        .O(ram_reg_0_3_12_17_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_52
       (.I0(\Delay15_reg_reg[8]_4 [4]),
        .I1(\Delay41_reg_reg[8]_32 [4]),
        .I2(\Delay15_reg_reg[8]_4 [5]),
        .I3(\Delay41_reg_reg[8]_32 [5]),
        .O(ram_reg_0_3_12_17_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_53
       (.I0(\Delay15_reg_reg[8]_4 [2]),
        .I1(\Delay41_reg_reg[8]_32 [2]),
        .I2(\Delay15_reg_reg[8]_4 [3]),
        .I3(\Delay41_reg_reg[8]_32 [3]),
        .O(ram_reg_0_3_12_17_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_12_17_i_54
       (.I0(\Delay15_reg_reg[8]_4 [0]),
        .I1(\Delay41_reg_reg[8]_32 [0]),
        .I2(\Delay15_reg_reg[8]_4 [1]),
        .I3(\Delay41_reg_reg[8]_32 [1]),
        .O(ram_reg_0_3_12_17_i_54_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_12_17_i_6
       (.CI(1'b0),
        .CO({frameOut[16],ram_reg_0_3_12_17_i_6_n_1,ram_reg_0_3_12_17_i_6_n_2,ram_reg_0_3_12_17_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_12_17_i_47_n_0,ram_reg_0_3_12_17_i_48_n_0,ram_reg_0_3_12_17_i_49_n_0,ram_reg_0_3_12_17_i_50_n_0}),
        .O(NLW_ram_reg_0_3_12_17_i_6_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_12_17_i_51_n_0,ram_reg_0_3_12_17_i_52_n_0,ram_reg_0_3_12_17_i_53_n_0,ram_reg_0_3_12_17_i_54_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_7
       (.I0(\Delay18_reg_reg[8]_7 [6]),
        .I1(\Delay48_reg_reg[631]_56 [6]),
        .I2(\Delay48_reg_reg[631]_56 [7]),
        .I3(\Delay18_reg_reg[8]_7 [7]),
        .O(ram_reg_0_3_12_17_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_8
       (.I0(\Delay18_reg_reg[8]_7 [4]),
        .I1(\Delay48_reg_reg[631]_56 [4]),
        .I2(\Delay48_reg_reg[631]_56 [5]),
        .I3(\Delay18_reg_reg[8]_7 [5]),
        .O(ram_reg_0_3_12_17_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_12_17_i_9
       (.I0(\Delay18_reg_reg[8]_7 [2]),
        .I1(\Delay48_reg_reg[631]_56 [2]),
        .I2(\Delay48_reg_reg[631]_56 [3]),
        .I3(\Delay18_reg_reg[8]_7 [3]),
        .O(ram_reg_0_3_12_17_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_18_23_i_1
       (.CI(1'b0),
        .CO({frameOut[19],ram_reg_0_3_18_23_i_1_n_1,ram_reg_0_3_18_23_i_1_n_2,ram_reg_0_3_18_23_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_18_23_i_7_n_0,ram_reg_0_3_18_23_i_8_n_0,ram_reg_0_3_18_23_i_9_n_0,ram_reg_0_3_18_23_i_10_n_0}),
        .O(NLW_ram_reg_0_3_18_23_i_1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_18_23_i_11_n_0,ram_reg_0_3_18_23_i_12_n_0,ram_reg_0_3_18_23_i_13_n_0,ram_reg_0_3_18_23_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_10
       (.I0(\Delay12_reg_reg[8]_1 [0]),
        .I1(\Delay44_reg_reg[8]_35 [0]),
        .I2(\Delay44_reg_reg[8]_35 [1]),
        .I3(\Delay12_reg_reg[8]_1 [1]),
        .O(ram_reg_0_3_18_23_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_11
       (.I0(\Delay12_reg_reg[8]_1 [6]),
        .I1(\Delay44_reg_reg[8]_35 [6]),
        .I2(\Delay12_reg_reg[8]_1 [7]),
        .I3(\Delay44_reg_reg[8]_35 [7]),
        .O(ram_reg_0_3_18_23_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_12
       (.I0(\Delay12_reg_reg[8]_1 [4]),
        .I1(\Delay44_reg_reg[8]_35 [4]),
        .I2(\Delay12_reg_reg[8]_1 [5]),
        .I3(\Delay44_reg_reg[8]_35 [5]),
        .O(ram_reg_0_3_18_23_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_13
       (.I0(\Delay12_reg_reg[8]_1 [2]),
        .I1(\Delay44_reg_reg[8]_35 [2]),
        .I2(\Delay12_reg_reg[8]_1 [3]),
        .I3(\Delay44_reg_reg[8]_35 [3]),
        .O(ram_reg_0_3_18_23_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_14
       (.I0(\Delay12_reg_reg[8]_1 [0]),
        .I1(\Delay44_reg_reg[8]_35 [0]),
        .I2(\Delay12_reg_reg[8]_1 [1]),
        .I3(\Delay44_reg_reg[8]_35 [1]),
        .O(ram_reg_0_3_18_23_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_15
       (.I0(\Delay13_reg_reg[8]_2 [6]),
        .I1(\Delay43_reg_reg[8]_34 [6]),
        .I2(\Delay43_reg_reg[8]_34 [7]),
        .I3(\Delay13_reg_reg[8]_2 [7]),
        .O(ram_reg_0_3_18_23_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_16
       (.I0(\Delay13_reg_reg[8]_2 [4]),
        .I1(\Delay43_reg_reg[8]_34 [4]),
        .I2(\Delay43_reg_reg[8]_34 [5]),
        .I3(\Delay13_reg_reg[8]_2 [5]),
        .O(ram_reg_0_3_18_23_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_17
       (.I0(\Delay13_reg_reg[8]_2 [2]),
        .I1(\Delay43_reg_reg[8]_34 [2]),
        .I2(\Delay43_reg_reg[8]_34 [3]),
        .I3(\Delay13_reg_reg[8]_2 [3]),
        .O(ram_reg_0_3_18_23_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_18
       (.I0(\Delay13_reg_reg[8]_2 [0]),
        .I1(\Delay43_reg_reg[8]_34 [0]),
        .I2(\Delay43_reg_reg[8]_34 [1]),
        .I3(\Delay13_reg_reg[8]_2 [1]),
        .O(ram_reg_0_3_18_23_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_19
       (.I0(\Delay13_reg_reg[8]_2 [6]),
        .I1(\Delay43_reg_reg[8]_34 [6]),
        .I2(\Delay13_reg_reg[8]_2 [7]),
        .I3(\Delay43_reg_reg[8]_34 [7]),
        .O(ram_reg_0_3_18_23_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_18_23_i_2
       (.CI(1'b0),
        .CO({frameOut[18],ram_reg_0_3_18_23_i_2_n_1,ram_reg_0_3_18_23_i_2_n_2,ram_reg_0_3_18_23_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_18_23_i_15_n_0,ram_reg_0_3_18_23_i_16_n_0,ram_reg_0_3_18_23_i_17_n_0,ram_reg_0_3_18_23_i_18_n_0}),
        .O(NLW_ram_reg_0_3_18_23_i_2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_18_23_i_19_n_0,ram_reg_0_3_18_23_i_20_n_0,ram_reg_0_3_18_23_i_21_n_0,ram_reg_0_3_18_23_i_22_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_20
       (.I0(\Delay13_reg_reg[8]_2 [4]),
        .I1(\Delay43_reg_reg[8]_34 [4]),
        .I2(\Delay13_reg_reg[8]_2 [5]),
        .I3(\Delay43_reg_reg[8]_34 [5]),
        .O(ram_reg_0_3_18_23_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_21
       (.I0(\Delay13_reg_reg[8]_2 [2]),
        .I1(\Delay43_reg_reg[8]_34 [2]),
        .I2(\Delay13_reg_reg[8]_2 [3]),
        .I3(\Delay43_reg_reg[8]_34 [3]),
        .O(ram_reg_0_3_18_23_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_22
       (.I0(\Delay13_reg_reg[8]_2 [0]),
        .I1(\Delay43_reg_reg[8]_34 [0]),
        .I2(\Delay13_reg_reg[8]_2 [1]),
        .I3(\Delay43_reg_reg[8]_34 [1]),
        .O(ram_reg_0_3_18_23_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_23
       (.I0(\Delay2_reg_reg_n_0_[631][6] ),
        .I1(\Delay46_reg_reg[8]_37 [6]),
        .I2(\Delay46_reg_reg[8]_37 [7]),
        .I3(\Delay2_reg_reg_n_0_[631][7] ),
        .O(ram_reg_0_3_18_23_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_24
       (.I0(\Delay2_reg_reg_n_0_[631][4] ),
        .I1(\Delay46_reg_reg[8]_37 [4]),
        .I2(\Delay46_reg_reg[8]_37 [5]),
        .I3(\Delay2_reg_reg_n_0_[631][5] ),
        .O(ram_reg_0_3_18_23_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_25
       (.I0(\Delay2_reg_reg_n_0_[631][2] ),
        .I1(\Delay46_reg_reg[8]_37 [2]),
        .I2(\Delay46_reg_reg[8]_37 [3]),
        .I3(\Delay2_reg_reg_n_0_[631][3] ),
        .O(ram_reg_0_3_18_23_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_26
       (.I0(\Delay2_reg_reg_n_0_[631][0] ),
        .I1(\Delay46_reg_reg[8]_37 [0]),
        .I2(\Delay46_reg_reg[8]_37 [1]),
        .I3(\Delay2_reg_reg_n_0_[631][1] ),
        .O(ram_reg_0_3_18_23_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_27
       (.I0(\Delay2_reg_reg_n_0_[631][6] ),
        .I1(\Delay46_reg_reg[8]_37 [6]),
        .I2(\Delay2_reg_reg_n_0_[631][7] ),
        .I3(\Delay46_reg_reg[8]_37 [7]),
        .O(ram_reg_0_3_18_23_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_28
       (.I0(\Delay2_reg_reg_n_0_[631][4] ),
        .I1(\Delay46_reg_reg[8]_37 [4]),
        .I2(\Delay2_reg_reg_n_0_[631][5] ),
        .I3(\Delay46_reg_reg[8]_37 [5]),
        .O(ram_reg_0_3_18_23_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_29
       (.I0(\Delay2_reg_reg_n_0_[631][2] ),
        .I1(\Delay46_reg_reg[8]_37 [2]),
        .I2(\Delay2_reg_reg_n_0_[631][3] ),
        .I3(\Delay46_reg_reg[8]_37 [3]),
        .O(ram_reg_0_3_18_23_i_29_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_18_23_i_3
       (.CI(1'b0),
        .CO({frameOut[21],ram_reg_0_3_18_23_i_3_n_1,ram_reg_0_3_18_23_i_3_n_2,ram_reg_0_3_18_23_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_18_23_i_23_n_0,ram_reg_0_3_18_23_i_24_n_0,ram_reg_0_3_18_23_i_25_n_0,ram_reg_0_3_18_23_i_26_n_0}),
        .O(NLW_ram_reg_0_3_18_23_i_3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_18_23_i_27_n_0,ram_reg_0_3_18_23_i_28_n_0,ram_reg_0_3_18_23_i_29_n_0,ram_reg_0_3_18_23_i_30_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_30
       (.I0(\Delay2_reg_reg_n_0_[631][0] ),
        .I1(\Delay46_reg_reg[8]_37 [0]),
        .I2(\Delay2_reg_reg_n_0_[631][1] ),
        .I3(\Delay46_reg_reg[8]_37 [1]),
        .O(ram_reg_0_3_18_23_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_31
       (.I0(\Delay10_reg_reg[8]_0 [6]),
        .I1(\Delay45_reg_reg[8]_36 [6]),
        .I2(\Delay45_reg_reg[8]_36 [7]),
        .I3(\Delay10_reg_reg[8]_0 [7]),
        .O(ram_reg_0_3_18_23_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_32
       (.I0(\Delay10_reg_reg[8]_0 [4]),
        .I1(\Delay45_reg_reg[8]_36 [4]),
        .I2(\Delay45_reg_reg[8]_36 [5]),
        .I3(\Delay10_reg_reg[8]_0 [5]),
        .O(ram_reg_0_3_18_23_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_33
       (.I0(\Delay10_reg_reg[8]_0 [2]),
        .I1(\Delay45_reg_reg[8]_36 [2]),
        .I2(\Delay45_reg_reg[8]_36 [3]),
        .I3(\Delay10_reg_reg[8]_0 [3]),
        .O(ram_reg_0_3_18_23_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_34
       (.I0(\Delay10_reg_reg[8]_0 [0]),
        .I1(\Delay45_reg_reg[8]_36 [0]),
        .I2(\Delay45_reg_reg[8]_36 [1]),
        .I3(\Delay10_reg_reg[8]_0 [1]),
        .O(ram_reg_0_3_18_23_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_35
       (.I0(\Delay10_reg_reg[8]_0 [6]),
        .I1(\Delay45_reg_reg[8]_36 [6]),
        .I2(\Delay10_reg_reg[8]_0 [7]),
        .I3(\Delay45_reg_reg[8]_36 [7]),
        .O(ram_reg_0_3_18_23_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_36
       (.I0(\Delay10_reg_reg[8]_0 [4]),
        .I1(\Delay45_reg_reg[8]_36 [4]),
        .I2(\Delay10_reg_reg[8]_0 [5]),
        .I3(\Delay45_reg_reg[8]_36 [5]),
        .O(ram_reg_0_3_18_23_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_37
       (.I0(\Delay10_reg_reg[8]_0 [2]),
        .I1(\Delay45_reg_reg[8]_36 [2]),
        .I2(\Delay10_reg_reg[8]_0 [3]),
        .I3(\Delay45_reg_reg[8]_36 [3]),
        .O(ram_reg_0_3_18_23_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_38
       (.I0(\Delay10_reg_reg[8]_0 [0]),
        .I1(\Delay45_reg_reg[8]_36 [0]),
        .I2(\Delay10_reg_reg[8]_0 [1]),
        .I3(\Delay45_reg_reg[8]_36 [1]),
        .O(ram_reg_0_3_18_23_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_39
       (.I0(\Delay8_reg_reg[8]_44 [6]),
        .I1(\Delay47_reg_reg[8]_46 [6]),
        .I2(\Delay47_reg_reg[8]_46 [7]),
        .I3(\Delay8_reg_reg[8]_44 [7]),
        .O(ram_reg_0_3_18_23_i_39_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_18_23_i_4
       (.CI(1'b0),
        .CO({frameOut[20],ram_reg_0_3_18_23_i_4_n_1,ram_reg_0_3_18_23_i_4_n_2,ram_reg_0_3_18_23_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_18_23_i_31_n_0,ram_reg_0_3_18_23_i_32_n_0,ram_reg_0_3_18_23_i_33_n_0,ram_reg_0_3_18_23_i_34_n_0}),
        .O(NLW_ram_reg_0_3_18_23_i_4_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_18_23_i_35_n_0,ram_reg_0_3_18_23_i_36_n_0,ram_reg_0_3_18_23_i_37_n_0,ram_reg_0_3_18_23_i_38_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_40
       (.I0(\Delay8_reg_reg[8]_44 [4]),
        .I1(\Delay47_reg_reg[8]_46 [4]),
        .I2(\Delay47_reg_reg[8]_46 [5]),
        .I3(\Delay8_reg_reg[8]_44 [5]),
        .O(ram_reg_0_3_18_23_i_40_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_41
       (.I0(\Delay8_reg_reg[8]_44 [2]),
        .I1(\Delay47_reg_reg[8]_46 [2]),
        .I2(\Delay47_reg_reg[8]_46 [3]),
        .I3(\Delay8_reg_reg[8]_44 [3]),
        .O(ram_reg_0_3_18_23_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_42
       (.I0(\Delay8_reg_reg[8]_44 [0]),
        .I1(\Delay47_reg_reg[8]_46 [0]),
        .I2(\Delay47_reg_reg[8]_46 [1]),
        .I3(\Delay8_reg_reg[8]_44 [1]),
        .O(ram_reg_0_3_18_23_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_43
       (.I0(\Delay8_reg_reg[8]_44 [6]),
        .I1(\Delay47_reg_reg[8]_46 [6]),
        .I2(\Delay8_reg_reg[8]_44 [7]),
        .I3(\Delay47_reg_reg[8]_46 [7]),
        .O(ram_reg_0_3_18_23_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_44
       (.I0(\Delay8_reg_reg[8]_44 [4]),
        .I1(\Delay47_reg_reg[8]_46 [4]),
        .I2(\Delay8_reg_reg[8]_44 [5]),
        .I3(\Delay47_reg_reg[8]_46 [5]),
        .O(ram_reg_0_3_18_23_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_45
       (.I0(\Delay8_reg_reg[8]_44 [2]),
        .I1(\Delay47_reg_reg[8]_46 [2]),
        .I2(\Delay8_reg_reg[8]_44 [3]),
        .I3(\Delay47_reg_reg[8]_46 [3]),
        .O(ram_reg_0_3_18_23_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_46
       (.I0(\Delay8_reg_reg[8]_44 [0]),
        .I1(\Delay47_reg_reg[8]_46 [0]),
        .I2(\Delay8_reg_reg[8]_44 [1]),
        .I3(\Delay47_reg_reg[8]_46 [1]),
        .O(ram_reg_0_3_18_23_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_47
       (.I0(\Delay9_reg_reg[8]_45 [6]),
        .I1(\Delay39_reg_reg[631]_57 [6]),
        .I2(\Delay39_reg_reg[631]_57 [7]),
        .I3(\Delay9_reg_reg[8]_45 [7]),
        .O(ram_reg_0_3_18_23_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_48
       (.I0(\Delay9_reg_reg[8]_45 [4]),
        .I1(\Delay39_reg_reg[631]_57 [4]),
        .I2(\Delay39_reg_reg[631]_57 [5]),
        .I3(\Delay9_reg_reg[8]_45 [5]),
        .O(ram_reg_0_3_18_23_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_49
       (.I0(\Delay9_reg_reg[8]_45 [2]),
        .I1(\Delay39_reg_reg[631]_57 [2]),
        .I2(\Delay39_reg_reg[631]_57 [3]),
        .I3(\Delay9_reg_reg[8]_45 [3]),
        .O(ram_reg_0_3_18_23_i_49_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_18_23_i_5
       (.CI(1'b0),
        .CO({frameOut[23],ram_reg_0_3_18_23_i_5_n_1,ram_reg_0_3_18_23_i_5_n_2,ram_reg_0_3_18_23_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_18_23_i_39_n_0,ram_reg_0_3_18_23_i_40_n_0,ram_reg_0_3_18_23_i_41_n_0,ram_reg_0_3_18_23_i_42_n_0}),
        .O(NLW_ram_reg_0_3_18_23_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_18_23_i_43_n_0,ram_reg_0_3_18_23_i_44_n_0,ram_reg_0_3_18_23_i_45_n_0,ram_reg_0_3_18_23_i_46_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_50
       (.I0(\Delay9_reg_reg[8]_45 [0]),
        .I1(\Delay39_reg_reg[631]_57 [0]),
        .I2(\Delay39_reg_reg[631]_57 [1]),
        .I3(\Delay9_reg_reg[8]_45 [1]),
        .O(ram_reg_0_3_18_23_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_51
       (.I0(\Delay9_reg_reg[8]_45 [6]),
        .I1(\Delay39_reg_reg[631]_57 [6]),
        .I2(\Delay9_reg_reg[8]_45 [7]),
        .I3(\Delay39_reg_reg[631]_57 [7]),
        .O(ram_reg_0_3_18_23_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_52
       (.I0(\Delay9_reg_reg[8]_45 [4]),
        .I1(\Delay39_reg_reg[631]_57 [4]),
        .I2(\Delay9_reg_reg[8]_45 [5]),
        .I3(\Delay39_reg_reg[631]_57 [5]),
        .O(ram_reg_0_3_18_23_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_53
       (.I0(\Delay9_reg_reg[8]_45 [2]),
        .I1(\Delay39_reg_reg[631]_57 [2]),
        .I2(\Delay9_reg_reg[8]_45 [3]),
        .I3(\Delay39_reg_reg[631]_57 [3]),
        .O(ram_reg_0_3_18_23_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_18_23_i_54
       (.I0(\Delay9_reg_reg[8]_45 [0]),
        .I1(\Delay39_reg_reg[631]_57 [0]),
        .I2(\Delay9_reg_reg[8]_45 [1]),
        .I3(\Delay39_reg_reg[631]_57 [1]),
        .O(ram_reg_0_3_18_23_i_54_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_18_23_i_6
       (.CI(1'b0),
        .CO({frameOut[22],ram_reg_0_3_18_23_i_6_n_1,ram_reg_0_3_18_23_i_6_n_2,ram_reg_0_3_18_23_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_18_23_i_47_n_0,ram_reg_0_3_18_23_i_48_n_0,ram_reg_0_3_18_23_i_49_n_0,ram_reg_0_3_18_23_i_50_n_0}),
        .O(NLW_ram_reg_0_3_18_23_i_6_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_18_23_i_51_n_0,ram_reg_0_3_18_23_i_52_n_0,ram_reg_0_3_18_23_i_53_n_0,ram_reg_0_3_18_23_i_54_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_7
       (.I0(\Delay12_reg_reg[8]_1 [6]),
        .I1(\Delay44_reg_reg[8]_35 [6]),
        .I2(\Delay44_reg_reg[8]_35 [7]),
        .I3(\Delay12_reg_reg[8]_1 [7]),
        .O(ram_reg_0_3_18_23_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_8
       (.I0(\Delay12_reg_reg[8]_1 [4]),
        .I1(\Delay44_reg_reg[8]_35 [4]),
        .I2(\Delay44_reg_reg[8]_35 [5]),
        .I3(\Delay12_reg_reg[8]_1 [5]),
        .O(ram_reg_0_3_18_23_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_18_23_i_9
       (.I0(\Delay12_reg_reg[8]_1 [2]),
        .I1(\Delay44_reg_reg[8]_35 [2]),
        .I2(\Delay44_reg_reg[8]_35 [3]),
        .I3(\Delay12_reg_reg[8]_1 [3]),
        .O(ram_reg_0_3_18_23_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_24_29_i_1
       (.CI(1'b0),
        .CO({frameOut[25],ram_reg_0_3_24_29_i_1_n_1,ram_reg_0_3_24_29_i_1_n_2,ram_reg_0_3_24_29_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_24_29_i_7_n_0,ram_reg_0_3_24_29_i_8_n_0,ram_reg_0_3_24_29_i_9_n_0,ram_reg_0_3_24_29_i_10_n_0}),
        .O(NLW_ram_reg_0_3_24_29_i_1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_24_29_i_11_n_0,ram_reg_0_3_24_29_i_12_n_0,ram_reg_0_3_24_29_i_13_n_0,ram_reg_0_3_24_29_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_10
       (.I0(\Delay6_reg_reg[8]_42 [0]),
        .I1(\Delay52_reg_reg[8]_48 [0]),
        .I2(\Delay52_reg_reg[8]_48 [1]),
        .I3(\Delay6_reg_reg[8]_42 [1]),
        .O(ram_reg_0_3_24_29_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_11
       (.I0(\Delay6_reg_reg[8]_42 [6]),
        .I1(\Delay52_reg_reg[8]_48 [6]),
        .I2(\Delay6_reg_reg[8]_42 [7]),
        .I3(\Delay52_reg_reg[8]_48 [7]),
        .O(ram_reg_0_3_24_29_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_12
       (.I0(\Delay6_reg_reg[8]_42 [4]),
        .I1(\Delay52_reg_reg[8]_48 [4]),
        .I2(\Delay6_reg_reg[8]_42 [5]),
        .I3(\Delay52_reg_reg[8]_48 [5]),
        .O(ram_reg_0_3_24_29_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_13
       (.I0(\Delay6_reg_reg[8]_42 [2]),
        .I1(\Delay52_reg_reg[8]_48 [2]),
        .I2(\Delay6_reg_reg[8]_42 [3]),
        .I3(\Delay52_reg_reg[8]_48 [3]),
        .O(ram_reg_0_3_24_29_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_14
       (.I0(\Delay6_reg_reg[8]_42 [0]),
        .I1(\Delay52_reg_reg[8]_48 [0]),
        .I2(\Delay6_reg_reg[8]_42 [1]),
        .I3(\Delay52_reg_reg[8]_48 [1]),
        .O(ram_reg_0_3_24_29_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_15
       (.I0(\Delay7_reg_reg[8]_43 [6]),
        .I1(\Delay51_reg_reg[8]_47 [6]),
        .I2(\Delay51_reg_reg[8]_47 [7]),
        .I3(\Delay7_reg_reg[8]_43 [7]),
        .O(ram_reg_0_3_24_29_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_16
       (.I0(\Delay7_reg_reg[8]_43 [4]),
        .I1(\Delay51_reg_reg[8]_47 [4]),
        .I2(\Delay51_reg_reg[8]_47 [5]),
        .I3(\Delay7_reg_reg[8]_43 [5]),
        .O(ram_reg_0_3_24_29_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_17
       (.I0(\Delay7_reg_reg[8]_43 [2]),
        .I1(\Delay51_reg_reg[8]_47 [2]),
        .I2(\Delay51_reg_reg[8]_47 [3]),
        .I3(\Delay7_reg_reg[8]_43 [3]),
        .O(ram_reg_0_3_24_29_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_18
       (.I0(\Delay7_reg_reg[8]_43 [0]),
        .I1(\Delay51_reg_reg[8]_47 [0]),
        .I2(\Delay51_reg_reg[8]_47 [1]),
        .I3(\Delay7_reg_reg[8]_43 [1]),
        .O(ram_reg_0_3_24_29_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_19
       (.I0(\Delay7_reg_reg[8]_43 [6]),
        .I1(\Delay51_reg_reg[8]_47 [6]),
        .I2(\Delay7_reg_reg[8]_43 [7]),
        .I3(\Delay51_reg_reg[8]_47 [7]),
        .O(ram_reg_0_3_24_29_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_24_29_i_2
       (.CI(1'b0),
        .CO({frameOut[24],ram_reg_0_3_24_29_i_2_n_1,ram_reg_0_3_24_29_i_2_n_2,ram_reg_0_3_24_29_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_24_29_i_15_n_0,ram_reg_0_3_24_29_i_16_n_0,ram_reg_0_3_24_29_i_17_n_0,ram_reg_0_3_24_29_i_18_n_0}),
        .O(NLW_ram_reg_0_3_24_29_i_2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_24_29_i_19_n_0,ram_reg_0_3_24_29_i_20_n_0,ram_reg_0_3_24_29_i_21_n_0,ram_reg_0_3_24_29_i_22_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_20
       (.I0(\Delay7_reg_reg[8]_43 [4]),
        .I1(\Delay51_reg_reg[8]_47 [4]),
        .I2(\Delay7_reg_reg[8]_43 [5]),
        .I3(\Delay51_reg_reg[8]_47 [5]),
        .O(ram_reg_0_3_24_29_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_21
       (.I0(\Delay7_reg_reg[8]_43 [2]),
        .I1(\Delay51_reg_reg[8]_47 [2]),
        .I2(\Delay7_reg_reg[8]_43 [3]),
        .I3(\Delay51_reg_reg[8]_47 [3]),
        .O(ram_reg_0_3_24_29_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_22
       (.I0(\Delay7_reg_reg[8]_43 [0]),
        .I1(\Delay51_reg_reg[8]_47 [0]),
        .I2(\Delay7_reg_reg[8]_43 [1]),
        .I3(\Delay51_reg_reg[8]_47 [1]),
        .O(ram_reg_0_3_24_29_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_23
       (.I0(\Delay4_reg_reg[8]_40 [6]),
        .I1(\Delay54_reg_reg[8]_50 [6]),
        .I2(\Delay54_reg_reg[8]_50 [7]),
        .I3(\Delay4_reg_reg[8]_40 [7]),
        .O(ram_reg_0_3_24_29_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_24
       (.I0(\Delay4_reg_reg[8]_40 [4]),
        .I1(\Delay54_reg_reg[8]_50 [4]),
        .I2(\Delay54_reg_reg[8]_50 [5]),
        .I3(\Delay4_reg_reg[8]_40 [5]),
        .O(ram_reg_0_3_24_29_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_25
       (.I0(\Delay4_reg_reg[8]_40 [2]),
        .I1(\Delay54_reg_reg[8]_50 [2]),
        .I2(\Delay54_reg_reg[8]_50 [3]),
        .I3(\Delay4_reg_reg[8]_40 [3]),
        .O(ram_reg_0_3_24_29_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_26
       (.I0(\Delay4_reg_reg[8]_40 [0]),
        .I1(\Delay54_reg_reg[8]_50 [0]),
        .I2(\Delay54_reg_reg[8]_50 [1]),
        .I3(\Delay4_reg_reg[8]_40 [1]),
        .O(ram_reg_0_3_24_29_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_27
       (.I0(\Delay4_reg_reg[8]_40 [6]),
        .I1(\Delay54_reg_reg[8]_50 [6]),
        .I2(\Delay4_reg_reg[8]_40 [7]),
        .I3(\Delay54_reg_reg[8]_50 [7]),
        .O(ram_reg_0_3_24_29_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_28
       (.I0(\Delay4_reg_reg[8]_40 [4]),
        .I1(\Delay54_reg_reg[8]_50 [4]),
        .I2(\Delay4_reg_reg[8]_40 [5]),
        .I3(\Delay54_reg_reg[8]_50 [5]),
        .O(ram_reg_0_3_24_29_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_29
       (.I0(\Delay4_reg_reg[8]_40 [2]),
        .I1(\Delay54_reg_reg[8]_50 [2]),
        .I2(\Delay4_reg_reg[8]_40 [3]),
        .I3(\Delay54_reg_reg[8]_50 [3]),
        .O(ram_reg_0_3_24_29_i_29_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_24_29_i_3
       (.CI(1'b0),
        .CO({frameOut[27],ram_reg_0_3_24_29_i_3_n_1,ram_reg_0_3_24_29_i_3_n_2,ram_reg_0_3_24_29_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_24_29_i_23_n_0,ram_reg_0_3_24_29_i_24_n_0,ram_reg_0_3_24_29_i_25_n_0,ram_reg_0_3_24_29_i_26_n_0}),
        .O(NLW_ram_reg_0_3_24_29_i_3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_24_29_i_27_n_0,ram_reg_0_3_24_29_i_28_n_0,ram_reg_0_3_24_29_i_29_n_0,ram_reg_0_3_24_29_i_30_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_30
       (.I0(\Delay4_reg_reg[8]_40 [0]),
        .I1(\Delay54_reg_reg[8]_50 [0]),
        .I2(\Delay4_reg_reg[8]_40 [1]),
        .I3(\Delay54_reg_reg[8]_50 [1]),
        .O(ram_reg_0_3_24_29_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_31
       (.I0(\Delay5_reg_reg[8]_41 [6]),
        .I1(\Delay53_reg_reg[8]_49 [6]),
        .I2(\Delay53_reg_reg[8]_49 [7]),
        .I3(\Delay5_reg_reg[8]_41 [7]),
        .O(ram_reg_0_3_24_29_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_32
       (.I0(\Delay5_reg_reg[8]_41 [4]),
        .I1(\Delay53_reg_reg[8]_49 [4]),
        .I2(\Delay53_reg_reg[8]_49 [5]),
        .I3(\Delay5_reg_reg[8]_41 [5]),
        .O(ram_reg_0_3_24_29_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_33
       (.I0(\Delay5_reg_reg[8]_41 [2]),
        .I1(\Delay53_reg_reg[8]_49 [2]),
        .I2(\Delay53_reg_reg[8]_49 [3]),
        .I3(\Delay5_reg_reg[8]_41 [3]),
        .O(ram_reg_0_3_24_29_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_34
       (.I0(\Delay5_reg_reg[8]_41 [0]),
        .I1(\Delay53_reg_reg[8]_49 [0]),
        .I2(\Delay53_reg_reg[8]_49 [1]),
        .I3(\Delay5_reg_reg[8]_41 [1]),
        .O(ram_reg_0_3_24_29_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_35
       (.I0(\Delay5_reg_reg[8]_41 [6]),
        .I1(\Delay53_reg_reg[8]_49 [6]),
        .I2(\Delay5_reg_reg[8]_41 [7]),
        .I3(\Delay53_reg_reg[8]_49 [7]),
        .O(ram_reg_0_3_24_29_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_36
       (.I0(\Delay5_reg_reg[8]_41 [4]),
        .I1(\Delay53_reg_reg[8]_49 [4]),
        .I2(\Delay5_reg_reg[8]_41 [5]),
        .I3(\Delay53_reg_reg[8]_49 [5]),
        .O(ram_reg_0_3_24_29_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_37
       (.I0(\Delay5_reg_reg[8]_41 [2]),
        .I1(\Delay53_reg_reg[8]_49 [2]),
        .I2(\Delay5_reg_reg[8]_41 [3]),
        .I3(\Delay53_reg_reg[8]_49 [3]),
        .O(ram_reg_0_3_24_29_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_38
       (.I0(\Delay5_reg_reg[8]_41 [0]),
        .I1(\Delay53_reg_reg[8]_49 [0]),
        .I2(\Delay5_reg_reg[8]_41 [1]),
        .I3(\Delay53_reg_reg[8]_49 [1]),
        .O(ram_reg_0_3_24_29_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_39
       (.I0(\Delay1_reg_reg[8]_38 [6]),
        .I1(\Delay56_reg_reg_n_0_[8][6] ),
        .I2(\Delay56_reg_reg_n_0_[8][7] ),
        .I3(\Delay1_reg_reg[8]_38 [7]),
        .O(ram_reg_0_3_24_29_i_39_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_24_29_i_4
       (.CI(1'b0),
        .CO({frameOut[26],ram_reg_0_3_24_29_i_4_n_1,ram_reg_0_3_24_29_i_4_n_2,ram_reg_0_3_24_29_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_24_29_i_31_n_0,ram_reg_0_3_24_29_i_32_n_0,ram_reg_0_3_24_29_i_33_n_0,ram_reg_0_3_24_29_i_34_n_0}),
        .O(NLW_ram_reg_0_3_24_29_i_4_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_24_29_i_35_n_0,ram_reg_0_3_24_29_i_36_n_0,ram_reg_0_3_24_29_i_37_n_0,ram_reg_0_3_24_29_i_38_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_40
       (.I0(\Delay1_reg_reg[8]_38 [4]),
        .I1(\Delay56_reg_reg_n_0_[8][4] ),
        .I2(\Delay56_reg_reg_n_0_[8][5] ),
        .I3(\Delay1_reg_reg[8]_38 [5]),
        .O(ram_reg_0_3_24_29_i_40_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_41
       (.I0(\Delay1_reg_reg[8]_38 [2]),
        .I1(\Delay56_reg_reg_n_0_[8][2] ),
        .I2(\Delay56_reg_reg_n_0_[8][3] ),
        .I3(\Delay1_reg_reg[8]_38 [3]),
        .O(ram_reg_0_3_24_29_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_42
       (.I0(\Delay1_reg_reg[8]_38 [0]),
        .I1(\Delay56_reg_reg_n_0_[8][0] ),
        .I2(\Delay56_reg_reg_n_0_[8][1] ),
        .I3(\Delay1_reg_reg[8]_38 [1]),
        .O(ram_reg_0_3_24_29_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_43
       (.I0(\Delay1_reg_reg[8]_38 [6]),
        .I1(\Delay56_reg_reg_n_0_[8][6] ),
        .I2(\Delay1_reg_reg[8]_38 [7]),
        .I3(\Delay56_reg_reg_n_0_[8][7] ),
        .O(ram_reg_0_3_24_29_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_44
       (.I0(\Delay1_reg_reg[8]_38 [4]),
        .I1(\Delay56_reg_reg_n_0_[8][4] ),
        .I2(\Delay1_reg_reg[8]_38 [5]),
        .I3(\Delay56_reg_reg_n_0_[8][5] ),
        .O(ram_reg_0_3_24_29_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_45
       (.I0(\Delay1_reg_reg[8]_38 [2]),
        .I1(\Delay56_reg_reg_n_0_[8][2] ),
        .I2(\Delay1_reg_reg[8]_38 [3]),
        .I3(\Delay56_reg_reg_n_0_[8][3] ),
        .O(ram_reg_0_3_24_29_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_46
       (.I0(\Delay1_reg_reg[8]_38 [0]),
        .I1(\Delay56_reg_reg_n_0_[8][0] ),
        .I2(\Delay1_reg_reg[8]_38 [1]),
        .I3(\Delay56_reg_reg_n_0_[8][1] ),
        .O(ram_reg_0_3_24_29_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_47
       (.I0(\Delay3_reg_reg[8]_39 [6]),
        .I1(\Delay55_reg_reg[8]_51 [6]),
        .I2(\Delay55_reg_reg[8]_51 [7]),
        .I3(\Delay3_reg_reg[8]_39 [7]),
        .O(ram_reg_0_3_24_29_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_48
       (.I0(\Delay3_reg_reg[8]_39 [4]),
        .I1(\Delay55_reg_reg[8]_51 [4]),
        .I2(\Delay55_reg_reg[8]_51 [5]),
        .I3(\Delay3_reg_reg[8]_39 [5]),
        .O(ram_reg_0_3_24_29_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_49
       (.I0(\Delay3_reg_reg[8]_39 [2]),
        .I1(\Delay55_reg_reg[8]_51 [2]),
        .I2(\Delay55_reg_reg[8]_51 [3]),
        .I3(\Delay3_reg_reg[8]_39 [3]),
        .O(ram_reg_0_3_24_29_i_49_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_24_29_i_5
       (.CI(1'b0),
        .CO({frameOut[29],ram_reg_0_3_24_29_i_5_n_1,ram_reg_0_3_24_29_i_5_n_2,ram_reg_0_3_24_29_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_24_29_i_39_n_0,ram_reg_0_3_24_29_i_40_n_0,ram_reg_0_3_24_29_i_41_n_0,ram_reg_0_3_24_29_i_42_n_0}),
        .O(NLW_ram_reg_0_3_24_29_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_24_29_i_43_n_0,ram_reg_0_3_24_29_i_44_n_0,ram_reg_0_3_24_29_i_45_n_0,ram_reg_0_3_24_29_i_46_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_50
       (.I0(\Delay3_reg_reg[8]_39 [0]),
        .I1(\Delay55_reg_reg[8]_51 [0]),
        .I2(\Delay55_reg_reg[8]_51 [1]),
        .I3(\Delay3_reg_reg[8]_39 [1]),
        .O(ram_reg_0_3_24_29_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_51
       (.I0(\Delay3_reg_reg[8]_39 [6]),
        .I1(\Delay55_reg_reg[8]_51 [6]),
        .I2(\Delay3_reg_reg[8]_39 [7]),
        .I3(\Delay55_reg_reg[8]_51 [7]),
        .O(ram_reg_0_3_24_29_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_52
       (.I0(\Delay3_reg_reg[8]_39 [4]),
        .I1(\Delay55_reg_reg[8]_51 [4]),
        .I2(\Delay3_reg_reg[8]_39 [5]),
        .I3(\Delay55_reg_reg[8]_51 [5]),
        .O(ram_reg_0_3_24_29_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_53
       (.I0(\Delay3_reg_reg[8]_39 [2]),
        .I1(\Delay55_reg_reg[8]_51 [2]),
        .I2(\Delay3_reg_reg[8]_39 [3]),
        .I3(\Delay55_reg_reg[8]_51 [3]),
        .O(ram_reg_0_3_24_29_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_24_29_i_54
       (.I0(\Delay3_reg_reg[8]_39 [0]),
        .I1(\Delay55_reg_reg[8]_51 [0]),
        .I2(\Delay3_reg_reg[8]_39 [1]),
        .I3(\Delay55_reg_reg[8]_51 [1]),
        .O(ram_reg_0_3_24_29_i_54_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_24_29_i_6
       (.CI(1'b0),
        .CO({frameOut[28],ram_reg_0_3_24_29_i_6_n_1,ram_reg_0_3_24_29_i_6_n_2,ram_reg_0_3_24_29_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_24_29_i_47_n_0,ram_reg_0_3_24_29_i_48_n_0,ram_reg_0_3_24_29_i_49_n_0,ram_reg_0_3_24_29_i_50_n_0}),
        .O(NLW_ram_reg_0_3_24_29_i_6_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_24_29_i_51_n_0,ram_reg_0_3_24_29_i_52_n_0,ram_reg_0_3_24_29_i_53_n_0,ram_reg_0_3_24_29_i_54_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_7
       (.I0(\Delay6_reg_reg[8]_42 [6]),
        .I1(\Delay52_reg_reg[8]_48 [6]),
        .I2(\Delay52_reg_reg[8]_48 [7]),
        .I3(\Delay6_reg_reg[8]_42 [7]),
        .O(ram_reg_0_3_24_29_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_8
       (.I0(\Delay6_reg_reg[8]_42 [4]),
        .I1(\Delay52_reg_reg[8]_48 [4]),
        .I2(\Delay52_reg_reg[8]_48 [5]),
        .I3(\Delay6_reg_reg[8]_42 [5]),
        .O(ram_reg_0_3_24_29_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_24_29_i_9
       (.I0(\Delay6_reg_reg[8]_42 [2]),
        .I1(\Delay52_reg_reg[8]_48 [2]),
        .I2(\Delay52_reg_reg[8]_48 [3]),
        .I3(\Delay6_reg_reg[8]_42 [3]),
        .O(ram_reg_0_3_24_29_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_6_11_i_1
       (.CI(1'b0),
        .CO({frameOut[7],ram_reg_0_3_6_11_i_1_n_1,ram_reg_0_3_6_11_i_1_n_2,ram_reg_0_3_6_11_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_6_11_i_7_n_0,ram_reg_0_3_6_11_i_8_n_0,ram_reg_0_3_6_11_i_9_n_0,ram_reg_0_3_6_11_i_10_n_0}),
        .O(NLW_ram_reg_0_3_6_11_i_1_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_6_11_i_11_n_0,ram_reg_0_3_6_11_i_12_n_0,ram_reg_0_3_6_11_i_13_n_0,ram_reg_0_3_6_11_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_10
       (.I0(\Delay33_reg_reg[8]_12 [0]),
        .I1(\Delay58_reg_reg[8]_25 [0]),
        .I2(\Delay58_reg_reg[8]_25 [1]),
        .I3(\Delay33_reg_reg[8]_12 [1]),
        .O(ram_reg_0_3_6_11_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_11
       (.I0(\Delay33_reg_reg[8]_12 [6]),
        .I1(\Delay58_reg_reg[8]_25 [6]),
        .I2(\Delay33_reg_reg[8]_12 [7]),
        .I3(\Delay58_reg_reg[8]_25 [7]),
        .O(ram_reg_0_3_6_11_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_12
       (.I0(\Delay33_reg_reg[8]_12 [4]),
        .I1(\Delay58_reg_reg[8]_25 [4]),
        .I2(\Delay33_reg_reg[8]_12 [5]),
        .I3(\Delay58_reg_reg[8]_25 [5]),
        .O(ram_reg_0_3_6_11_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_13
       (.I0(\Delay33_reg_reg[8]_12 [2]),
        .I1(\Delay58_reg_reg[8]_25 [2]),
        .I2(\Delay33_reg_reg[8]_12 [3]),
        .I3(\Delay58_reg_reg[8]_25 [3]),
        .O(ram_reg_0_3_6_11_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_14
       (.I0(\Delay33_reg_reg[8]_12 [0]),
        .I1(\Delay58_reg_reg[8]_25 [0]),
        .I2(\Delay33_reg_reg[8]_12 [1]),
        .I3(\Delay58_reg_reg[8]_25 [1]),
        .O(ram_reg_0_3_6_11_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_15
       (.I0(\Delay34_reg_reg[8]_13 [6]),
        .I1(\Delay50_reg_reg[8]_24 [6]),
        .I2(\Delay50_reg_reg[8]_24 [7]),
        .I3(\Delay34_reg_reg[8]_13 [7]),
        .O(ram_reg_0_3_6_11_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_16
       (.I0(\Delay34_reg_reg[8]_13 [4]),
        .I1(\Delay50_reg_reg[8]_24 [4]),
        .I2(\Delay50_reg_reg[8]_24 [5]),
        .I3(\Delay34_reg_reg[8]_13 [5]),
        .O(ram_reg_0_3_6_11_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_17
       (.I0(\Delay34_reg_reg[8]_13 [2]),
        .I1(\Delay50_reg_reg[8]_24 [2]),
        .I2(\Delay50_reg_reg[8]_24 [3]),
        .I3(\Delay34_reg_reg[8]_13 [3]),
        .O(ram_reg_0_3_6_11_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_18
       (.I0(\Delay34_reg_reg[8]_13 [0]),
        .I1(\Delay50_reg_reg[8]_24 [0]),
        .I2(\Delay50_reg_reg[8]_24 [1]),
        .I3(\Delay34_reg_reg[8]_13 [1]),
        .O(ram_reg_0_3_6_11_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_19
       (.I0(\Delay34_reg_reg[8]_13 [6]),
        .I1(\Delay50_reg_reg[8]_24 [6]),
        .I2(\Delay34_reg_reg[8]_13 [7]),
        .I3(\Delay50_reg_reg[8]_24 [7]),
        .O(ram_reg_0_3_6_11_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_6_11_i_2
       (.CI(1'b0),
        .CO({frameOut[6],ram_reg_0_3_6_11_i_2_n_1,ram_reg_0_3_6_11_i_2_n_2,ram_reg_0_3_6_11_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_6_11_i_15_n_0,ram_reg_0_3_6_11_i_16_n_0,ram_reg_0_3_6_11_i_17_n_0,ram_reg_0_3_6_11_i_18_n_0}),
        .O(NLW_ram_reg_0_3_6_11_i_2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_6_11_i_19_n_0,ram_reg_0_3_6_11_i_20_n_0,ram_reg_0_3_6_11_i_21_n_0,ram_reg_0_3_6_11_i_22_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_20
       (.I0(\Delay34_reg_reg[8]_13 [4]),
        .I1(\Delay50_reg_reg[8]_24 [4]),
        .I2(\Delay34_reg_reg[8]_13 [5]),
        .I3(\Delay50_reg_reg[8]_24 [5]),
        .O(ram_reg_0_3_6_11_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_21
       (.I0(\Delay34_reg_reg[8]_13 [2]),
        .I1(\Delay50_reg_reg[8]_24 [2]),
        .I2(\Delay34_reg_reg[8]_13 [3]),
        .I3(\Delay50_reg_reg[8]_24 [3]),
        .O(ram_reg_0_3_6_11_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_22
       (.I0(\Delay34_reg_reg[8]_13 [0]),
        .I1(\Delay50_reg_reg[8]_24 [0]),
        .I2(\Delay34_reg_reg[8]_13 [1]),
        .I3(\Delay50_reg_reg[8]_24 [1]),
        .O(ram_reg_0_3_6_11_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_23
       (.I0(\Delay31_reg_reg[8]_10 [6]),
        .I1(\Delay60_reg_reg[8]_27 [6]),
        .I2(\Delay60_reg_reg[8]_27 [7]),
        .I3(\Delay31_reg_reg[8]_10 [7]),
        .O(ram_reg_0_3_6_11_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_24
       (.I0(\Delay31_reg_reg[8]_10 [4]),
        .I1(\Delay60_reg_reg[8]_27 [4]),
        .I2(\Delay60_reg_reg[8]_27 [5]),
        .I3(\Delay31_reg_reg[8]_10 [5]),
        .O(ram_reg_0_3_6_11_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_25
       (.I0(\Delay31_reg_reg[8]_10 [2]),
        .I1(\Delay60_reg_reg[8]_27 [2]),
        .I2(\Delay60_reg_reg[8]_27 [3]),
        .I3(\Delay31_reg_reg[8]_10 [3]),
        .O(ram_reg_0_3_6_11_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_26
       (.I0(\Delay31_reg_reg[8]_10 [0]),
        .I1(\Delay60_reg_reg[8]_27 [0]),
        .I2(\Delay60_reg_reg[8]_27 [1]),
        .I3(\Delay31_reg_reg[8]_10 [1]),
        .O(ram_reg_0_3_6_11_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_27
       (.I0(\Delay31_reg_reg[8]_10 [6]),
        .I1(\Delay60_reg_reg[8]_27 [6]),
        .I2(\Delay31_reg_reg[8]_10 [7]),
        .I3(\Delay60_reg_reg[8]_27 [7]),
        .O(ram_reg_0_3_6_11_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_28
       (.I0(\Delay31_reg_reg[8]_10 [4]),
        .I1(\Delay60_reg_reg[8]_27 [4]),
        .I2(\Delay31_reg_reg[8]_10 [5]),
        .I3(\Delay60_reg_reg[8]_27 [5]),
        .O(ram_reg_0_3_6_11_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_29
       (.I0(\Delay31_reg_reg[8]_10 [2]),
        .I1(\Delay60_reg_reg[8]_27 [2]),
        .I2(\Delay31_reg_reg[8]_10 [3]),
        .I3(\Delay60_reg_reg[8]_27 [3]),
        .O(ram_reg_0_3_6_11_i_29_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_6_11_i_3
       (.CI(1'b0),
        .CO({frameOut[9],ram_reg_0_3_6_11_i_3_n_1,ram_reg_0_3_6_11_i_3_n_2,ram_reg_0_3_6_11_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_6_11_i_23_n_0,ram_reg_0_3_6_11_i_24_n_0,ram_reg_0_3_6_11_i_25_n_0,ram_reg_0_3_6_11_i_26_n_0}),
        .O(NLW_ram_reg_0_3_6_11_i_3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_6_11_i_27_n_0,ram_reg_0_3_6_11_i_28_n_0,ram_reg_0_3_6_11_i_29_n_0,ram_reg_0_3_6_11_i_30_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_30
       (.I0(\Delay31_reg_reg[8]_10 [0]),
        .I1(\Delay60_reg_reg[8]_27 [0]),
        .I2(\Delay31_reg_reg[8]_10 [1]),
        .I3(\Delay60_reg_reg[8]_27 [1]),
        .O(ram_reg_0_3_6_11_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_31
       (.I0(\Delay32_reg_reg[8]_11 [6]),
        .I1(\Delay59_reg_reg[8]_26 [6]),
        .I2(\Delay59_reg_reg[8]_26 [7]),
        .I3(\Delay32_reg_reg[8]_11 [7]),
        .O(ram_reg_0_3_6_11_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_32
       (.I0(\Delay32_reg_reg[8]_11 [4]),
        .I1(\Delay59_reg_reg[8]_26 [4]),
        .I2(\Delay59_reg_reg[8]_26 [5]),
        .I3(\Delay32_reg_reg[8]_11 [5]),
        .O(ram_reg_0_3_6_11_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_33
       (.I0(\Delay32_reg_reg[8]_11 [2]),
        .I1(\Delay59_reg_reg[8]_26 [2]),
        .I2(\Delay59_reg_reg[8]_26 [3]),
        .I3(\Delay32_reg_reg[8]_11 [3]),
        .O(ram_reg_0_3_6_11_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_34
       (.I0(\Delay32_reg_reg[8]_11 [0]),
        .I1(\Delay59_reg_reg[8]_26 [0]),
        .I2(\Delay59_reg_reg[8]_26 [1]),
        .I3(\Delay32_reg_reg[8]_11 [1]),
        .O(ram_reg_0_3_6_11_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_35
       (.I0(\Delay32_reg_reg[8]_11 [6]),
        .I1(\Delay59_reg_reg[8]_26 [6]),
        .I2(\Delay32_reg_reg[8]_11 [7]),
        .I3(\Delay59_reg_reg[8]_26 [7]),
        .O(ram_reg_0_3_6_11_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_36
       (.I0(\Delay32_reg_reg[8]_11 [4]),
        .I1(\Delay59_reg_reg[8]_26 [4]),
        .I2(\Delay32_reg_reg[8]_11 [5]),
        .I3(\Delay59_reg_reg[8]_26 [5]),
        .O(ram_reg_0_3_6_11_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_37
       (.I0(\Delay32_reg_reg[8]_11 [2]),
        .I1(\Delay59_reg_reg[8]_26 [2]),
        .I2(\Delay32_reg_reg[8]_11 [3]),
        .I3(\Delay59_reg_reg[8]_26 [3]),
        .O(ram_reg_0_3_6_11_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_38
       (.I0(\Delay32_reg_reg[8]_11 [0]),
        .I1(\Delay59_reg_reg[8]_26 [0]),
        .I2(\Delay32_reg_reg[8]_11 [1]),
        .I3(\Delay59_reg_reg[8]_26 [1]),
        .O(ram_reg_0_3_6_11_i_38_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_39
       (.I0(\Delay19_reg_reg[8]_8 [6]),
        .I1(\Delay56_reg_reg_n_0_[8][6] ),
        .I2(\Delay56_reg_reg_n_0_[8][7] ),
        .I3(\Delay19_reg_reg[8]_8 [7]),
        .O(ram_reg_0_3_6_11_i_39_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_6_11_i_4
       (.CI(1'b0),
        .CO({frameOut[8],ram_reg_0_3_6_11_i_4_n_1,ram_reg_0_3_6_11_i_4_n_2,ram_reg_0_3_6_11_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_6_11_i_31_n_0,ram_reg_0_3_6_11_i_32_n_0,ram_reg_0_3_6_11_i_33_n_0,ram_reg_0_3_6_11_i_34_n_0}),
        .O(NLW_ram_reg_0_3_6_11_i_4_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_6_11_i_35_n_0,ram_reg_0_3_6_11_i_36_n_0,ram_reg_0_3_6_11_i_37_n_0,ram_reg_0_3_6_11_i_38_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_40
       (.I0(\Delay19_reg_reg[8]_8 [4]),
        .I1(\Delay56_reg_reg_n_0_[8][4] ),
        .I2(\Delay56_reg_reg_n_0_[8][5] ),
        .I3(\Delay19_reg_reg[8]_8 [5]),
        .O(ram_reg_0_3_6_11_i_40_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_41
       (.I0(\Delay19_reg_reg[8]_8 [2]),
        .I1(\Delay56_reg_reg_n_0_[8][2] ),
        .I2(\Delay56_reg_reg_n_0_[8][3] ),
        .I3(\Delay19_reg_reg[8]_8 [3]),
        .O(ram_reg_0_3_6_11_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_42
       (.I0(\Delay19_reg_reg[8]_8 [0]),
        .I1(\Delay56_reg_reg_n_0_[8][0] ),
        .I2(\Delay56_reg_reg_n_0_[8][1] ),
        .I3(\Delay19_reg_reg[8]_8 [1]),
        .O(ram_reg_0_3_6_11_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_43
       (.I0(\Delay19_reg_reg[8]_8 [6]),
        .I1(\Delay56_reg_reg_n_0_[8][6] ),
        .I2(\Delay19_reg_reg[8]_8 [7]),
        .I3(\Delay56_reg_reg_n_0_[8][7] ),
        .O(ram_reg_0_3_6_11_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_44
       (.I0(\Delay19_reg_reg[8]_8 [4]),
        .I1(\Delay56_reg_reg_n_0_[8][4] ),
        .I2(\Delay19_reg_reg[8]_8 [5]),
        .I3(\Delay56_reg_reg_n_0_[8][5] ),
        .O(ram_reg_0_3_6_11_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_45
       (.I0(\Delay19_reg_reg[8]_8 [2]),
        .I1(\Delay56_reg_reg_n_0_[8][2] ),
        .I2(\Delay19_reg_reg[8]_8 [3]),
        .I3(\Delay56_reg_reg_n_0_[8][3] ),
        .O(ram_reg_0_3_6_11_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_46
       (.I0(\Delay19_reg_reg[8]_8 [0]),
        .I1(\Delay56_reg_reg_n_0_[8][0] ),
        .I2(\Delay19_reg_reg[8]_8 [1]),
        .I3(\Delay56_reg_reg_n_0_[8][1] ),
        .O(ram_reg_0_3_6_11_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_47
       (.I0(\Delay30_reg_reg[8]_9 [6]),
        .I1(\Delay61_reg_reg[8]_28 [6]),
        .I2(\Delay61_reg_reg[8]_28 [7]),
        .I3(\Delay30_reg_reg[8]_9 [7]),
        .O(ram_reg_0_3_6_11_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_48
       (.I0(\Delay30_reg_reg[8]_9 [4]),
        .I1(\Delay61_reg_reg[8]_28 [4]),
        .I2(\Delay61_reg_reg[8]_28 [5]),
        .I3(\Delay30_reg_reg[8]_9 [5]),
        .O(ram_reg_0_3_6_11_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_49
       (.I0(\Delay30_reg_reg[8]_9 [2]),
        .I1(\Delay61_reg_reg[8]_28 [2]),
        .I2(\Delay61_reg_reg[8]_28 [3]),
        .I3(\Delay30_reg_reg[8]_9 [3]),
        .O(ram_reg_0_3_6_11_i_49_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_6_11_i_5
       (.CI(1'b0),
        .CO({frameOut[11],ram_reg_0_3_6_11_i_5_n_1,ram_reg_0_3_6_11_i_5_n_2,ram_reg_0_3_6_11_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_6_11_i_39_n_0,ram_reg_0_3_6_11_i_40_n_0,ram_reg_0_3_6_11_i_41_n_0,ram_reg_0_3_6_11_i_42_n_0}),
        .O(NLW_ram_reg_0_3_6_11_i_5_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_6_11_i_43_n_0,ram_reg_0_3_6_11_i_44_n_0,ram_reg_0_3_6_11_i_45_n_0,ram_reg_0_3_6_11_i_46_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_50
       (.I0(\Delay30_reg_reg[8]_9 [0]),
        .I1(\Delay61_reg_reg[8]_28 [0]),
        .I2(\Delay61_reg_reg[8]_28 [1]),
        .I3(\Delay30_reg_reg[8]_9 [1]),
        .O(ram_reg_0_3_6_11_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_51
       (.I0(\Delay30_reg_reg[8]_9 [6]),
        .I1(\Delay61_reg_reg[8]_28 [6]),
        .I2(\Delay30_reg_reg[8]_9 [7]),
        .I3(\Delay61_reg_reg[8]_28 [7]),
        .O(ram_reg_0_3_6_11_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_52
       (.I0(\Delay30_reg_reg[8]_9 [4]),
        .I1(\Delay61_reg_reg[8]_28 [4]),
        .I2(\Delay30_reg_reg[8]_9 [5]),
        .I3(\Delay61_reg_reg[8]_28 [5]),
        .O(ram_reg_0_3_6_11_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_53
       (.I0(\Delay30_reg_reg[8]_9 [2]),
        .I1(\Delay61_reg_reg[8]_28 [2]),
        .I2(\Delay30_reg_reg[8]_9 [3]),
        .I3(\Delay61_reg_reg[8]_28 [3]),
        .O(ram_reg_0_3_6_11_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_3_6_11_i_54
       (.I0(\Delay30_reg_reg[8]_9 [0]),
        .I1(\Delay61_reg_reg[8]_28 [0]),
        .I2(\Delay30_reg_reg[8]_9 [1]),
        .I3(\Delay61_reg_reg[8]_28 [1]),
        .O(ram_reg_0_3_6_11_i_54_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_3_6_11_i_6
       (.CI(1'b0),
        .CO({frameOut[10],ram_reg_0_3_6_11_i_6_n_1,ram_reg_0_3_6_11_i_6_n_2,ram_reg_0_3_6_11_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_3_6_11_i_47_n_0,ram_reg_0_3_6_11_i_48_n_0,ram_reg_0_3_6_11_i_49_n_0,ram_reg_0_3_6_11_i_50_n_0}),
        .O(NLW_ram_reg_0_3_6_11_i_6_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_3_6_11_i_51_n_0,ram_reg_0_3_6_11_i_52_n_0,ram_reg_0_3_6_11_i_53_n_0,ram_reg_0_3_6_11_i_54_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_7
       (.I0(\Delay33_reg_reg[8]_12 [6]),
        .I1(\Delay58_reg_reg[8]_25 [6]),
        .I2(\Delay58_reg_reg[8]_25 [7]),
        .I3(\Delay33_reg_reg[8]_12 [7]),
        .O(ram_reg_0_3_6_11_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_8
       (.I0(\Delay33_reg_reg[8]_12 [4]),
        .I1(\Delay58_reg_reg[8]_25 [4]),
        .I2(\Delay58_reg_reg[8]_25 [5]),
        .I3(\Delay33_reg_reg[8]_12 [5]),
        .O(ram_reg_0_3_6_11_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_3_6_11_i_9
       (.I0(\Delay33_reg_reg[8]_12 [2]),
        .I1(\Delay58_reg_reg[8]_25 [2]),
        .I2(\Delay58_reg_reg[8]_25 [3]),
        .I3(\Delay33_reg_reg[8]_12 [3]),
        .O(ram_reg_0_3_6_11_i_9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_DisparityCT
   (\Delay57_reg_reg[8]_52 ,
    ctrlOut_hEnd,
    ctrlOut_vStart,
    ctrlOut_valid,
    frameOut,
    dut_enable,
    IPCORE_CLK,
    reset,
    \Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ,
    top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    top_user_ctrl_valid_1);
  output [7:0]\Delay57_reg_reg[8]_52 ;
  output ctrlOut_hEnd;
  output ctrlOut_vStart;
  output ctrlOut_valid;
  output [29:0]frameOut;
  input dut_enable;
  input IPCORE_CLK;
  input reset;
  input [7:0]\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ;
  input top_user_ctrl_hEnd_1;
  input top_user_ctrl_vStart_1;
  input top_user_ctrl_valid_1;

  wire [7:0]\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ;
  wire [7:0]\Delay57_reg_reg[8]_52 ;
  wire IPCORE_CLK;
  wire ctrlOut_hEnd;
  wire ctrlOut_vStart;
  wire ctrlOut_valid;
  wire dut_enable;
  wire [29:0]frameOut;
  wire reset;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip_src_CensusTransform u_CensusTransform
       (.\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c_0 (\Delay1_reg_reg[7][7]_U0_u_Disparity_ip_dut_inst_u_Disparity_ip_src_DisparityCT_u_CensusTransform_alpha_reg_1_reg_c_1266_c ),
        .\Delay57_reg_reg[8]_52 (\Delay57_reg_reg[8]_52 ),
        .IPCORE_CLK(IPCORE_CLK),
        .ctrlOut_hEnd(ctrlOut_hEnd),
        .ctrlOut_vStart(ctrlOut_vStart),
        .ctrlOut_valid(ctrlOut_valid),
        .dut_enable(dut_enable),
        .frameOut(frameOut),
        .reset(reset),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1));
endmodule

(* CHECK_LICENSE_TYPE = "system_Disparity_ip_0_0,Disparity_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "Disparity_ip,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (IPCORE_CLK,
    IPCORE_RESETN,
    AXI4_Stream_Video_Master_TREADY,
    AXI4_Stream_Video_Slave_TDATA,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TLAST,
    AXI4_Stream_Video_Slave_TUSER,
    AXI4_Lite_ACLK,
    AXI4_Lite_ARESETN,
    AXI4_Lite_AWADDR,
    AXI4_Lite_AWVALID,
    AXI4_Lite_WDATA,
    AXI4_Lite_WSTRB,
    AXI4_Lite_WVALID,
    AXI4_Lite_BREADY,
    AXI4_Lite_ARADDR,
    AXI4_Lite_ARVALID,
    AXI4_Lite_RREADY,
    AXI4_Stream_Video_Master_TDATA,
    AXI4_Stream_Video_Master_TVALID,
    AXI4_Stream_Video_Master_TLAST,
    AXI4_Stream_Video_Master_TUSER,
    AXI4_Stream_Video_Slave_TREADY,
    AXI4_Lite_AWREADY,
    AXI4_Lite_WREADY,
    AXI4_Lite_BRESP,
    AXI4_Lite_BVALID,
    AXI4_Lite_ARREADY,
    AXI4_Lite_RDATA,
    AXI4_Lite_RRESP,
    AXI4_Lite_RVALID);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 IPCORE_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME IPCORE_CLK, ASSOCIATED_RESET IPCORE_RESETN, ASSOCIATED_BUSIF AXI4_Stream_Video_Master:AXI4_Stream_Video_Slave, FREQ_HZ 2e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input IPCORE_CLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 IPCORE_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME IPCORE_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input IPCORE_RESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI4_Stream_Video_Master, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 2e+07, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input AXI4_Stream_Video_Master_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI4_Stream_Video_Slave, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 2e+07, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]AXI4_Stream_Video_Slave_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TVALID" *) input AXI4_Stream_Video_Slave_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TLAST" *) input AXI4_Stream_Video_Slave_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TUSER" *) input AXI4_Stream_Video_Slave_TUSER;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI4_Lite_signal_clock CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI4_Lite_signal_clock, ASSOCIATED_BUSIF AXI4_Lite, ASSOCIATED_RESET AXI4_Lite_ARESETN, FREQ_HZ 2e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input AXI4_Lite_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI4_Lite_signal_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI4_Lite_signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI4_Lite_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI4_Lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 2e+07, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [15:0]AXI4_Lite_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite AWVALID" *) input AXI4_Lite_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite WDATA" *) input [31:0]AXI4_Lite_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite WSTRB" *) input [3:0]AXI4_Lite_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite WVALID" *) input AXI4_Lite_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite BREADY" *) input AXI4_Lite_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite ARADDR" *) input [15:0]AXI4_Lite_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite ARVALID" *) input AXI4_Lite_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite RREADY" *) input AXI4_Lite_RREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TDATA" *) output [31:0]AXI4_Stream_Video_Master_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TVALID" *) output AXI4_Stream_Video_Master_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TLAST" *) output AXI4_Stream_Video_Master_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TUSER" *) output AXI4_Stream_Video_Master_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TREADY" *) output AXI4_Stream_Video_Slave_TREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite AWREADY" *) output AXI4_Lite_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite WREADY" *) output AXI4_Lite_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite BRESP" *) output [1:0]AXI4_Lite_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite BVALID" *) output AXI4_Lite_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite ARREADY" *) output AXI4_Lite_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite RDATA" *) output [31:0]AXI4_Lite_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite RRESP" *) output [1:0]AXI4_Lite_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 AXI4_Lite RVALID" *) output AXI4_Lite_RVALID;

  wire \<const0> ;
  wire AXI4_Lite_ACLK;
  wire [15:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [15:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire AXI4_Lite_BVALID;
  wire [30:0]\^AXI4_Lite_RDATA ;
  wire AXI4_Lite_RREADY;
  wire AXI4_Lite_RVALID;
  wire [31:0]AXI4_Lite_WDATA;
  wire AXI4_Lite_WREADY;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire AXI4_Stream_Video_Master_TVALID;
  wire [31:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire IPCORE_RESETN;

  assign AXI4_Lite_BRESP[1] = \<const0> ;
  assign AXI4_Lite_BRESP[0] = \<const0> ;
  assign AXI4_Lite_RDATA[31] = \<const0> ;
  assign AXI4_Lite_RDATA[30] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[29] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[28] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[27] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[26] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[25] = \<const0> ;
  assign AXI4_Lite_RDATA[24] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[23] = \<const0> ;
  assign AXI4_Lite_RDATA[22] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[21] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[20] = \<const0> ;
  assign AXI4_Lite_RDATA[19] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[18] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[17] = \<const0> ;
  assign AXI4_Lite_RDATA[16] = \<const0> ;
  assign AXI4_Lite_RDATA[15] = \<const0> ;
  assign AXI4_Lite_RDATA[14] = \<const0> ;
  assign AXI4_Lite_RDATA[13] = \^AXI4_Lite_RDATA [30];
  assign AXI4_Lite_RDATA[12:0] = \^AXI4_Lite_RDATA [12:0];
  assign AXI4_Lite_RRESP[1] = \<const0> ;
  assign AXI4_Lite_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Disparity_ip U0
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR[15:2]),
        .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),
        .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),
        .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),
        .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR[15:2]),
        .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),
        .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),
        .AXI4_Lite_BREADY(AXI4_Lite_BREADY),
        .AXI4_Lite_RDATA({\^AXI4_Lite_RDATA [30],\^AXI4_Lite_RDATA [12:0]}),
        .AXI4_Lite_RREADY(AXI4_Lite_RREADY),
        .AXI4_Lite_RVALID(AXI4_Lite_RVALID),
        .AXI4_Lite_WDATA(AXI4_Lite_WDATA[12:0]),
        .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),
        .AXI4_Lite_WVALID(AXI4_Lite_WVALID),
        .AXI4_Stream_Video_Master_TDATA(AXI4_Stream_Video_Master_TDATA),
        .AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .AXI4_Stream_Video_Master_TVALID(AXI4_Stream_Video_Master_TVALID),
        .AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA[23:12]),
        .AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TREADY(AXI4_Stream_Video_Slave_TREADY),
        .AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .IPCORE_RESETN(IPCORE_RESETN),
        .Q({AXI4_Lite_BVALID,AXI4_Lite_WREADY}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
