<stg><name>aes_expandEncKey.1</name>


<trans_list>

<trans id="1129" from="1" to="2">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="2" to="3">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="3" to="4">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="4" to="5">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="5" to="6">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="6" to="7">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="7" to="8">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="8" to="9">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="9" to="10">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="10" to="11">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="11" to="12">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="12" to="35">
<condition id="520">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="12" to="13">
<condition id="543">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="13" to="14">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="14" to="15">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="15" to="16">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="16" to="17">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="17" to="18">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="18" to="19">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="19" to="20">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="20" to="21">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="21" to="22">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="22" to="23">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="23" to="24">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="24" to="25">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="25" to="26">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="26" to="27">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="27" to="28">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="28" to="29">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="29" to="30">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="30" to="31">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="31" to="32">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="32" to="33">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="33" to="34">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="34" to="12">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="35" to="36">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="36" to="37">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="37" to="38">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="38" to="39">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="39" to="40">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="40" to="41">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="41" to="42">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="42" to="43">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="43" to="44">
<condition id="431">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="43" to="86">
<condition id="430">
<or_exp><and_exp><literal name="tmp_327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="44" to="45">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="45" to="46">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="46" to="47">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="47" to="48">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="48" to="49">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="49" to="50">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="50" to="51">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="51" to="52">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="52" to="53">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="53" to="54">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="54" to="55">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="55" to="56">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="56" to="57">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="57" to="58">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="58" to="59">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="59" to="60">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="60" to="61">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="61" to="62">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="62" to="63">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="63" to="64">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="64" to="65">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="65" to="66">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="66" to="67">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="67" to="68">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="68" to="69">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="69" to="70">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="70" to="71">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="71" to="72">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="72" to="73">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="73" to="74">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="74" to="75">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="75" to="76">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="76" to="77">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="77" to="78">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="78" to="79">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="79" to="80">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="80" to="81">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="81" to="82">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="82" to="83">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="83" to="84">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="84" to="85">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="85" to="86">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="86" to="87">
<condition id="475">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="87" to="88">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="88" to="89">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="89" to="90">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="90" to="91">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="91" to="92">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="92" to="93">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="93" to="94">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="94" to="95">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="95" to="96">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="96" to="97">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="97" to="98">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="98" to="99">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="99" to="100">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="100" to="101">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="101" to="102">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="102" to="103">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="103" to="104">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="104" to="105">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="105" to="106">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="106" to="107">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="107" to="108">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="108" to="109">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="109" to="110">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="110" to="111">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="111" to="112">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="112" to="113">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="113" to="114">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="114" to="115">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="115" to="116">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="116" to="117">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="117" to="118">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="118" to="119">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="119" to="120">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="120" to="121">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="121" to="122">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="122" to="123">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="123" to="124">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="124" to="125">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="125" to="126">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="126" to="127">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="127" to="128">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="128" to="43">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:1  %k_offset_read = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %k_offset)

]]></Node>
<StgValue><ssdm name="k_offset_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="25">
<![CDATA[
:2  %k_offset_cast = zext i25 %k_offset_read to i32

]]></Node>
<StgValue><ssdm name="k_offset_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:3  %k_addr = getelementptr i1024* %k, i32 %k_offset_cast

]]></Node>
<StgValue><ssdm name="k_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="133" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5  %k_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:6  %k_addr_read = call i1024 @_ssdm_op_Read.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_read"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_new = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %k_addr_read, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="p_new"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 744, i32 751)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 752, i32 759)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 520, i32 527)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 760, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 528, i32 535)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 736, i32 743)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 536, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="8">
<![CDATA[
:9  %tmp = zext i8 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
:11  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="8">
<![CDATA[
:17  %tmp_6 = zext i8 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
:19  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
:24  %tmp_10 = zext i8 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
:26  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
:31  %tmp_15 = zext i8 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
:33  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %rc_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %rc_read)

]]></Node>
<StgValue><ssdm name="rc_read_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
:11  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %k_addr_read, i32 512, i32 519)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp1 = xor i8 %tmp_3, %rc_read_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_1 = xor i8 %tmp1, %sbox_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:15  %tmp_4 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %p_new, i8 %tmp_1, i32 0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
:19  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_8 = xor i8 %sbox_load_1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:22  %tmp_9 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %tmp_4, i8 %tmp_8, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
:26  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp_12 = xor i8 %sbox_load_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:29  %tmp_13 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %tmp_9, i8 %tmp_12, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
:33  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp_17 = xor i8 %sbox_load_3, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:36  %tmp_18 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %tmp_13, i8 %tmp_17, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:37  %gep25188190_part_set = call i1024 @llvm.part.set.i1024.i256(i1024 %k_addr_read, i256 %tmp_18, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="gep25188190_part_set"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:38  %tmp_38 = shl i8 %rc_read_1, 1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:39  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %rc_read_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:40  %tmp_23_cast_cast = select i1 %tmp_44, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_23_cast_cast"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %tmp_19 = xor i8 %tmp_23_cast_cast, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i1024* %k, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
:0  %p_new1 = phi i1024 [ %gep25188190_part_set, %0 ], [ %gep17128130_part_set, %2 ]

]]></Node>
<StgValue><ssdm name="p_new1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i = phi i5 [ 4, %0 ], [ %i_3, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_54, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_71 = trunc i5 %i to i4

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_24 = add i4 -4, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:26  %tmp_30 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_71, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:27  %tmp_31 = or i7 %tmp_30, 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:46  %tmp_137 = icmp ugt i7 %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:88  %tmp_40 = or i4 %tmp_71, 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:89  %tmp_41 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_40, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:90  %tmp_43 = or i7 %tmp_41, 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:109  %tmp_196 = icmp ugt i7 %tmp_41, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:151  %tmp_59 = or i4 %tmp_71, 2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:152  %tmp_60 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_59, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:153  %tmp_61 = or i7 %tmp_60, 7

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:172  %tmp_251 = icmp ugt i7 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:259  %i_3 = add i5 4, %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:7  %tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_27 = or i7 %tmp_26, 7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_72 = icmp ugt i7 %tmp_26, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="7">
<![CDATA[
:10  %tmp_73 = zext i7 %tmp_26 to i9

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="7">
<![CDATA[
:11  %tmp_74 = zext i7 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %tmp_76 = sub i9 %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %tmp_77 = xor i9 %tmp_73, 255

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %tmp_78 = sub i9 %tmp_74, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:16  %tmp_79 = select i1 %tmp_72, i9 %tmp_76, i9 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:18  %tmp_81 = select i1 %tmp_72, i9 %tmp_77, i9 %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %tmp_82 = sub i9 255, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:28  %tmp_98 = icmp ugt i7 %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="7">
<![CDATA[
:29  %tmp_102 = zext i7 %tmp_30 to i9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="7">
<![CDATA[
:30  %tmp_104 = zext i7 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:32  %tmp_112 = sub i9 %tmp_102, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:33  %tmp_114 = xor i9 %tmp_102, 255

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34  %tmp_118 = sub i9 %tmp_104, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:35  %tmp_122 = select i1 %tmp_98, i9 %tmp_112, i9 %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:37  %tmp_125 = select i1 %tmp_98, i9 %tmp_114, i9 %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %tmp_126 = sub i9 255, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="7">
<![CDATA[
:47  %tmp_139 = zext i7 %tmp_30 to i9

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="7">
<![CDATA[
:48  %tmp_141 = zext i7 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:51  %tmp_145 = select i1 %tmp_137, i9 %tmp_139, i9 %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:52  %tmp_147 = select i1 %tmp_137, i9 %tmp_141, i9 %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:54  %tmp_149 = xor i9 %tmp_145, 255

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="9">
<![CDATA[
:56  %tmp_151 = zext i9 %tmp_147 to i256

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="9">
<![CDATA[
:57  %tmp_152 = zext i9 %tmp_149 to i256

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:61  %tmp_156 = shl i256 -1, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:62  %tmp_157 = lshr i256 -1, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:63  %p_demorgan = and i256 %tmp_156, %tmp_157

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="7">
<![CDATA[
:110  %tmp_197 = zext i7 %tmp_41 to i9

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="7">
<![CDATA[
:111  %tmp_198 = zext i7 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:114  %tmp_201 = select i1 %tmp_196, i9 %tmp_197, i9 %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:115  %tmp_202 = select i1 %tmp_196, i9 %tmp_198, i9 %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:117  %tmp_204 = xor i9 %tmp_201, 255

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="9">
<![CDATA[
:119  %tmp_206 = zext i9 %tmp_202 to i256

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="9">
<![CDATA[
:120  %tmp_207 = zext i9 %tmp_204 to i256

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:124  %tmp_211 = shl i256 -1, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:125  %tmp_212 = lshr i256 -1, %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:126  %p_demorgan1 = and i256 %tmp_211, %tmp_212

]]></Node>
<StgValue><ssdm name="p_demorgan1"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="7">
<![CDATA[
:173  %tmp_252 = zext i7 %tmp_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="7">
<![CDATA[
:174  %tmp_253 = zext i7 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:177  %tmp_256 = select i1 %tmp_251, i9 %tmp_252, i9 %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:178  %tmp_257 = select i1 %tmp_251, i9 %tmp_253, i9 %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:180  %tmp_259 = xor i9 %tmp_256, 255

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="256" op_0_bw="9">
<![CDATA[
:182  %tmp_261 = zext i9 %tmp_257 to i256

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="256" op_0_bw="9">
<![CDATA[
:183  %tmp_262 = zext i9 %tmp_259 to i256

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:187  %tmp_266 = shl i256 -1, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:188  %tmp_267 = lshr i256 -1, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:189  %p_demorgan2 = and i256 %tmp_266, %tmp_267

]]></Node>
<StgValue><ssdm name="p_demorgan2"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:214  %tmp_68 = or i4 %tmp_71, 3

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:215  %tmp_69 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_68, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:216  %tmp_70 = or i7 %tmp_69, 7

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:235  %tmp_306 = icmp ugt i7 %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_new2 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %p_new1, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="p_new2"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_75 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %p_new1, i32 767, i32 512)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:17  %tmp_80 = select i1 %tmp_72, i256 %tmp_75, i256 %p_new2

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="9">
<![CDATA[
:20  %tmp_83 = zext i9 %tmp_81 to i256

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:22  %tmp_85 = lshr i256 %tmp_80, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_108 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %p_new1, i32 767, i32 512)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:36  %tmp_124 = select i1 %tmp_98, i256 %tmp_108, i256 %p_new2

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="9">
<![CDATA[
:39  %tmp_129 = zext i9 %tmp_125 to i256

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:41  %tmp_131 = lshr i256 %tmp_124, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="7">
<![CDATA[
:236  %tmp_307 = zext i7 %tmp_69 to i9

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="7">
<![CDATA[
:237  %tmp_308 = zext i7 %tmp_70 to i9

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:240  %tmp_311 = select i1 %tmp_306, i9 %tmp_307, i9 %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:241  %tmp_312 = select i1 %tmp_306, i9 %tmp_308, i9 %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:243  %tmp_314 = xor i9 %tmp_311, 255

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="256" op_0_bw="9">
<![CDATA[
:245  %tmp_316 = zext i9 %tmp_312 to i256

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="256" op_0_bw="9">
<![CDATA[
:246  %tmp_317 = zext i9 %tmp_314 to i256

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:250  %tmp_321 = shl i256 -1, %tmp_316

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:251  %tmp_322 = lshr i256 -1, %tmp_317

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:252  %p_demorgan3 = and i256 %tmp_321, %tmp_322

]]></Node>
<StgValue><ssdm name="p_demorgan3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="273" st_id="15" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:22  %tmp_85 = lshr i256 %tmp_80, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:41  %tmp_131 = lshr i256 %tmp_124, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="275" st_id="16" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:22  %tmp_85 = lshr i256 %tmp_80, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:41  %tmp_131 = lshr i256 %tmp_124, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="277" st_id="17" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:22  %tmp_85 = lshr i256 %tmp_80, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:41  %tmp_131 = lshr i256 %tmp_124, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:68  %tmp_35 = add i4 -3, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="280" st_id="18" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:22  %tmp_85 = lshr i256 %tmp_80, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:41  %tmp_131 = lshr i256 %tmp_124, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:69  %tmp_36 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_35, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:70  %tmp_37 = or i7 %tmp_36, 7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:71  %tmp_162 = icmp ugt i7 %tmp_36, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="7">
<![CDATA[
:72  %tmp_163 = zext i7 %tmp_36 to i9

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="7">
<![CDATA[
:73  %tmp_164 = zext i7 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:75  %tmp_166 = sub i9 %tmp_163, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:76  %tmp_167 = xor i9 %tmp_163, 255

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:77  %tmp_168 = sub i9 %tmp_164, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:78  %tmp_169 = select i1 %tmp_162, i9 %tmp_166, i9 %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:80  %tmp_171 = select i1 %tmp_162, i9 %tmp_167, i9 %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:81  %tmp_172 = sub i9 255, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:91  %tmp_179 = icmp ugt i7 %tmp_41, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="7">
<![CDATA[
:92  %tmp_180 = zext i7 %tmp_41 to i9

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="7">
<![CDATA[
:93  %tmp_181 = zext i7 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:95  %tmp_183 = sub i9 %tmp_180, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:96  %tmp_184 = xor i9 %tmp_180, 255

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:97  %tmp_185 = sub i9 %tmp_181, %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:98  %tmp_186 = select i1 %tmp_179, i9 %tmp_183, i9 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:100  %tmp_188 = select i1 %tmp_179, i9 %tmp_184, i9 %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:101  %tmp_189 = sub i9 255, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="256" op_0_bw="9">
<![CDATA[
:21  %tmp_84 = zext i9 %tmp_82 to i256

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:22  %tmp_85 = lshr i256 %tmp_80, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:23  %tmp_89 = lshr i256 -1, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:24  %tmp_92 = and i256 %tmp_85, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="256">
<![CDATA[
:25  %tmp_94 = trunc i256 %tmp_92 to i8

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="256" op_0_bw="9">
<![CDATA[
:40  %tmp_130 = zext i9 %tmp_126 to i256

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:41  %tmp_131 = lshr i256 %tmp_124, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:42  %tmp_133 = lshr i256 -1, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:43  %tmp_135 = and i256 %tmp_131, %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="256">
<![CDATA[
:44  %tmp_136 = trunc i256 %tmp_135 to i8

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %tmp_33 = xor i8 %tmp_136, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="256" op_0_bw="8">
<![CDATA[
:49  %tmp_142 = zext i8 %tmp_33 to i256

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:50  %tmp_143 = xor i9 %tmp_139, 255

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:53  %tmp_148 = select i1 %tmp_137, i9 %tmp_143, i9 %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="256" op_0_bw="9">
<![CDATA[
:55  %tmp_150 = zext i9 %tmp_148 to i256

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:58  %tmp_153 = shl i256 %tmp_142, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59  %tmp_154 = call i256 @llvm.part.select.i256(i256 %tmp_153, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:60  %tmp_155 = select i1 %tmp_137, i256 %tmp_154, i256 %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:64  %tmp_158 = xor i256 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:65  %tmp_159 = and i256 %p_new2, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:66  %tmp_160 = and i256 %tmp_155, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:67  %tmp_161 = or i256 %tmp_159, %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %tmp_165 = call i256 @llvm.part.select.i256(i256 %tmp_161, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:79  %tmp_170 = select i1 %tmp_162, i256 %tmp_165, i256 %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="256" op_0_bw="9">
<![CDATA[
:82  %tmp_173 = zext i9 %tmp_171 to i256

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:84  %tmp_175 = lshr i256 %tmp_170, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_182 = call i256 @llvm.part.select.i256(i256 %tmp_161, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:99  %tmp_187 = select i1 %tmp_179, i256 %tmp_182, i256 %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="9">
<![CDATA[
:102  %tmp_190 = zext i9 %tmp_188 to i256

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:104  %tmp_192 = lshr i256 %tmp_187, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="332" st_id="20" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:84  %tmp_175 = lshr i256 %tmp_170, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:104  %tmp_192 = lshr i256 %tmp_187, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="334" st_id="21" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:84  %tmp_175 = lshr i256 %tmp_170, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:104  %tmp_192 = lshr i256 %tmp_187, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="336" st_id="22" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:84  %tmp_175 = lshr i256 %tmp_170, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:104  %tmp_192 = lshr i256 %tmp_187, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:131  %tmp_55 = add i4 -2, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="339" st_id="23" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:84  %tmp_175 = lshr i256 %tmp_170, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:104  %tmp_192 = lshr i256 %tmp_187, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:132  %tmp_56 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_55, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:133  %tmp_57 = or i7 %tmp_56, 7

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:134  %tmp_217 = icmp ugt i7 %tmp_56, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="7">
<![CDATA[
:135  %tmp_218 = zext i7 %tmp_56 to i9

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="7">
<![CDATA[
:136  %tmp_219 = zext i7 %tmp_57 to i9

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:138  %tmp_221 = sub i9 %tmp_218, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:139  %tmp_222 = xor i9 %tmp_218, 255

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:140  %tmp_223 = sub i9 %tmp_219, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:141  %tmp_224 = select i1 %tmp_217, i9 %tmp_221, i9 %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:143  %tmp_226 = select i1 %tmp_217, i9 %tmp_222, i9 %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:144  %tmp_227 = sub i9 255, %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:154  %tmp_234 = icmp ugt i7 %tmp_60, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="7">
<![CDATA[
:155  %tmp_235 = zext i7 %tmp_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="7">
<![CDATA[
:156  %tmp_236 = zext i7 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:158  %tmp_238 = sub i9 %tmp_235, %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:159  %tmp_239 = xor i9 %tmp_235, 255

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:160  %tmp_240 = sub i9 %tmp_236, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:161  %tmp_241 = select i1 %tmp_234, i9 %tmp_238, i9 %tmp_240

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:163  %tmp_243 = select i1 %tmp_234, i9 %tmp_239, i9 %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:164  %tmp_244 = sub i9 255, %tmp_241

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="9">
<![CDATA[
:83  %tmp_174 = zext i9 %tmp_172 to i256

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:84  %tmp_175 = lshr i256 %tmp_170, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:85  %tmp_176 = lshr i256 -1, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:86  %tmp_177 = and i256 %tmp_175, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="256">
<![CDATA[
:87  %tmp_178 = trunc i256 %tmp_177 to i8

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="9">
<![CDATA[
:103  %tmp_191 = zext i9 %tmp_189 to i256

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:104  %tmp_192 = lshr i256 %tmp_187, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:105  %tmp_193 = lshr i256 -1, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:106  %tmp_194 = and i256 %tmp_192, %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="256">
<![CDATA[
:107  %tmp_195 = trunc i256 %tmp_194 to i8

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:108  %tmp_39 = xor i8 %tmp_195, %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="8">
<![CDATA[
:112  %tmp_199 = zext i8 %tmp_39 to i256

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:113  %tmp_200 = xor i9 %tmp_197, 255

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:116  %tmp_203 = select i1 %tmp_196, i9 %tmp_200, i9 %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="9">
<![CDATA[
:118  %tmp_205 = zext i9 %tmp_203 to i256

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:121  %tmp_208 = shl i256 %tmp_199, %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:122  %tmp_209 = call i256 @llvm.part.select.i256(i256 %tmp_208, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:123  %tmp_210 = select i1 %tmp_196, i256 %tmp_209, i256 %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:127  %tmp_213 = xor i256 %p_demorgan1, -1

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:128  %tmp_214 = and i256 %tmp_161, %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_215 = and i256 %tmp_210, %p_demorgan1

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:130  %tmp_216 = or i256 %tmp_214, %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137  %tmp_220 = call i256 @llvm.part.select.i256(i256 %tmp_216, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:142  %tmp_225 = select i1 %tmp_217, i256 %tmp_220, i256 %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="256" op_0_bw="9">
<![CDATA[
:145  %tmp_228 = zext i9 %tmp_226 to i256

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:147  %tmp_230 = lshr i256 %tmp_225, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157  %tmp_237 = call i256 @llvm.part.select.i256(i256 %tmp_216, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:162  %tmp_242 = select i1 %tmp_234, i256 %tmp_237, i256 %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="256" op_0_bw="9">
<![CDATA[
:165  %tmp_245 = zext i9 %tmp_243 to i256

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_247 = lshr i256 %tmp_242, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="391" st_id="25" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:147  %tmp_230 = lshr i256 %tmp_225, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_247 = lshr i256 %tmp_242, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="393" st_id="26" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:147  %tmp_230 = lshr i256 %tmp_225, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_247 = lshr i256 %tmp_242, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="395" st_id="27" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:147  %tmp_230 = lshr i256 %tmp_225, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_247 = lshr i256 %tmp_242, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:194  %tmp_64 = add i4 -1, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="398" st_id="28" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:147  %tmp_230 = lshr i256 %tmp_225, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_247 = lshr i256 %tmp_242, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:195  %tmp_65 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_64, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:196  %tmp_66 = or i7 %tmp_65, 7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:197  %tmp_272 = icmp ugt i7 %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="7">
<![CDATA[
:198  %tmp_273 = zext i7 %tmp_65 to i9

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="7">
<![CDATA[
:199  %tmp_274 = zext i7 %tmp_66 to i9

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:201  %tmp_276 = sub i9 %tmp_273, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:202  %tmp_277 = xor i9 %tmp_273, 255

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:203  %tmp_278 = sub i9 %tmp_274, %tmp_273

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:204  %tmp_279 = select i1 %tmp_272, i9 %tmp_276, i9 %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:206  %tmp_281 = select i1 %tmp_272, i9 %tmp_277, i9 %tmp_273

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:207  %tmp_282 = sub i9 255, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:217  %tmp_289 = icmp ugt i7 %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="7">
<![CDATA[
:218  %tmp_290 = zext i7 %tmp_69 to i9

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="7">
<![CDATA[
:219  %tmp_291 = zext i7 %tmp_70 to i9

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:221  %tmp_293 = sub i9 %tmp_290, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:222  %tmp_294 = xor i9 %tmp_290, 255

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:223  %tmp_295 = sub i9 %tmp_291, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:224  %tmp_296 = select i1 %tmp_289, i9 %tmp_293, i9 %tmp_295

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:226  %tmp_298 = select i1 %tmp_289, i9 %tmp_294, i9 %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:227  %tmp_299 = sub i9 255, %tmp_296

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="420" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="9">
<![CDATA[
:146  %tmp_229 = zext i9 %tmp_227 to i256

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:147  %tmp_230 = lshr i256 %tmp_225, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:148  %tmp_231 = lshr i256 -1, %tmp_229

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:149  %tmp_232 = and i256 %tmp_230, %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="256">
<![CDATA[
:150  %tmp_233 = trunc i256 %tmp_232 to i8

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="9">
<![CDATA[
:166  %tmp_246 = zext i9 %tmp_244 to i256

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_247 = lshr i256 %tmp_242, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:168  %tmp_248 = lshr i256 -1, %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:169  %tmp_249 = and i256 %tmp_247, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="256">
<![CDATA[
:170  %tmp_250 = trunc i256 %tmp_249 to i8

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:171  %tmp_42 = xor i8 %tmp_250, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="256" op_0_bw="8">
<![CDATA[
:175  %tmp_254 = zext i8 %tmp_42 to i256

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:176  %tmp_255 = xor i9 %tmp_252, 255

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:179  %tmp_258 = select i1 %tmp_251, i9 %tmp_255, i9 %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="256" op_0_bw="9">
<![CDATA[
:181  %tmp_260 = zext i9 %tmp_258 to i256

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:184  %tmp_263 = shl i256 %tmp_254, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:185  %tmp_264 = call i256 @llvm.part.select.i256(i256 %tmp_263, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:186  %tmp_265 = select i1 %tmp_251, i256 %tmp_264, i256 %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_268 = xor i256 %p_demorgan2, -1

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:191  %tmp_269 = and i256 %tmp_216, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:192  %tmp_270 = and i256 %tmp_265, %p_demorgan2

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:193  %tmp_271 = or i256 %tmp_269, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:200  %tmp_275 = call i256 @llvm.part.select.i256(i256 %tmp_271, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:205  %tmp_280 = select i1 %tmp_272, i256 %tmp_275, i256 %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="256" op_0_bw="9">
<![CDATA[
:208  %tmp_283 = zext i9 %tmp_281 to i256

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:210  %tmp_285 = lshr i256 %tmp_280, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:220  %tmp_292 = call i256 @llvm.part.select.i256(i256 %tmp_271, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:225  %tmp_297 = select i1 %tmp_289, i256 %tmp_292, i256 %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="9">
<![CDATA[
:228  %tmp_300 = zext i9 %tmp_298 to i256

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:230  %tmp_302 = lshr i256 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="450" st_id="30" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:210  %tmp_285 = lshr i256 %tmp_280, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:230  %tmp_302 = lshr i256 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="452" st_id="31" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:210  %tmp_285 = lshr i256 %tmp_280, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:230  %tmp_302 = lshr i256 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="454" st_id="32" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:210  %tmp_285 = lshr i256 %tmp_280, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:230  %tmp_302 = lshr i256 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="456" st_id="33" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:210  %tmp_285 = lshr i256 %tmp_280, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="457" st_id="33" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:230  %tmp_302 = lshr i256 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="458" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="459" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="461" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="256" op_0_bw="9">
<![CDATA[
:209  %tmp_284 = zext i9 %tmp_282 to i256

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="463" st_id="34" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:210  %tmp_285 = lshr i256 %tmp_280, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="464" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:211  %tmp_286 = lshr i256 -1, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="465" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_287 = and i256 %tmp_285, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="256">
<![CDATA[
:213  %tmp_288 = trunc i256 %tmp_287 to i8

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="256" op_0_bw="9">
<![CDATA[
:229  %tmp_301 = zext i9 %tmp_299 to i256

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="468" st_id="34" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:230  %tmp_302 = lshr i256 %tmp_297, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="469" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:231  %tmp_303 = lshr i256 -1, %tmp_301

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:232  %tmp_304 = and i256 %tmp_302, %tmp_303

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="471" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="256">
<![CDATA[
:233  %tmp_305 = trunc i256 %tmp_304 to i8

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="472" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:234  %tmp_45 = xor i8 %tmp_305, %tmp_288

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="473" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="256" op_0_bw="8">
<![CDATA[
:238  %tmp_309 = zext i8 %tmp_45 to i256

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="474" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:239  %tmp_310 = xor i9 %tmp_307, 255

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:242  %tmp_313 = select i1 %tmp_306, i9 %tmp_310, i9 %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="256" op_0_bw="9">
<![CDATA[
:244  %tmp_315 = zext i9 %tmp_313 to i256

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:247  %tmp_318 = shl i256 %tmp_309, %tmp_315

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="tmp_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:248  %tmp_319 = call i256 @llvm.part.select.i256(i256 %tmp_318, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:249  %tmp_320 = select i1 %tmp_306, i256 %tmp_319, i256 %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:253  %tmp_323 = xor i256 %p_demorgan3, -1

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:254  %tmp_324 = and i256 %tmp_271, %tmp_323

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:255  %tmp_325 = and i256 %tmp_320, %p_demorgan3

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:256  %tmp_326 = or i256 %tmp_324, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:257  %gep17128130_part_set = call i1024 @llvm.part.set.i1024.i256(i1024 %p_new1, i256 %tmp_326, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="gep17128130_part_set"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:258  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:260  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="487" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 608, i32 615)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:2  %tmp_21 = zext i8 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8">
<![CDATA[
:4  %sbox_load_4 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 616, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="8">
<![CDATA[
:9  %tmp_32 = zext i8 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8">
<![CDATA[
:11  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 624, i32 631)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="496" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
:16  %tmp_49 = zext i8 %tmp_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8">
<![CDATA[
:18  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 632, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="8">
<![CDATA[
:23  %tmp_52 = zext i8 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i32 0, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
:25  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="503" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8">
<![CDATA[
:4  %sbox_load_4 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 640, i32 647)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_25 = xor i8 %sbox_load_4, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8">
<![CDATA[
:11  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 648, i32 655)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_46 = xor i8 %sbox_load_5, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8">
<![CDATA[
:18  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 656, i32 663)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %tmp_51 = xor i8 %sbox_load_6, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
:25  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %p_new1, i32 664, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %tmp_53 = xor i8 %sbox_load_7, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:30  %k_addr_req5 = call i1 @_ssdm_op_WriteReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_addr_req5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="516" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_new3 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %p_new1, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="p_new3"/></StgValue>
</operation>

<operation id="517" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tmp_28 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %p_new3, i8 %tmp_25, i32 128, i32 135)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="518" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:14  %tmp_47 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %tmp_28, i8 %tmp_46, i32 136, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="519" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:21  %tmp_58 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %tmp_47, i8 %tmp_51, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:28  %tmp_67 = call i256 @_ssdm_op_PartSet.i256.i256.i8.i32.i32(i256 %tmp_58, i8 %tmp_53, i32 152, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:29  %gep96870_part_set = call i1024 @llvm.part.set.i1024.i256(i1024 %p_new1, i256 %tmp_67, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="gep96870_part_set"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="128">
<![CDATA[
:31  call void @_ssdm_op_Write.m_axi.i1024P(i1024* %k_addr, i1024 %gep96870_part_set, i128 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="523" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:32  %k_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="524" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:32  %k_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="525" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:32  %k_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="526" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:32  %k_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="527" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:32  %k_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp6"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="529" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
:0  %gep = phi i1024 [ %gep96870_part_set, %3 ], [ %gep11011_part_set_1, %6 ]

]]></Node>
<StgValue><ssdm name="gep"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i_1 = phi i6 [ 20, %3 ], [ %i_9_1, %6 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="531" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="532" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_327, label %7, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="6">
<![CDATA[
:1  %tmp_328 = trunc i6 %i_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="535" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_86 = add i5 -4, %tmp_328

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="536" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_new4 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %gep, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="p_new4"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:4  %tmp_87 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_86, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_88 = or i8 %tmp_87, 7

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="539" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_329 = icmp ugt i8 %tmp_87, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="540" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8">
<![CDATA[
:7  %tmp_330 = zext i8 %tmp_87 to i9

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="541" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_331 = zext i8 %tmp_88 to i9

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="542" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_332 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %gep, i32 767, i32 512)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="543" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_333 = sub i9 %tmp_330, %tmp_331

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="544" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %tmp_334 = xor i9 %tmp_330, 255

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="545" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %tmp_335 = sub i9 %tmp_331, %tmp_330

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="546" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %tmp_336 = select i1 %tmp_329, i9 %tmp_333, i9 %tmp_335

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="547" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:14  %tmp_337 = select i1 %tmp_329, i256 %tmp_332, i256 %p_new4

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="548" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:15  %tmp_338 = select i1 %tmp_329, i9 %tmp_334, i9 %tmp_330

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="549" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %tmp_339 = sub i9 255, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="550" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:23  %tmp_90 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_328, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="551" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %tmp_91 = or i8 %tmp_90, 7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="552" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_346 = icmp ugt i8 %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="553" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="8">
<![CDATA[
:26  %tmp_347 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="554" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="8">
<![CDATA[
:27  %tmp_348 = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="555" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="256" op_0_bw="256" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_349 = call i256 @_ssdm_op_PartSelect.i256.i1024.i32.i32(i1024 %gep, i32 767, i32 512)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="556" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:29  %tmp_350 = sub i9 %tmp_347, %tmp_348

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="557" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:30  %tmp_351 = xor i9 %tmp_347, 255

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="558" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:31  %tmp_352 = sub i9 %tmp_348, %tmp_347

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="559" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:32  %tmp_353 = select i1 %tmp_346, i9 %tmp_350, i9 %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="560" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:33  %tmp_354 = select i1 %tmp_346, i256 %tmp_349, i256 %p_new4

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="561" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:34  %tmp_355 = select i1 %tmp_346, i9 %tmp_351, i9 %tmp_347

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="562" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35  %tmp_356 = sub i9 255, %tmp_353

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="563" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="256" op_0_bw="9">
<![CDATA[
:17  %tmp_340 = zext i9 %tmp_338 to i256

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="564" st_id="45" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %tmp_342 = lshr i256 %tmp_337, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="565" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="256" op_0_bw="9">
<![CDATA[
:36  %tmp_357 = zext i9 %tmp_355 to i256

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="566" st_id="45" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:38  %tmp_359 = lshr i256 %tmp_354, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="567" st_id="46" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %tmp_342 = lshr i256 %tmp_337, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="568" st_id="46" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:38  %tmp_359 = lshr i256 %tmp_354, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="569" st_id="47" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %tmp_342 = lshr i256 %tmp_337, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="570" st_id="47" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:38  %tmp_359 = lshr i256 %tmp_354, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="571" st_id="48" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %tmp_342 = lshr i256 %tmp_337, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:38  %tmp_359 = lshr i256 %tmp_354, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="573" st_id="49" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %tmp_342 = lshr i256 %tmp_337, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="574" st_id="49" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:38  %tmp_359 = lshr i256 %tmp_354, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="575" st_id="50" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:19  %tmp_342 = lshr i256 %tmp_337, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="576" st_id="50" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:38  %tmp_359 = lshr i256 %tmp_354, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="577" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="256" op_0_bw="9">
<![CDATA[
:18  %tmp_341 = zext i9 %tmp_339 to i256

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="578" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:20  %tmp_343 = lshr i256 -1, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="579" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:21  %tmp_344 = and i256 %tmp_342, %tmp_343

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="580" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="256">
<![CDATA[
:22  %tmp_345 = trunc i256 %tmp_344 to i8

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="581" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="256" op_0_bw="9">
<![CDATA[
:37  %tmp_358 = zext i9 %tmp_356 to i256

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="582" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:39  %tmp_360 = lshr i256 -1, %tmp_358

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="583" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:40  %tmp_361 = and i256 %tmp_359, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="584" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="256">
<![CDATA[
:41  %tmp_362 = trunc i256 %tmp_361 to i8

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="585" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %tmp_93 = xor i8 %tmp_362, %tmp_345

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="586" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %tmp_363 = icmp ugt i8 %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="587" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8">
<![CDATA[
:44  %tmp_364 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="588" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="8">
<![CDATA[
:45  %tmp_365 = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="589" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="256" op_0_bw="8">
<![CDATA[
:46  %tmp_366 = zext i8 %tmp_93 to i256

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="590" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %tmp_367 = xor i9 %tmp_364, 255

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="591" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:48  %tmp_368 = select i1 %tmp_363, i9 %tmp_364, i9 %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="592" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:49  %tmp_369 = select i1 %tmp_363, i9 %tmp_365, i9 %tmp_364

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="593" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:50  %tmp_370 = select i1 %tmp_363, i9 %tmp_367, i9 %tmp_364

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="594" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:51  %tmp_371 = xor i9 %tmp_368, 255

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="595" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="256" op_0_bw="9">
<![CDATA[
:52  %tmp_372 = zext i9 %tmp_370 to i256

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="596" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="256" op_0_bw="9">
<![CDATA[
:53  %tmp_373 = zext i9 %tmp_369 to i256

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="256" op_0_bw="9">
<![CDATA[
:54  %tmp_374 = zext i9 %tmp_371 to i256

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:55  %tmp_375 = shl i256 %tmp_366, %tmp_372

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="599" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:58  %tmp_378 = shl i256 -1, %tmp_373

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="600" st_id="52" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:59  %tmp_379 = lshr i256 -1, %tmp_374

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="601" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:60  %p_demorgan4 = and i256 %tmp_378, %tmp_379

]]></Node>
<StgValue><ssdm name="p_demorgan4"/></StgValue>
</operation>

<operation id="602" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:65  %tmp_95 = add i5 -3, %tmp_328

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="603" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_376 = call i256 @llvm.part.select.i256(i256 %tmp_375, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="604" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:57  %tmp_377 = select i1 %tmp_363, i256 %tmp_376, i256 %tmp_375

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="605" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:61  %tmp_380 = xor i256 %p_demorgan4, -1

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="606" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:62  %tmp_381 = and i256 %p_new4, %tmp_380

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="607" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:63  %tmp_382 = and i256 %tmp_377, %p_demorgan4

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="608" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:64  %tmp_383 = or i256 %tmp_381, %tmp_382

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="609" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:66  %tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_95, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="610" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:67  %tmp_97 = or i8 %tmp_96, 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="611" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:68  %tmp_384 = icmp ugt i8 %tmp_96, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="612" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="8">
<![CDATA[
:69  %tmp_385 = zext i8 %tmp_96 to i9

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="613" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="8">
<![CDATA[
:70  %tmp_386 = zext i8 %tmp_97 to i9

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="614" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %tmp_387 = call i256 @llvm.part.select.i256(i256 %tmp_383, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="615" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:72  %tmp_388 = sub i9 %tmp_385, %tmp_386

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="616" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:73  %tmp_389 = xor i9 %tmp_385, 255

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="617" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:74  %tmp_390 = sub i9 %tmp_386, %tmp_385

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="618" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:75  %tmp_391 = select i1 %tmp_384, i9 %tmp_388, i9 %tmp_390

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="619" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:76  %tmp_392 = select i1 %tmp_384, i256 %tmp_387, i256 %tmp_383

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="620" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:77  %tmp_393 = select i1 %tmp_384, i9 %tmp_389, i9 %tmp_385

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="621" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:78  %tmp_394 = sub i9 255, %tmp_391

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="622" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:85  %tmp_99 = or i5 %tmp_328, 1

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="623" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:86  %tmp_100 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_99, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="624" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:87  %tmp_101 = or i8 %tmp_100, 7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="625" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88  %tmp_401 = icmp ugt i8 %tmp_100, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="626" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="8">
<![CDATA[
:89  %tmp_402 = zext i8 %tmp_100 to i9

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="627" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="8">
<![CDATA[
:90  %tmp_403 = zext i8 %tmp_101 to i9

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="628" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_404 = call i256 @llvm.part.select.i256(i256 %tmp_383, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="629" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:92  %tmp_405 = sub i9 %tmp_402, %tmp_403

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="630" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:93  %tmp_406 = xor i9 %tmp_402, 255

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="631" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:94  %tmp_407 = sub i9 %tmp_403, %tmp_402

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="632" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:95  %tmp_408 = select i1 %tmp_401, i9 %tmp_405, i9 %tmp_407

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="633" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:96  %tmp_409 = select i1 %tmp_401, i256 %tmp_404, i256 %tmp_383

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="634" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:97  %tmp_410 = select i1 %tmp_401, i9 %tmp_406, i9 %tmp_402

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="635" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:98  %tmp_411 = sub i9 255, %tmp_408

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="636" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="256" op_0_bw="9">
<![CDATA[
:79  %tmp_395 = zext i9 %tmp_393 to i256

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="637" st_id="54" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:81  %tmp_397 = lshr i256 %tmp_392, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="638" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="256" op_0_bw="9">
<![CDATA[
:99  %tmp_412 = zext i9 %tmp_410 to i256

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="639" st_id="54" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:101  %tmp_414 = lshr i256 %tmp_409, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="640" st_id="55" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:81  %tmp_397 = lshr i256 %tmp_392, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="641" st_id="55" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:101  %tmp_414 = lshr i256 %tmp_409, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="642" st_id="56" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:81  %tmp_397 = lshr i256 %tmp_392, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:101  %tmp_414 = lshr i256 %tmp_409, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="644" st_id="57" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:81  %tmp_397 = lshr i256 %tmp_392, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="645" st_id="57" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:101  %tmp_414 = lshr i256 %tmp_409, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="646" st_id="58" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:81  %tmp_397 = lshr i256 %tmp_392, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="647" st_id="58" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:101  %tmp_414 = lshr i256 %tmp_409, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="648" st_id="59" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:81  %tmp_397 = lshr i256 %tmp_392, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="649" st_id="59" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:101  %tmp_414 = lshr i256 %tmp_409, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="650" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="256" op_0_bw="9">
<![CDATA[
:80  %tmp_396 = zext i9 %tmp_394 to i256

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="651" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:82  %tmp_398 = lshr i256 -1, %tmp_396

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="652" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:83  %tmp_399 = and i256 %tmp_397, %tmp_398

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="653" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="256">
<![CDATA[
:84  %tmp_400 = trunc i256 %tmp_399 to i8

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="654" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="256" op_0_bw="9">
<![CDATA[
:100  %tmp_413 = zext i9 %tmp_411 to i256

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="655" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:102  %tmp_415 = lshr i256 -1, %tmp_413

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="656" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:103  %tmp_416 = and i256 %tmp_414, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="657" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="256">
<![CDATA[
:104  %tmp_417 = trunc i256 %tmp_416 to i8

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="658" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:105  %tmp_103 = xor i8 %tmp_417, %tmp_400

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="659" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:106  %tmp_418 = icmp ugt i8 %tmp_100, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="660" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="8">
<![CDATA[
:107  %tmp_419 = zext i8 %tmp_100 to i9

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="661" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="8">
<![CDATA[
:108  %tmp_420 = zext i8 %tmp_101 to i9

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="662" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="256" op_0_bw="8">
<![CDATA[
:109  %tmp_421 = zext i8 %tmp_103 to i256

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="663" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:110  %tmp_422 = xor i9 %tmp_419, 255

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="664" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:111  %tmp_423 = select i1 %tmp_418, i9 %tmp_419, i9 %tmp_420

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="665" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:112  %tmp_424 = select i1 %tmp_418, i9 %tmp_420, i9 %tmp_419

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="666" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:113  %tmp_425 = select i1 %tmp_418, i9 %tmp_422, i9 %tmp_419

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="667" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:114  %tmp_426 = xor i9 %tmp_423, 255

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="668" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="256" op_0_bw="9">
<![CDATA[
:115  %tmp_427 = zext i9 %tmp_425 to i256

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="669" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="256" op_0_bw="9">
<![CDATA[
:116  %tmp_428 = zext i9 %tmp_424 to i256

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="670" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="256" op_0_bw="9">
<![CDATA[
:117  %tmp_429 = zext i9 %tmp_426 to i256

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="671" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:118  %tmp_430 = shl i256 %tmp_421, %tmp_427

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="672" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:121  %tmp_433 = shl i256 -1, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="673" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:122  %tmp_434 = lshr i256 -1, %tmp_429

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="674" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:123  %p_demorgan5 = and i256 %tmp_433, %tmp_434

]]></Node>
<StgValue><ssdm name="p_demorgan5"/></StgValue>
</operation>

<operation id="675" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:128  %tmp_105 = add i5 -2, %tmp_328

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="676" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="tmp_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_431 = call i256 @llvm.part.select.i256(i256 %tmp_430, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="677" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:120  %tmp_432 = select i1 %tmp_418, i256 %tmp_431, i256 %tmp_430

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="678" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:124  %tmp_435 = xor i256 %p_demorgan5, -1

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="679" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:125  %tmp_436 = and i256 %tmp_383, %tmp_435

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="680" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:126  %tmp_437 = and i256 %tmp_432, %p_demorgan5

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="681" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:127  %tmp_438 = or i256 %tmp_436, %tmp_437

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="682" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:129  %tmp_106 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_105, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="683" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:130  %tmp_107 = or i8 %tmp_106, 7

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="684" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  %tmp_439 = icmp ugt i8 %tmp_106, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="685" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="8">
<![CDATA[
:132  %tmp_440 = zext i8 %tmp_106 to i9

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="686" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="8">
<![CDATA[
:133  %tmp_441 = zext i8 %tmp_107 to i9

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="687" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %tmp_442 = call i256 @llvm.part.select.i256(i256 %tmp_438, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="688" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:135  %tmp_443 = sub i9 %tmp_440, %tmp_441

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="689" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:136  %tmp_444 = xor i9 %tmp_440, 255

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="690" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:137  %tmp_445 = sub i9 %tmp_441, %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="691" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:138  %tmp_446 = select i1 %tmp_439, i9 %tmp_443, i9 %tmp_445

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="692" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:139  %tmp_447 = select i1 %tmp_439, i256 %tmp_442, i256 %tmp_438

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="693" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:140  %tmp_448 = select i1 %tmp_439, i9 %tmp_444, i9 %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="694" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:141  %tmp_449 = sub i9 255, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="695" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:148  %tmp_109 = or i5 %tmp_328, 2

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="696" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:149  %tmp_110 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_109, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="697" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:150  %tmp_111 = or i8 %tmp_110, 7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="698" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:151  %tmp_456 = icmp ugt i8 %tmp_110, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="699" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="8">
<![CDATA[
:152  %tmp_457 = zext i8 %tmp_110 to i9

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="8">
<![CDATA[
:153  %tmp_458 = zext i8 %tmp_111 to i9

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="701" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:154  %tmp_459 = call i256 @llvm.part.select.i256(i256 %tmp_438, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="702" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:155  %tmp_460 = sub i9 %tmp_457, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:156  %tmp_461 = xor i9 %tmp_457, 255

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="704" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:157  %tmp_462 = sub i9 %tmp_458, %tmp_457

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="705" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:158  %tmp_463 = select i1 %tmp_456, i9 %tmp_460, i9 %tmp_462

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:159  %tmp_464 = select i1 %tmp_456, i256 %tmp_459, i256 %tmp_438

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:160  %tmp_465 = select i1 %tmp_456, i9 %tmp_461, i9 %tmp_457

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="708" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:161  %tmp_466 = sub i9 255, %tmp_463

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="709" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="256" op_0_bw="9">
<![CDATA[
:142  %tmp_450 = zext i9 %tmp_448 to i256

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="710" st_id="63" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:144  %tmp_452 = lshr i256 %tmp_447, %tmp_450

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="711" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="256" op_0_bw="9">
<![CDATA[
:162  %tmp_467 = zext i9 %tmp_465 to i256

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="712" st_id="63" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:164  %tmp_469 = lshr i256 %tmp_464, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="713" st_id="64" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:144  %tmp_452 = lshr i256 %tmp_447, %tmp_450

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="714" st_id="64" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:164  %tmp_469 = lshr i256 %tmp_464, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="715" st_id="65" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:144  %tmp_452 = lshr i256 %tmp_447, %tmp_450

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="716" st_id="65" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:164  %tmp_469 = lshr i256 %tmp_464, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="717" st_id="66" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:144  %tmp_452 = lshr i256 %tmp_447, %tmp_450

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="718" st_id="66" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:164  %tmp_469 = lshr i256 %tmp_464, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="719" st_id="67" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:144  %tmp_452 = lshr i256 %tmp_447, %tmp_450

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="720" st_id="67" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:164  %tmp_469 = lshr i256 %tmp_464, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="721" st_id="68" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:144  %tmp_452 = lshr i256 %tmp_447, %tmp_450

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="722" st_id="68" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:164  %tmp_469 = lshr i256 %tmp_464, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="723" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="256" op_0_bw="9">
<![CDATA[
:143  %tmp_451 = zext i9 %tmp_449 to i256

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="724" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:145  %tmp_453 = lshr i256 -1, %tmp_451

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="725" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:146  %tmp_454 = and i256 %tmp_452, %tmp_453

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="726" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="256">
<![CDATA[
:147  %tmp_455 = trunc i256 %tmp_454 to i8

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="727" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="256" op_0_bw="9">
<![CDATA[
:163  %tmp_468 = zext i9 %tmp_466 to i256

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="728" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:165  %tmp_470 = lshr i256 -1, %tmp_468

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="729" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:166  %tmp_471 = and i256 %tmp_469, %tmp_470

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="730" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="256">
<![CDATA[
:167  %tmp_472 = trunc i256 %tmp_471 to i8

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="731" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:168  %tmp_113 = xor i8 %tmp_472, %tmp_455

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="732" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:169  %tmp_473 = icmp ugt i8 %tmp_110, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="733" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8">
<![CDATA[
:170  %tmp_474 = zext i8 %tmp_110 to i9

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="734" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="8">
<![CDATA[
:171  %tmp_475 = zext i8 %tmp_111 to i9

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="735" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="256" op_0_bw="8">
<![CDATA[
:172  %tmp_476 = zext i8 %tmp_113 to i256

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="736" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:173  %tmp_477 = xor i9 %tmp_474, 255

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="737" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:174  %tmp_478 = select i1 %tmp_473, i9 %tmp_474, i9 %tmp_475

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="738" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:175  %tmp_479 = select i1 %tmp_473, i9 %tmp_475, i9 %tmp_474

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="739" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:176  %tmp_480 = select i1 %tmp_473, i9 %tmp_477, i9 %tmp_474

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="740" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:177  %tmp_481 = xor i9 %tmp_478, 255

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="741" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="256" op_0_bw="9">
<![CDATA[
:178  %tmp_482 = zext i9 %tmp_480 to i256

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="742" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="256" op_0_bw="9">
<![CDATA[
:179  %tmp_483 = zext i9 %tmp_479 to i256

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="256" op_0_bw="9">
<![CDATA[
:180  %tmp_484 = zext i9 %tmp_481 to i256

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:181  %tmp_485 = shl i256 %tmp_476, %tmp_482

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:184  %tmp_488 = shl i256 -1, %tmp_483

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:185  %tmp_489 = lshr i256 -1, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="747" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:186  %p_demorgan6 = and i256 %tmp_488, %tmp_489

]]></Node>
<StgValue><ssdm name="p_demorgan6"/></StgValue>
</operation>

<operation id="748" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:191  %tmp_115 = add i5 -1, %tmp_328

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="749" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:182  %tmp_486 = call i256 @llvm.part.select.i256(i256 %tmp_485, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="750" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:183  %tmp_487 = select i1 %tmp_473, i256 %tmp_486, i256 %tmp_485

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="751" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:187  %tmp_490 = xor i256 %p_demorgan6, -1

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="752" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:188  %tmp_491 = and i256 %tmp_438, %tmp_490

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="753" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:189  %tmp_492 = and i256 %tmp_487, %p_demorgan6

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="754" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_493 = or i256 %tmp_491, %tmp_492

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="755" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:192  %tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_115, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="756" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:193  %tmp_117 = or i8 %tmp_116, 7

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="757" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:194  %tmp_494 = icmp ugt i8 %tmp_116, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="758" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="8">
<![CDATA[
:195  %tmp_495 = zext i8 %tmp_116 to i9

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="759" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="8">
<![CDATA[
:196  %tmp_496 = zext i8 %tmp_117 to i9

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="760" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:197  %tmp_497 = call i256 @llvm.part.select.i256(i256 %tmp_493, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="761" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:198  %tmp_498 = sub i9 %tmp_495, %tmp_496

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="762" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:199  %tmp_499 = xor i9 %tmp_495, 255

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="763" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:200  %tmp_500 = sub i9 %tmp_496, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="764" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:201  %tmp_501 = select i1 %tmp_494, i9 %tmp_498, i9 %tmp_500

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="765" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:202  %tmp_502 = select i1 %tmp_494, i256 %tmp_497, i256 %tmp_493

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="766" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:203  %tmp_503 = select i1 %tmp_494, i9 %tmp_499, i9 %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="767" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:204  %tmp_504 = sub i9 255, %tmp_501

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="768" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:211  %tmp_119 = or i5 %tmp_328, 3

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="769" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:212  %tmp_120 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_119, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="770" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:213  %tmp_121 = or i8 %tmp_120, 7

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="771" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:214  %tmp_511 = icmp ugt i8 %tmp_120, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="772" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="8">
<![CDATA[
:215  %tmp_512 = zext i8 %tmp_120 to i9

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="773" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="8">
<![CDATA[
:216  %tmp_513 = zext i8 %tmp_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="774" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:217  %tmp_514 = call i256 @llvm.part.select.i256(i256 %tmp_493, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="775" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:218  %tmp_515 = sub i9 %tmp_512, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="776" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:219  %tmp_516 = xor i9 %tmp_512, 255

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="777" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:220  %tmp_517 = sub i9 %tmp_513, %tmp_512

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="778" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:221  %tmp_518 = select i1 %tmp_511, i9 %tmp_515, i9 %tmp_517

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="779" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:222  %tmp_519 = select i1 %tmp_511, i256 %tmp_514, i256 %tmp_493

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="780" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:223  %tmp_520 = select i1 %tmp_511, i9 %tmp_516, i9 %tmp_512

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="781" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:224  %tmp_521 = sub i9 255, %tmp_518

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="782" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="256" op_0_bw="9">
<![CDATA[
:205  %tmp_505 = zext i9 %tmp_503 to i256

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="783" st_id="72" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:207  %tmp_507 = lshr i256 %tmp_502, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="784" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="256" op_0_bw="9">
<![CDATA[
:225  %tmp_522 = zext i9 %tmp_520 to i256

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="785" st_id="72" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:227  %tmp_524 = lshr i256 %tmp_519, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="786" st_id="73" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:207  %tmp_507 = lshr i256 %tmp_502, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="787" st_id="73" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:227  %tmp_524 = lshr i256 %tmp_519, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="788" st_id="74" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:207  %tmp_507 = lshr i256 %tmp_502, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="789" st_id="74" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:227  %tmp_524 = lshr i256 %tmp_519, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="790" st_id="75" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:207  %tmp_507 = lshr i256 %tmp_502, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="791" st_id="75" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:227  %tmp_524 = lshr i256 %tmp_519, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="792" st_id="76" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:207  %tmp_507 = lshr i256 %tmp_502, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="793" st_id="76" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:227  %tmp_524 = lshr i256 %tmp_519, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="794" st_id="77" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:207  %tmp_507 = lshr i256 %tmp_502, %tmp_505

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="795" st_id="77" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:227  %tmp_524 = lshr i256 %tmp_519, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="796" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="9">
<![CDATA[
:206  %tmp_506 = zext i9 %tmp_504 to i256

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="797" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:208  %tmp_508 = lshr i256 -1, %tmp_506

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="798" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:209  %tmp_509 = and i256 %tmp_507, %tmp_508

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="799" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="256">
<![CDATA[
:210  %tmp_510 = trunc i256 %tmp_509 to i8

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="800" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="256" op_0_bw="9">
<![CDATA[
:226  %tmp_523 = zext i9 %tmp_521 to i256

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="801" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:228  %tmp_525 = lshr i256 -1, %tmp_523

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="802" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:229  %tmp_526 = and i256 %tmp_524, %tmp_525

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="803" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="256">
<![CDATA[
:230  %tmp_527 = trunc i256 %tmp_526 to i8

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:231  %tmp_123 = xor i8 %tmp_527, %tmp_510

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="805" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:232  %tmp_528 = icmp ugt i8 %tmp_120, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="806" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="8">
<![CDATA[
:233  %tmp_529 = zext i8 %tmp_120 to i9

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="807" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="9" op_0_bw="8">
<![CDATA[
:234  %tmp_530 = zext i8 %tmp_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="808" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="256" op_0_bw="8">
<![CDATA[
:235  %tmp_531 = zext i8 %tmp_123 to i256

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="809" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_528" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:236  %tmp_532 = xor i9 %tmp_529, 255

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="810" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:237  %tmp_533 = select i1 %tmp_528, i9 %tmp_529, i9 %tmp_530

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="811" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:238  %tmp_534 = select i1 %tmp_528, i9 %tmp_530, i9 %tmp_529

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="812" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:239  %tmp_535 = select i1 %tmp_528, i9 %tmp_532, i9 %tmp_529

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="813" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:240  %tmp_536 = xor i9 %tmp_533, 255

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="814" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="256" op_0_bw="9">
<![CDATA[
:241  %tmp_537 = zext i9 %tmp_535 to i256

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="815" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="256" op_0_bw="9">
<![CDATA[
:242  %tmp_538 = zext i9 %tmp_534 to i256

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="816" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="256" op_0_bw="9">
<![CDATA[
:243  %tmp_539 = zext i9 %tmp_536 to i256

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="817" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:244  %tmp_540 = shl i256 %tmp_531, %tmp_537

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="818" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:247  %tmp_543 = shl i256 -1, %tmp_538

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="819" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:248  %tmp_544 = lshr i256 -1, %tmp_539

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="820" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:249  %p_demorgan7 = and i256 %tmp_543, %tmp_544

]]></Node>
<StgValue><ssdm name="p_demorgan7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="821" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_528" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:245  %tmp_541 = call i256 @llvm.part.select.i256(i256 %tmp_540, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="822" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:246  %tmp_542 = select i1 %tmp_528, i256 %tmp_541, i256 %tmp_540

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="823" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:250  %tmp_545 = xor i256 %p_demorgan7, -1

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="824" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:251  %tmp_546 = and i256 %tmp_493, %tmp_545

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="825" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:252  %tmp_547 = and i256 %tmp_542, %p_demorgan7

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="826" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:253  %tmp_548 = or i256 %tmp_546, %tmp_547

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="827" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:255  %k_addr_req3 = call i1 @_ssdm_op_WriteReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_addr_req3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="828" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:254  %gep11011_part_set = call i1024 @llvm.part.set.i1024.i256(i1024 %gep, i256 %tmp_548, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="gep11011_part_set"/></StgValue>
</operation>

<operation id="829" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="128">
<![CDATA[
:256  call void @_ssdm_op_Write.m_axi.i1024P(i1024* %k_addr, i1024 %gep11011_part_set, i128 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="830" st_id="82" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:257  %k_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="831" st_id="83" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:257  %k_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="832" st_id="84" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:257  %k_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="833" st_id="85" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:257  %k_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp4"/></StgValue>
</operation>

<operation id="834" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:258  %i_9 = add i6 4, %i_1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="835" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="6">
<![CDATA[
:259  %tmp_549 = trunc i6 %i_9 to i5

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="836" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:260  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="837" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="86" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:257  %k_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp4"/></StgValue>
</operation>

<operation id="839" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:261  br i1 %tmp_550, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_551 = icmp ugt i8 %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="841" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_552 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="842" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_553 = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="843" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_554 = call i256 @llvm.part.select.i256(i256 %tmp_548, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="844" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_555 = sub i9 %tmp_552, %tmp_553

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="845" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_556 = xor i9 %tmp_552, 255

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="846" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_557 = sub i9 %tmp_553, %tmp_552

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="847" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:7  %tmp_558 = select i1 %tmp_551, i9 %tmp_555, i9 %tmp_557

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="848" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:8  %tmp_559 = select i1 %tmp_551, i256 %tmp_554, i256 %tmp_548

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="849" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:9  %tmp_560 = select i1 %tmp_551, i9 %tmp_556, i9 %tmp_552

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="850" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_561 = sub i9 255, %tmp_558

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="851" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:17  %tmp_127 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="852" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18  %tmp_128 = or i9 %tmp_127, 7

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="853" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %tmp_568 = icmp ugt i9 %tmp_127, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="854" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_569 = call i256 @llvm.part.select.i256(i256 %tmp_548, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="855" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %tmp_571 = sub i9 255, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="856" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:25  %tmp_574 = select i1 %tmp_568, i256 %tmp_569, i256 %tmp_548

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="857" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:26  %tmp_575 = select i1 %tmp_568, i9 %tmp_571, i9 %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="858" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_327" val="0"/>
<literal name="tmp_550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:242  %i_9_1 = add i6 8, %i_1

]]></Node>
<StgValue><ssdm name="i_9_1"/></StgValue>
</operation>

<operation id="859" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_327" val="1"/>
</and_exp><and_exp><literal name="tmp_550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8">
<![CDATA[
:0  ret i8 %tmp_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="860" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="256" op_0_bw="9">
<![CDATA[
:11  %tmp_562 = zext i9 %tmp_560 to i256

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="861" st_id="87" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13  %tmp_564 = lshr i256 %tmp_559, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="862" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="256" op_0_bw="9">
<![CDATA[
:28  %tmp_577 = zext i9 %tmp_575 to i256

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="863" st_id="87" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:30  %tmp_579 = lshr i256 %tmp_574, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="864" st_id="88" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13  %tmp_564 = lshr i256 %tmp_559, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="865" st_id="88" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:30  %tmp_579 = lshr i256 %tmp_574, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="866" st_id="89" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13  %tmp_564 = lshr i256 %tmp_559, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="867" st_id="89" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:30  %tmp_579 = lshr i256 %tmp_574, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="868" st_id="90" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13  %tmp_564 = lshr i256 %tmp_559, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="869" st_id="90" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:30  %tmp_579 = lshr i256 %tmp_574, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="870" st_id="91" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13  %tmp_564 = lshr i256 %tmp_559, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="871" st_id="91" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:30  %tmp_579 = lshr i256 %tmp_574, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="872" st_id="92" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13  %tmp_564 = lshr i256 %tmp_559, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="873" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %tmp_570 = sub i9 %tmp_127, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="874" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %tmp_572 = sub i9 %tmp_128, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="875" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:24  %tmp_573 = select i1 %tmp_568, i9 %tmp_570, i9 %tmp_572

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="876" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %tmp_576 = sub i9 255, %tmp_573

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="877" st_id="92" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:30  %tmp_579 = lshr i256 %tmp_574, %tmp_577

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="878" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="256" op_0_bw="9">
<![CDATA[
:12  %tmp_563 = zext i9 %tmp_561 to i256

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="879" st_id="93" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:14  %tmp_565 = lshr i256 -1, %tmp_563

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="880" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:15  %tmp_566 = and i256 %tmp_564, %tmp_565

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="881" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="256">
<![CDATA[
:16  %tmp_567 = trunc i256 %tmp_566 to i8

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="882" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="256" op_0_bw="9">
<![CDATA[
:29  %tmp_578 = zext i9 %tmp_576 to i256

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="883" st_id="93" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:31  %tmp_580 = lshr i256 -1, %tmp_578

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="884" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:32  %tmp_581 = and i256 %tmp_579, %tmp_580

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="885" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="256">
<![CDATA[
:33  %tmp_582 = trunc i256 %tmp_581 to i8

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="886" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %tmp_57_1 = xor i8 %tmp_582, %tmp_567

]]></Node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="887" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35  %tmp_583 = icmp ugt i9 %tmp_127, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="888" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:37  %tmp_585 = sub i9 255, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="889" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:38  %tmp_586 = select i1 %tmp_583, i9 %tmp_127, i9 %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="890" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:41  %tmp_589 = sub i9 255, %tmp_586

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="891" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="256" op_0_bw="8">
<![CDATA[
:36  %tmp_584 = zext i8 %tmp_57_1 to i256

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="892" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:39  %tmp_587 = select i1 %tmp_583, i9 %tmp_128, i9 %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="893" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:40  %tmp_588 = select i1 %tmp_583, i9 %tmp_585, i9 %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="894" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="256" op_0_bw="9">
<![CDATA[
:42  %tmp_590 = zext i9 %tmp_588 to i256

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="895" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="256" op_0_bw="9">
<![CDATA[
:43  %tmp_591 = zext i9 %tmp_587 to i256

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="896" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="256" op_0_bw="9">
<![CDATA[
:44  %tmp_592 = zext i9 %tmp_589 to i256

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="897" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:45  %tmp_593 = shl i256 %tmp_584, %tmp_590

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="898" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:48  %tmp_596 = shl i256 -1, %tmp_591

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="899" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:49  %tmp_597 = lshr i256 -1, %tmp_592

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="900" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:50  %p_demorgan8 = and i256 %tmp_596, %tmp_597

]]></Node>
<StgValue><ssdm name="p_demorgan8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="901" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="tmp_583" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_594 = call i256 @llvm.part.select.i256(i256 %tmp_593, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="902" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:47  %tmp_595 = select i1 %tmp_583, i256 %tmp_594, i256 %tmp_593

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="903" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:51  %tmp_598 = xor i256 %p_demorgan8, -1

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="904" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:52  %tmp_599 = and i256 %tmp_548, %tmp_598

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="905" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:53  %tmp_600 = and i256 %tmp_595, %p_demorgan8

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="906" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:54  %tmp_601 = or i256 %tmp_599, %tmp_600

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="907" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %tmp_602 = icmp ugt i8 %tmp_100, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="908" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="8">
<![CDATA[
:56  %tmp_603 = zext i8 %tmp_100 to i9

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="909" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="8">
<![CDATA[
:57  %tmp_604 = zext i8 %tmp_101 to i9

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="910" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_605 = call i256 @llvm.part.select.i256(i256 %tmp_601, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="911" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:59  %tmp_606 = sub i9 %tmp_603, %tmp_604

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="912" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:60  %tmp_607 = xor i9 %tmp_603, 255

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="913" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:61  %tmp_608 = sub i9 %tmp_604, %tmp_603

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="914" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:62  %tmp_609 = select i1 %tmp_602, i9 %tmp_606, i9 %tmp_608

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="915" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:63  %tmp_610 = select i1 %tmp_602, i256 %tmp_605, i256 %tmp_601

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="916" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:64  %tmp_611 = select i1 %tmp_602, i9 %tmp_607, i9 %tmp_603

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="917" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:65  %tmp_612 = sub i9 255, %tmp_609

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="918" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:72  %tmp_132 = or i5 %tmp_549, 1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="919" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:73  %tmp_619 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_132, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="920" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="8">
<![CDATA[
:74  %tmp_149_cast = zext i8 %tmp_619 to i10

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="921" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:75  %tmp_620 = or i8 %tmp_619, 7

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="922" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:76  %tmp_134 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_620)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="923" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="9">
<![CDATA[
:77  %tmp_150_cast = zext i9 %tmp_134 to i10

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="924" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:78  %tmp_621 = icmp ugt i10 %tmp_149_cast, %tmp_150_cast

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="925" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="8">
<![CDATA[
:79  %tmp_622 = zext i8 %tmp_619 to i9

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="926" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %tmp_623 = call i256 @llvm.part.select.i256(i256 %tmp_601, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="927" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:81  %tmp_624 = sub i9 %tmp_622, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="928" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:82  %tmp_625 = xor i9 %tmp_622, 255

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="929" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:83  %tmp_626 = sub i9 %tmp_134, %tmp_622

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="930" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:84  %tmp_627 = select i1 %tmp_621, i9 %tmp_624, i9 %tmp_626

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="931" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:85  %tmp_628 = select i1 %tmp_621, i256 %tmp_623, i256 %tmp_601

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="932" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:86  %tmp_629 = select i1 %tmp_621, i9 %tmp_625, i9 %tmp_622

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="933" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:87  %tmp_630 = sub i9 255, %tmp_627

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="934" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:95  %tmp_637 = icmp ugt i10 %tmp_149_cast, %tmp_150_cast

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="935" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="256" op_0_bw="9">
<![CDATA[
:66  %tmp_613 = zext i9 %tmp_611 to i256

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="936" st_id="96" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:68  %tmp_615 = lshr i256 %tmp_610, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="937" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="256" op_0_bw="9">
<![CDATA[
:88  %tmp_631 = zext i9 %tmp_629 to i256

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="938" st_id="96" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:90  %tmp_633 = lshr i256 %tmp_628, %tmp_631

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="939" st_id="97" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:68  %tmp_615 = lshr i256 %tmp_610, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="940" st_id="97" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:90  %tmp_633 = lshr i256 %tmp_628, %tmp_631

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="941" st_id="98" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:68  %tmp_615 = lshr i256 %tmp_610, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="942" st_id="98" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:90  %tmp_633 = lshr i256 %tmp_628, %tmp_631

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="943" st_id="99" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:68  %tmp_615 = lshr i256 %tmp_610, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="944" st_id="99" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:90  %tmp_633 = lshr i256 %tmp_628, %tmp_631

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="945" st_id="100" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:68  %tmp_615 = lshr i256 %tmp_610, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="946" st_id="100" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:90  %tmp_633 = lshr i256 %tmp_628, %tmp_631

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="947" st_id="101" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:68  %tmp_615 = lshr i256 %tmp_610, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="948" st_id="101" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:90  %tmp_633 = lshr i256 %tmp_628, %tmp_631

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="949" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="256" op_0_bw="9">
<![CDATA[
:67  %tmp_614 = zext i9 %tmp_612 to i256

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="950" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:69  %tmp_616 = lshr i256 -1, %tmp_614

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="951" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:70  %tmp_617 = and i256 %tmp_615, %tmp_616

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="952" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="256">
<![CDATA[
:71  %tmp_618 = trunc i256 %tmp_617 to i8

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="953" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="256" op_0_bw="9">
<![CDATA[
:89  %tmp_632 = zext i9 %tmp_630 to i256

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="954" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:91  %tmp_634 = lshr i256 -1, %tmp_632

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="955" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:92  %tmp_635 = and i256 %tmp_633, %tmp_634

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="956" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="256">
<![CDATA[
:93  %tmp_636 = trunc i256 %tmp_635 to i8

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="957" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:94  %tmp_60_1 = xor i8 %tmp_636, %tmp_618

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="958" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="8">
<![CDATA[
:96  %tmp_638 = zext i8 %tmp_619 to i9

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="959" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:99  %tmp_641 = select i1 %tmp_637, i9 %tmp_638, i9 %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="960" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:102  %tmp_644 = sub i9 255, %tmp_641

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="961" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="256" op_0_bw="8">
<![CDATA[
:97  %tmp_639 = zext i8 %tmp_60_1 to i256

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="962" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:98  %tmp_640 = xor i9 %tmp_638, 255

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="963" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:100  %tmp_642 = select i1 %tmp_637, i9 %tmp_134, i9 %tmp_638

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="964" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:101  %tmp_643 = select i1 %tmp_637, i9 %tmp_640, i9 %tmp_638

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="965" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="256" op_0_bw="9">
<![CDATA[
:103  %tmp_645 = zext i9 %tmp_643 to i256

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="966" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="256" op_0_bw="9">
<![CDATA[
:104  %tmp_646 = zext i9 %tmp_642 to i256

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="967" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="256" op_0_bw="9">
<![CDATA[
:105  %tmp_647 = zext i9 %tmp_644 to i256

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="968" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:106  %tmp_648 = shl i256 %tmp_639, %tmp_645

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="969" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:109  %tmp_651 = shl i256 -1, %tmp_646

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="970" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:110  %tmp_652 = lshr i256 -1, %tmp_647

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="971" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:111  %p_demorgan9 = and i256 %tmp_651, %tmp_652

]]></Node>
<StgValue><ssdm name="p_demorgan9"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="972" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  %tmp_649 = call i256 @llvm.part.select.i256(i256 %tmp_648, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="973" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:108  %tmp_650 = select i1 %tmp_637, i256 %tmp_649, i256 %tmp_648

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="974" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:112  %tmp_653 = xor i256 %p_demorgan9, -1

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="975" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:113  %tmp_654 = and i256 %tmp_601, %tmp_653

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="976" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:114  %tmp_655 = and i256 %tmp_650, %p_demorgan9

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="977" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:115  %tmp_656 = or i256 %tmp_654, %tmp_655

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="978" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:116  %tmp_657 = icmp ugt i8 %tmp_110, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="979" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="9" op_0_bw="8">
<![CDATA[
:117  %tmp_658 = zext i8 %tmp_110 to i9

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="980" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="8">
<![CDATA[
:118  %tmp_659 = zext i8 %tmp_111 to i9

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="981" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_660 = call i256 @llvm.part.select.i256(i256 %tmp_656, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="982" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:120  %tmp_661 = sub i9 %tmp_658, %tmp_659

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="983" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:121  %tmp_662 = xor i9 %tmp_658, 255

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="984" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:122  %tmp_663 = sub i9 %tmp_659, %tmp_658

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="985" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:123  %tmp_664 = select i1 %tmp_657, i9 %tmp_661, i9 %tmp_663

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="986" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:124  %tmp_665 = select i1 %tmp_657, i256 %tmp_660, i256 %tmp_656

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="987" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:125  %tmp_666 = select i1 %tmp_657, i9 %tmp_662, i9 %tmp_658

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="988" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:126  %tmp_667 = sub i9 255, %tmp_664

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="989" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:133  %tmp_138 = or i5 %tmp_549, 2

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="990" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:134  %tmp_674 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_138, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="991" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="8">
<![CDATA[
:135  %tmp_156_cast = zext i8 %tmp_674 to i10

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="992" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:136  %tmp_675 = or i8 %tmp_674, 7

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="993" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:137  %tmp_140 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_675)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="994" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="9">
<![CDATA[
:138  %tmp_157_cast = zext i9 %tmp_140 to i10

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="995" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:139  %tmp_676 = icmp ugt i10 %tmp_156_cast, %tmp_157_cast

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="996" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="8">
<![CDATA[
:140  %tmp_677 = zext i8 %tmp_674 to i9

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="997" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:141  %tmp_678 = call i256 @llvm.part.select.i256(i256 %tmp_656, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="998" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:142  %tmp_679 = sub i9 %tmp_677, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="999" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:143  %tmp_680 = xor i9 %tmp_677, 255

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="1000" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:144  %tmp_681 = sub i9 %tmp_140, %tmp_677

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="1001" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:145  %tmp_682 = select i1 %tmp_676, i9 %tmp_679, i9 %tmp_681

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="1002" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:146  %tmp_683 = select i1 %tmp_676, i256 %tmp_678, i256 %tmp_656

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="1003" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:147  %tmp_684 = select i1 %tmp_676, i9 %tmp_680, i9 %tmp_677

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="1004" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:148  %tmp_685 = sub i9 255, %tmp_682

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="1005" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:156  %tmp_692 = icmp ugt i10 %tmp_156_cast, %tmp_157_cast

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1006" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="256" op_0_bw="9">
<![CDATA[
:127  %tmp_668 = zext i9 %tmp_666 to i256

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="1007" st_id="105" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_670 = lshr i256 %tmp_665, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1008" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="256" op_0_bw="9">
<![CDATA[
:149  %tmp_686 = zext i9 %tmp_684 to i256

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="1009" st_id="105" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:151  %tmp_688 = lshr i256 %tmp_683, %tmp_686

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1010" st_id="106" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_670 = lshr i256 %tmp_665, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1011" st_id="106" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:151  %tmp_688 = lshr i256 %tmp_683, %tmp_686

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1012" st_id="107" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_670 = lshr i256 %tmp_665, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1013" st_id="107" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:151  %tmp_688 = lshr i256 %tmp_683, %tmp_686

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1014" st_id="108" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_670 = lshr i256 %tmp_665, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1015" st_id="108" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:151  %tmp_688 = lshr i256 %tmp_683, %tmp_686

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1016" st_id="109" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_670 = lshr i256 %tmp_665, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1017" st_id="109" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:151  %tmp_688 = lshr i256 %tmp_683, %tmp_686

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1018" st_id="110" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:129  %tmp_670 = lshr i256 %tmp_665, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1019" st_id="110" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:151  %tmp_688 = lshr i256 %tmp_683, %tmp_686

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1020" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="256" op_0_bw="9">
<![CDATA[
:128  %tmp_669 = zext i9 %tmp_667 to i256

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="1021" st_id="111" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:130  %tmp_671 = lshr i256 -1, %tmp_669

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="1022" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:131  %tmp_672 = and i256 %tmp_670, %tmp_671

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="1023" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="256">
<![CDATA[
:132  %tmp_673 = trunc i256 %tmp_672 to i8

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="1024" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="256" op_0_bw="9">
<![CDATA[
:150  %tmp_687 = zext i9 %tmp_685 to i256

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="1025" st_id="111" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:152  %tmp_689 = lshr i256 -1, %tmp_687

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="1026" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:153  %tmp_690 = and i256 %tmp_688, %tmp_689

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="1027" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="256">
<![CDATA[
:154  %tmp_691 = trunc i256 %tmp_690 to i8

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="1028" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:155  %tmp_63_1 = xor i8 %tmp_691, %tmp_673

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="1029" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="8">
<![CDATA[
:157  %tmp_693 = zext i8 %tmp_674 to i9

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="1030" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:160  %tmp_696 = select i1 %tmp_692, i9 %tmp_693, i9 %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="1031" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:163  %tmp_699 = sub i9 255, %tmp_696

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1032" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="256" op_0_bw="8">
<![CDATA[
:158  %tmp_694 = zext i8 %tmp_63_1 to i256

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="1033" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:159  %tmp_695 = xor i9 %tmp_693, 255

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="1034" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:161  %tmp_697 = select i1 %tmp_692, i9 %tmp_140, i9 %tmp_693

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="1035" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:162  %tmp_698 = select i1 %tmp_692, i9 %tmp_695, i9 %tmp_693

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="1036" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="256" op_0_bw="9">
<![CDATA[
:164  %tmp_700 = zext i9 %tmp_698 to i256

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="1037" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="256" op_0_bw="9">
<![CDATA[
:165  %tmp_701 = zext i9 %tmp_697 to i256

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="1038" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="256" op_0_bw="9">
<![CDATA[
:166  %tmp_702 = zext i9 %tmp_699 to i256

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="1039" st_id="112" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:167  %tmp_703 = shl i256 %tmp_694, %tmp_700

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="1040" st_id="112" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:170  %tmp_706 = shl i256 -1, %tmp_701

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="1041" st_id="112" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:171  %tmp_707 = lshr i256 -1, %tmp_702

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="1042" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:172  %p_demorgan10 = and i256 %tmp_706, %tmp_707

]]></Node>
<StgValue><ssdm name="p_demorgan10"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1043" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_692" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:168  %tmp_704 = call i256 @llvm.part.select.i256(i256 %tmp_703, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="1044" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:169  %tmp_705 = select i1 %tmp_692, i256 %tmp_704, i256 %tmp_703

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="1045" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:173  %tmp_708 = xor i256 %p_demorgan10, -1

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="1046" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:174  %tmp_709 = and i256 %tmp_656, %tmp_708

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="1047" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:175  %tmp_710 = and i256 %tmp_705, %p_demorgan10

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="1048" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:176  %tmp_711 = or i256 %tmp_709, %tmp_710

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="1049" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:177  %tmp_712 = icmp ugt i8 %tmp_120, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="1050" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="8">
<![CDATA[
:178  %tmp_713 = zext i8 %tmp_120 to i9

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="1051" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="8">
<![CDATA[
:179  %tmp_714 = zext i8 %tmp_121 to i9

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="1052" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:180  %tmp_715 = call i256 @llvm.part.select.i256(i256 %tmp_711, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="1053" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:181  %tmp_716 = sub i9 %tmp_713, %tmp_714

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="1054" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:182  %tmp_717 = xor i9 %tmp_713, 255

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="1055" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:183  %tmp_718 = sub i9 %tmp_714, %tmp_713

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="1056" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:184  %tmp_719 = select i1 %tmp_712, i9 %tmp_716, i9 %tmp_718

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="1057" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:185  %tmp_720 = select i1 %tmp_712, i256 %tmp_715, i256 %tmp_711

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="1058" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:186  %tmp_721 = select i1 %tmp_712, i9 %tmp_717, i9 %tmp_713

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1059" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:187  %tmp_722 = sub i9 255, %tmp_719

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="1060" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:194  %tmp_144 = or i5 %tmp_549, 3

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1061" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:195  %tmp_729 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_144, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1062" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="8">
<![CDATA[
:196  %tmp_163_cast = zext i8 %tmp_729 to i10

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="1063" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:197  %tmp_730 = or i8 %tmp_729, 7

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="1064" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:198  %tmp_146 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_730)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1065" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="9">
<![CDATA[
:199  %tmp_164_cast = zext i9 %tmp_146 to i10

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="1066" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:200  %tmp_731 = icmp ugt i10 %tmp_163_cast, %tmp_164_cast

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1067" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="8">
<![CDATA[
:201  %tmp_732 = zext i8 %tmp_729 to i9

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="1068" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:202  %tmp_733 = call i256 @llvm.part.select.i256(i256 %tmp_711, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="1069" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:203  %tmp_734 = sub i9 %tmp_732, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="1070" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:204  %tmp_735 = xor i9 %tmp_732, 255

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="1071" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:205  %tmp_736 = sub i9 %tmp_146, %tmp_732

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1072" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:206  %tmp_737 = select i1 %tmp_731, i9 %tmp_734, i9 %tmp_736

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="1073" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:207  %tmp_738 = select i1 %tmp_731, i256 %tmp_733, i256 %tmp_711

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="1074" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:208  %tmp_739 = select i1 %tmp_731, i9 %tmp_735, i9 %tmp_732

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="1075" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:209  %tmp_740 = sub i9 255, %tmp_737

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="1076" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:217  %tmp_747 = icmp ugt i10 %tmp_163_cast, %tmp_164_cast

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1077" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="256" op_0_bw="9">
<![CDATA[
:188  %tmp_723 = zext i9 %tmp_721 to i256

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="1078" st_id="114" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_725 = lshr i256 %tmp_720, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1079" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="256" op_0_bw="9">
<![CDATA[
:210  %tmp_741 = zext i9 %tmp_739 to i256

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="1080" st_id="114" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_743 = lshr i256 %tmp_738, %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1081" st_id="115" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_725 = lshr i256 %tmp_720, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1082" st_id="115" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_743 = lshr i256 %tmp_738, %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1083" st_id="116" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_725 = lshr i256 %tmp_720, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1084" st_id="116" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_743 = lshr i256 %tmp_738, %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1085" st_id="117" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_725 = lshr i256 %tmp_720, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1086" st_id="117" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_743 = lshr i256 %tmp_738, %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1087" st_id="118" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_725 = lshr i256 %tmp_720, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1088" st_id="118" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_743 = lshr i256 %tmp_738, %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1089" st_id="119" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:190  %tmp_725 = lshr i256 %tmp_720, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1090" st_id="119" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:212  %tmp_743 = lshr i256 %tmp_738, %tmp_741

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1091" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="256" op_0_bw="9">
<![CDATA[
:189  %tmp_724 = zext i9 %tmp_722 to i256

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="1092" st_id="120" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:191  %tmp_726 = lshr i256 -1, %tmp_724

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="1093" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:192  %tmp_727 = and i256 %tmp_725, %tmp_726

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="1094" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="256">
<![CDATA[
:193  %tmp_728 = trunc i256 %tmp_727 to i8

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="1095" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="256" op_0_bw="9">
<![CDATA[
:211  %tmp_742 = zext i9 %tmp_740 to i256

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="1096" st_id="120" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:213  %tmp_744 = lshr i256 -1, %tmp_742

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="1097" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:214  %tmp_745 = and i256 %tmp_743, %tmp_744

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="1098" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="256">
<![CDATA[
:215  %tmp_746 = trunc i256 %tmp_745 to i8

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="1099" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:216  %tmp_66_1 = xor i8 %tmp_746, %tmp_728

]]></Node>
<StgValue><ssdm name="tmp_66_1"/></StgValue>
</operation>

<operation id="1100" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="8">
<![CDATA[
:218  %tmp_748 = zext i8 %tmp_729 to i9

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="1101" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:221  %tmp_751 = select i1 %tmp_747, i9 %tmp_748, i9 %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="1102" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:224  %tmp_754 = sub i9 255, %tmp_751

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1103" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="256" op_0_bw="8">
<![CDATA[
:219  %tmp_749 = zext i8 %tmp_66_1 to i256

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="1104" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_747" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:220  %tmp_750 = xor i9 %tmp_748, 255

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="1105" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:222  %tmp_752 = select i1 %tmp_747, i9 %tmp_146, i9 %tmp_748

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="1106" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:223  %tmp_753 = select i1 %tmp_747, i9 %tmp_750, i9 %tmp_748

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="1107" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="256" op_0_bw="9">
<![CDATA[
:225  %tmp_755 = zext i9 %tmp_753 to i256

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="1108" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="256" op_0_bw="9">
<![CDATA[
:226  %tmp_756 = zext i9 %tmp_752 to i256

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="1109" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="256" op_0_bw="9">
<![CDATA[
:227  %tmp_757 = zext i9 %tmp_754 to i256

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="1110" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:228  %tmp_758 = shl i256 %tmp_749, %tmp_755

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="1111" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:231  %tmp_761 = shl i256 -1, %tmp_756

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="1112" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:232  %tmp_762 = lshr i256 -1, %tmp_757

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="1113" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:233  %p_demorgan11 = and i256 %tmp_761, %tmp_762

]]></Node>
<StgValue><ssdm name="p_demorgan11"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1114" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_747" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:229  %tmp_759 = call i256 @llvm.part.select.i256(i256 %tmp_758, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="1115" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:230  %tmp_760 = select i1 %tmp_747, i256 %tmp_759, i256 %tmp_758

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="1116" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:234  %tmp_763 = xor i256 %p_demorgan11, -1

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="1117" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:235  %tmp_764 = and i256 %tmp_711, %tmp_763

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="1118" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:236  %tmp_765 = and i256 %tmp_760, %p_demorgan11

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="1119" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:237  %tmp_766 = or i256 %tmp_764, %tmp_765

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="1120" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
:238  %gep11011_part_set_1 = call i1024 @llvm.part.set.i1024.i256(i1024 %gep, i256 %tmp_766, i32 512, i32 767)

]]></Node>
<StgValue><ssdm name="gep11011_part_set_1"/></StgValue>
</operation>

<operation id="1121" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:239  %k_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i1024P(i1024* %k_addr, i32 1)

]]></Node>
<StgValue><ssdm name="k_addr_req"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1122" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="128">
<![CDATA[
:240  call void @_ssdm_op_Write.m_axi.i1024P(i1024* %k_addr, i1024 %gep11011_part_set_1, i128 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1123" st_id="124" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:241  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1124" st_id="125" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:241  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1125" st_id="126" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:241  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1126" st_id="127" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:241  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1127" st_id="128" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1024">
<![CDATA[
:241  %k_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %k_addr)

]]></Node>
<StgValue><ssdm name="k_addr_resp"/></StgValue>
</operation>

<operation id="1128" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
:243  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
