

================================================================
== Vitis HLS Report for 'load_vec_8'
================================================================
* Date:           Mon Sep 15 01:28:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.618 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.124 us|  0.124 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_vec_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_0_val" [kernel_rope.cpp:8]   --->   Operation 33 'read' 'i_vec_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %i_vec_0_val_read" [kernel_rope.cpp:14]   --->   Operation 34 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14"   --->   Operation 35 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_1 : Operation 36 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14" [kernel_rope.cpp:14]   --->   Operation 36 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_vec_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_1_val" [kernel_rope.cpp:8]   --->   Operation 37 'read' 'i_vec_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln14_32 = bitcast i32 %i_vec_1_val_read" [kernel_rope.cpp:14]   --->   Operation 38 'bitcast' 'bitcast_ln14_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_32"   --->   Operation 39 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_2 : Operation 40 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_32" [kernel_rope.cpp:14]   --->   Operation 40 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_vec_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_2_val" [kernel_rope.cpp:8]   --->   Operation 41 'read' 'i_vec_2_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln14_33 = bitcast i32 %i_vec_2_val_read" [kernel_rope.cpp:14]   --->   Operation 42 'bitcast' 'bitcast_ln14_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_33"   --->   Operation 43 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_3 : Operation 44 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_33" [kernel_rope.cpp:14]   --->   Operation 44 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i_vec_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_3_val" [kernel_rope.cpp:8]   --->   Operation 45 'read' 'i_vec_3_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln14_34 = bitcast i32 %i_vec_3_val_read" [kernel_rope.cpp:14]   --->   Operation 46 'bitcast' 'bitcast_ln14_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_34"   --->   Operation 47 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_4 : Operation 48 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_34" [kernel_rope.cpp:14]   --->   Operation 48 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i_vec_4_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_4_val" [kernel_rope.cpp:8]   --->   Operation 49 'read' 'i_vec_4_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln14_35 = bitcast i32 %i_vec_4_val_read" [kernel_rope.cpp:14]   --->   Operation 50 'bitcast' 'bitcast_ln14_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_35"   --->   Operation 51 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_5 : Operation 52 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_35" [kernel_rope.cpp:14]   --->   Operation 52 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%i_vec_5_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_5_val" [kernel_rope.cpp:8]   --->   Operation 53 'read' 'i_vec_5_val_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln14_36 = bitcast i32 %i_vec_5_val_read" [kernel_rope.cpp:14]   --->   Operation 54 'bitcast' 'bitcast_ln14_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_36"   --->   Operation 55 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_6 : Operation 56 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_36" [kernel_rope.cpp:14]   --->   Operation 56 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%i_vec_6_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_6_val" [kernel_rope.cpp:8]   --->   Operation 57 'read' 'i_vec_6_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln14_37 = bitcast i32 %i_vec_6_val_read" [kernel_rope.cpp:14]   --->   Operation 58 'bitcast' 'bitcast_ln14_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_37"   --->   Operation 59 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_7 : Operation 60 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_37" [kernel_rope.cpp:14]   --->   Operation 60 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%i_vec_7_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_7_val" [kernel_rope.cpp:8]   --->   Operation 61 'read' 'i_vec_7_val_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln14_38 = bitcast i32 %i_vec_7_val_read" [kernel_rope.cpp:14]   --->   Operation 62 'bitcast' 'bitcast_ln14_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_38"   --->   Operation 63 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_8 : Operation 64 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_38" [kernel_rope.cpp:14]   --->   Operation 64 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%i_vec_8_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_8_val" [kernel_rope.cpp:8]   --->   Operation 65 'read' 'i_vec_8_val_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln14_39 = bitcast i32 %i_vec_8_val_read" [kernel_rope.cpp:14]   --->   Operation 66 'bitcast' 'bitcast_ln14_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_39"   --->   Operation 67 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_9 : Operation 68 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_39" [kernel_rope.cpp:14]   --->   Operation 68 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%i_vec_9_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_9_val" [kernel_rope.cpp:8]   --->   Operation 69 'read' 'i_vec_9_val_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln14_40 = bitcast i32 %i_vec_9_val_read" [kernel_rope.cpp:14]   --->   Operation 70 'bitcast' 'bitcast_ln14_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_40"   --->   Operation 71 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_10 : Operation 72 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_40" [kernel_rope.cpp:14]   --->   Operation 72 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 11 <SV = 10> <Delay = 1.61>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%i_vec_10_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_10_val" [kernel_rope.cpp:8]   --->   Operation 73 'read' 'i_vec_10_val_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln14_41 = bitcast i32 %i_vec_10_val_read" [kernel_rope.cpp:14]   --->   Operation 74 'bitcast' 'bitcast_ln14_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_41"   --->   Operation 75 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_11 : Operation 76 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_41" [kernel_rope.cpp:14]   --->   Operation 76 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 12 <SV = 11> <Delay = 1.61>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%i_vec_11_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_11_val" [kernel_rope.cpp:8]   --->   Operation 77 'read' 'i_vec_11_val_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln14_42 = bitcast i32 %i_vec_11_val_read" [kernel_rope.cpp:14]   --->   Operation 78 'bitcast' 'bitcast_ln14_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_42"   --->   Operation 79 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_12 : Operation 80 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_42" [kernel_rope.cpp:14]   --->   Operation 80 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%i_vec_12_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_12_val" [kernel_rope.cpp:8]   --->   Operation 81 'read' 'i_vec_12_val_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln14_43 = bitcast i32 %i_vec_12_val_read" [kernel_rope.cpp:14]   --->   Operation 82 'bitcast' 'bitcast_ln14_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_43"   --->   Operation 83 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_13 : Operation 84 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_43" [kernel_rope.cpp:14]   --->   Operation 84 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 14 <SV = 13> <Delay = 1.61>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%i_vec_13_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_13_val" [kernel_rope.cpp:8]   --->   Operation 85 'read' 'i_vec_13_val_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln14_44 = bitcast i32 %i_vec_13_val_read" [kernel_rope.cpp:14]   --->   Operation 86 'bitcast' 'bitcast_ln14_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_44"   --->   Operation 87 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_14 : Operation 88 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_44" [kernel_rope.cpp:14]   --->   Operation 88 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 15 <SV = 14> <Delay = 1.61>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%i_vec_14_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_14_val" [kernel_rope.cpp:8]   --->   Operation 89 'read' 'i_vec_14_val_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln14_45 = bitcast i32 %i_vec_14_val_read" [kernel_rope.cpp:14]   --->   Operation 90 'bitcast' 'bitcast_ln14_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_45"   --->   Operation 91 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_15 : Operation 92 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_45" [kernel_rope.cpp:14]   --->   Operation 92 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 16 <SV = 15> <Delay = 1.61>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%i_vec_15_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_15_val" [kernel_rope.cpp:8]   --->   Operation 93 'read' 'i_vec_15_val_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln14_46 = bitcast i32 %i_vec_15_val_read" [kernel_rope.cpp:14]   --->   Operation 94 'bitcast' 'bitcast_ln14_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_46"   --->   Operation 95 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_16 : Operation 96 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_46" [kernel_rope.cpp:14]   --->   Operation 96 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 17 <SV = 16> <Delay = 1.61>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%i_vec_16_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_16_val" [kernel_rope.cpp:8]   --->   Operation 97 'read' 'i_vec_16_val_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln14_47 = bitcast i32 %i_vec_16_val_read" [kernel_rope.cpp:14]   --->   Operation 98 'bitcast' 'bitcast_ln14_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_47"   --->   Operation 99 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_17 : Operation 100 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_47" [kernel_rope.cpp:14]   --->   Operation 100 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 18 <SV = 17> <Delay = 1.61>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%i_vec_17_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_17_val" [kernel_rope.cpp:8]   --->   Operation 101 'read' 'i_vec_17_val_read' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln14_48 = bitcast i32 %i_vec_17_val_read" [kernel_rope.cpp:14]   --->   Operation 102 'bitcast' 'bitcast_ln14_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_48"   --->   Operation 103 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_18 : Operation 104 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_48" [kernel_rope.cpp:14]   --->   Operation 104 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%i_vec_18_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_18_val" [kernel_rope.cpp:8]   --->   Operation 105 'read' 'i_vec_18_val_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln14_49 = bitcast i32 %i_vec_18_val_read" [kernel_rope.cpp:14]   --->   Operation 106 'bitcast' 'bitcast_ln14_49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_49"   --->   Operation 107 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_19 : Operation 108 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_49" [kernel_rope.cpp:14]   --->   Operation 108 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 20 <SV = 19> <Delay = 1.61>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%i_vec_19_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_19_val" [kernel_rope.cpp:8]   --->   Operation 109 'read' 'i_vec_19_val_read' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln14_50 = bitcast i32 %i_vec_19_val_read" [kernel_rope.cpp:14]   --->   Operation 110 'bitcast' 'bitcast_ln14_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_50"   --->   Operation 111 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_20 : Operation 112 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_50" [kernel_rope.cpp:14]   --->   Operation 112 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 21 <SV = 20> <Delay = 1.61>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%i_vec_20_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_20_val" [kernel_rope.cpp:8]   --->   Operation 113 'read' 'i_vec_20_val_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln14_51 = bitcast i32 %i_vec_20_val_read" [kernel_rope.cpp:14]   --->   Operation 114 'bitcast' 'bitcast_ln14_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_51"   --->   Operation 115 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_21 : Operation 116 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_51" [kernel_rope.cpp:14]   --->   Operation 116 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 22 <SV = 21> <Delay = 1.61>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%i_vec_21_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_21_val" [kernel_rope.cpp:8]   --->   Operation 117 'read' 'i_vec_21_val_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln14_52 = bitcast i32 %i_vec_21_val_read" [kernel_rope.cpp:14]   --->   Operation 118 'bitcast' 'bitcast_ln14_52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_52"   --->   Operation 119 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_22 : Operation 120 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_52" [kernel_rope.cpp:14]   --->   Operation 120 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 23 <SV = 22> <Delay = 1.61>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%i_vec_22_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_22_val" [kernel_rope.cpp:8]   --->   Operation 121 'read' 'i_vec_22_val_read' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln14_53 = bitcast i32 %i_vec_22_val_read" [kernel_rope.cpp:14]   --->   Operation 122 'bitcast' 'bitcast_ln14_53' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_53"   --->   Operation 123 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_23 : Operation 124 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_53" [kernel_rope.cpp:14]   --->   Operation 124 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 24 <SV = 23> <Delay = 1.61>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%i_vec_23_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_23_val" [kernel_rope.cpp:8]   --->   Operation 125 'read' 'i_vec_23_val_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln14_54 = bitcast i32 %i_vec_23_val_read" [kernel_rope.cpp:14]   --->   Operation 126 'bitcast' 'bitcast_ln14_54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_54"   --->   Operation 127 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_24 : Operation 128 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_54" [kernel_rope.cpp:14]   --->   Operation 128 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 25 <SV = 24> <Delay = 1.61>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%i_vec_24_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_24_val" [kernel_rope.cpp:8]   --->   Operation 129 'read' 'i_vec_24_val_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln14_55 = bitcast i32 %i_vec_24_val_read" [kernel_rope.cpp:14]   --->   Operation 130 'bitcast' 'bitcast_ln14_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_55"   --->   Operation 131 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_25 : Operation 132 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_55" [kernel_rope.cpp:14]   --->   Operation 132 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 26 <SV = 25> <Delay = 1.61>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%i_vec_25_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_25_val" [kernel_rope.cpp:8]   --->   Operation 133 'read' 'i_vec_25_val_read' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln14_56 = bitcast i32 %i_vec_25_val_read" [kernel_rope.cpp:14]   --->   Operation 134 'bitcast' 'bitcast_ln14_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_56"   --->   Operation 135 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_26 : Operation 136 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_56" [kernel_rope.cpp:14]   --->   Operation 136 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 27 <SV = 26> <Delay = 1.61>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%i_vec_26_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_26_val" [kernel_rope.cpp:8]   --->   Operation 137 'read' 'i_vec_26_val_read' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln14_57 = bitcast i32 %i_vec_26_val_read" [kernel_rope.cpp:14]   --->   Operation 138 'bitcast' 'bitcast_ln14_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_57"   --->   Operation 139 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_27 : Operation 140 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_57" [kernel_rope.cpp:14]   --->   Operation 140 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 28 <SV = 27> <Delay = 1.61>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%i_vec_27_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_27_val" [kernel_rope.cpp:8]   --->   Operation 141 'read' 'i_vec_27_val_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln14_58 = bitcast i32 %i_vec_27_val_read" [kernel_rope.cpp:14]   --->   Operation 142 'bitcast' 'bitcast_ln14_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_58"   --->   Operation 143 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_28 : Operation 144 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_58" [kernel_rope.cpp:14]   --->   Operation 144 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 29 <SV = 28> <Delay = 1.61>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%i_vec_28_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_28_val" [kernel_rope.cpp:8]   --->   Operation 145 'read' 'i_vec_28_val_read' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln14_59 = bitcast i32 %i_vec_28_val_read" [kernel_rope.cpp:14]   --->   Operation 146 'bitcast' 'bitcast_ln14_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 147 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_59"   --->   Operation 147 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_29 : Operation 148 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_59" [kernel_rope.cpp:14]   --->   Operation 148 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 30 <SV = 29> <Delay = 1.61>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%i_vec_29_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_29_val" [kernel_rope.cpp:8]   --->   Operation 149 'read' 'i_vec_29_val_read' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln14_60 = bitcast i32 %i_vec_29_val_read" [kernel_rope.cpp:14]   --->   Operation 150 'bitcast' 'bitcast_ln14_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_60"   --->   Operation 151 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_30 : Operation 152 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_60" [kernel_rope.cpp:14]   --->   Operation 152 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 31 <SV = 30> <Delay = 1.61>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%i_vec_30_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_30_val" [kernel_rope.cpp:8]   --->   Operation 153 'read' 'i_vec_30_val_read' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln14_61 = bitcast i32 %i_vec_30_val_read" [kernel_rope.cpp:14]   --->   Operation 154 'bitcast' 'bitcast_ln14_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_61"   --->   Operation 155 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_31 : Operation 156 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_61" [kernel_rope.cpp:14]   --->   Operation 156 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>

State 32 <SV = 31> <Delay = 1.61>
ST_32 : Operation 157 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_31_val, i1 1, void @p_str"   --->   Operation 157 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 158 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_30_val, i1 1, void @p_str"   --->   Operation 158 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_29_val, i1 1, void @p_str"   --->   Operation 159 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_28_val, i1 1, void @p_str"   --->   Operation 160 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_27_val, i1 1, void @p_str"   --->   Operation 161 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_26_val, i1 1, void @p_str"   --->   Operation 162 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_25_val, i1 1, void @p_str"   --->   Operation 163 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_24_val, i1 1, void @p_str"   --->   Operation 164 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_23_val, i1 1, void @p_str"   --->   Operation 165 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_22_val, i1 1, void @p_str"   --->   Operation 166 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_21_val, i1 1, void @p_str"   --->   Operation 167 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_20_val, i1 1, void @p_str"   --->   Operation 168 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_19_val, i1 1, void @p_str"   --->   Operation 169 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_18_val, i1 1, void @p_str"   --->   Operation 170 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_17_val, i1 1, void @p_str"   --->   Operation 171 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_16_val, i1 1, void @p_str"   --->   Operation 172 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_15_val, i1 1, void @p_str"   --->   Operation 173 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_14_val, i1 1, void @p_str"   --->   Operation 174 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_13_val, i1 1, void @p_str"   --->   Operation 175 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_12_val, i1 1, void @p_str"   --->   Operation 176 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_11_val, i1 1, void @p_str"   --->   Operation 177 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_10_val, i1 1, void @p_str"   --->   Operation 178 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_9_val, i1 1, void @p_str"   --->   Operation 179 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_8_val, i1 1, void @p_str"   --->   Operation 180 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_7_val, i1 1, void @p_str"   --->   Operation 181 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_6_val, i1 1, void @p_str"   --->   Operation 182 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_5_val, i1 1, void @p_str"   --->   Operation 183 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_4_val, i1 1, void @p_str"   --->   Operation 184 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3_val, i1 1, void @p_str"   --->   Operation 185 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2_val, i1 1, void @p_str"   --->   Operation 186 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1_val, i1 1, void @p_str"   --->   Operation 187 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0_val, i1 1, void @p_str"   --->   Operation 188 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%i_vec_31_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_31_val" [kernel_rope.cpp:8]   --->   Operation 189 'read' 'i_vec_31_val_read' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln14_62 = bitcast i32 %i_vec_31_val_read" [kernel_rope.cpp:14]   --->   Operation 194 'bitcast' 'bitcast_ln14_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 195 [1/1] (0.82ns) (share mux size 32)   --->   "%muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_62"   --->   Operation 195 'muxlogic' 'muxLogicFIFOData_to_write_ln14' <Predicate = true> <Delay = 0.82>
ST_32 : Operation 196 [1/1] ( I:0.79ns O:0.79ns ) (share mux size 32)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %cos_input_stream, i32 %bitcast_ln14_62" [kernel_rope.cpp:14]   --->   Operation 196 'write' 'write_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 197 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_vec_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_16_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_17_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_18_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_19_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_20_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_21_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_22_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_23_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_24_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_25_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_26_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_27_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_28_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_29_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_30_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ i_vec_31_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cos_input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_vec_0_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14                   (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_1_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_32                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_2_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_33                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_3_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_34                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_4_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_35                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_5_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_36                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_6_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_37                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_7_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_38                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_8_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_39                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_9_val_read               (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_40                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_10_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_41                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_11_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_42                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_12_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_43                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_13_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_44                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_14_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_45                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_15_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_46                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_16_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_47                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_17_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_48                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_18_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_49                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_19_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_50                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_20_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_51                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_21_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_52                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_22_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_53                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_23_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_54                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_24_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_55                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_25_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_56                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_26_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_57                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_27_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_58                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_28_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_59                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_29_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_60                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
i_vec_30_val_read              (read             ) [ 000000000000000000000000000000000]
bitcast_ln14_61                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
specstablecontent_ln0          (specstablecontent) [ 000000000000000000000000000000000]
i_vec_31_val_read              (read             ) [ 000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000]
bitcast_ln14_62                (bitcast          ) [ 000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln14 (muxlogic         ) [ 000000000000000000000000000000000]
write_ln14                     (write            ) [ 000000000000000000000000000000000]
ret_ln0                        (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_vec_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_vec_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_vec_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_vec_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_vec_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_vec_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_vec_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="i_vec_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="i_vec_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="i_vec_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="i_vec_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="i_vec_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="i_vec_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="i_vec_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="i_vec_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="i_vec_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="i_vec_16_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_16_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i_vec_17_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_17_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="i_vec_18_val">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_18_val"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="i_vec_19_val">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_19_val"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="i_vec_20_val">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_20_val"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="i_vec_21_val">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_21_val"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="i_vec_22_val">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_22_val"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="i_vec_23_val">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_23_val"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="i_vec_24_val">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_24_val"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="i_vec_25_val">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_25_val"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="i_vec_26_val">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_26_val"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="i_vec_27_val">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_27_val"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="i_vec_28_val">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_28_val"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="i_vec_29_val">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_29_val"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="i_vec_30_val">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_30_val"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="i_vec_31_val">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_31_val"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="cos_input_stream">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_input_stream"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_vec_0_val_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_0_val_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/1 write_ln14/2 write_ln14/3 write_ln14/4 write_ln14/5 write_ln14/6 write_ln14/7 write_ln14/8 write_ln14/9 write_ln14/10 write_ln14/11 write_ln14/12 write_ln14/13 write_ln14/14 write_ln14/15 write_ln14/16 write_ln14/17 write_ln14/18 write_ln14/19 write_ln14/20 write_ln14/21 write_ln14/22 write_ln14/23 write_ln14/24 write_ln14/25 write_ln14/26 write_ln14/27 write_ln14/28 write_ln14/29 write_ln14/30 write_ln14/31 write_ln14/32 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_vec_1_val_read_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_1_val_read/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_vec_2_val_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_2_val_read/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_vec_3_val_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_3_val_read/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_vec_4_val_read_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_4_val_read/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_vec_5_val_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_5_val_read/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_vec_6_val_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_6_val_read/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_vec_7_val_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_7_val_read/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_vec_8_val_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_8_val_read/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_vec_9_val_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_9_val_read/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_vec_10_val_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_10_val_read/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_vec_11_val_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_11_val_read/12 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_vec_12_val_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_12_val_read/13 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_vec_13_val_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_13_val_read/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_vec_14_val_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_14_val_read/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_vec_15_val_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_15_val_read/16 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_vec_16_val_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_16_val_read/17 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_vec_17_val_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_17_val_read/18 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_vec_18_val_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_18_val_read/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_vec_19_val_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_19_val_read/20 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_vec_20_val_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_20_val_read/21 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_vec_21_val_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_21_val_read/22 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_vec_22_val_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_22_val_read/23 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_vec_23_val_read_read_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_23_val_read/24 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_vec_24_val_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_24_val_read/25 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_vec_25_val_read_read_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_25_val_read/26 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_vec_26_val_read_read_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_26_val_read/27 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_vec_27_val_read_read_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_27_val_read/28 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_vec_28_val_read_read_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_28_val_read/29 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_vec_29_val_read_read_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_29_val_read/30 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_vec_30_val_read_read_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_30_val_read/31 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_vec_31_val_read_read_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_31_val_read/32 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bitcast_ln14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln14_32_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_32/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln14_33_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_33/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln14_34_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_34/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bitcast_ln14_35_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_35/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln14_36_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_36/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bitcast_ln14_37_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_37/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="bitcast_ln14_38_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_38/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="bitcast_ln14_39_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_39/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bitcast_ln14_40_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_40/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="bitcast_ln14_41_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_41/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bitcast_ln14_42_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_42/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="bitcast_ln14_43_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_43/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bitcast_ln14_44_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_44/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/14 "/>
</bind>
</comp>

<comp id="411" class="1004" name="bitcast_ln14_45_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_45/15 "/>
</bind>
</comp>

<comp id="416" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/15 "/>
</bind>
</comp>

<comp id="420" class="1004" name="bitcast_ln14_46_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_46/16 "/>
</bind>
</comp>

<comp id="425" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/16 "/>
</bind>
</comp>

<comp id="429" class="1004" name="bitcast_ln14_47_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_47/17 "/>
</bind>
</comp>

<comp id="434" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/17 "/>
</bind>
</comp>

<comp id="438" class="1004" name="bitcast_ln14_48_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_48/18 "/>
</bind>
</comp>

<comp id="443" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/18 "/>
</bind>
</comp>

<comp id="447" class="1004" name="bitcast_ln14_49_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_49/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/19 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln14_50_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_50/20 "/>
</bind>
</comp>

<comp id="461" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/20 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln14_51_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_51/21 "/>
</bind>
</comp>

<comp id="470" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="bitcast_ln14_52_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_52/22 "/>
</bind>
</comp>

<comp id="479" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/22 "/>
</bind>
</comp>

<comp id="483" class="1004" name="bitcast_ln14_53_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_53/23 "/>
</bind>
</comp>

<comp id="488" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/23 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bitcast_ln14_54_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_54/24 "/>
</bind>
</comp>

<comp id="497" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/24 "/>
</bind>
</comp>

<comp id="501" class="1004" name="bitcast_ln14_55_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_55/25 "/>
</bind>
</comp>

<comp id="506" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/25 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bitcast_ln14_56_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_56/26 "/>
</bind>
</comp>

<comp id="515" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/26 "/>
</bind>
</comp>

<comp id="519" class="1004" name="bitcast_ln14_57_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_57/27 "/>
</bind>
</comp>

<comp id="524" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/27 "/>
</bind>
</comp>

<comp id="528" class="1004" name="bitcast_ln14_58_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_58/28 "/>
</bind>
</comp>

<comp id="533" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/28 "/>
</bind>
</comp>

<comp id="537" class="1004" name="bitcast_ln14_59_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_59/29 "/>
</bind>
</comp>

<comp id="542" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/29 "/>
</bind>
</comp>

<comp id="546" class="1004" name="bitcast_ln14_60_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_60/30 "/>
</bind>
</comp>

<comp id="551" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/30 "/>
</bind>
</comp>

<comp id="555" class="1004" name="bitcast_ln14_61_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_61/31 "/>
</bind>
</comp>

<comp id="560" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/31 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bitcast_ln14_62_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_62/32 "/>
</bind>
</comp>

<comp id="569" class="1004" name="muxLogicFIFOData_to_write_ln14_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln14/32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="64" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="66" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="86" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="99" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="105" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="111" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="117" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="123" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="129" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="135" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="141" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="147" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="153" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="159" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="165" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="171" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="177" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="183" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="189" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="195" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="201" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="207" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="213" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="219" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="225" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="231" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="237" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="243" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="249" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="255" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="261" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="267" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="273" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="279" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="569" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cos_input_stream | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
 - Input state : 
	Port: load_vec.8 : i_vec_0_val | {1 }
	Port: load_vec.8 : i_vec_1_val | {2 }
	Port: load_vec.8 : i_vec_2_val | {3 }
	Port: load_vec.8 : i_vec_3_val | {4 }
	Port: load_vec.8 : i_vec_4_val | {5 }
	Port: load_vec.8 : i_vec_5_val | {6 }
	Port: load_vec.8 : i_vec_6_val | {7 }
	Port: load_vec.8 : i_vec_7_val | {8 }
	Port: load_vec.8 : i_vec_8_val | {9 }
	Port: load_vec.8 : i_vec_9_val | {10 }
	Port: load_vec.8 : i_vec_10_val | {11 }
	Port: load_vec.8 : i_vec_11_val | {12 }
	Port: load_vec.8 : i_vec_12_val | {13 }
	Port: load_vec.8 : i_vec_13_val | {14 }
	Port: load_vec.8 : i_vec_14_val | {15 }
	Port: load_vec.8 : i_vec_15_val | {16 }
	Port: load_vec.8 : i_vec_16_val | {17 }
	Port: load_vec.8 : i_vec_17_val | {18 }
	Port: load_vec.8 : i_vec_18_val | {19 }
	Port: load_vec.8 : i_vec_19_val | {20 }
	Port: load_vec.8 : i_vec_20_val | {21 }
	Port: load_vec.8 : i_vec_21_val | {22 }
	Port: load_vec.8 : i_vec_22_val | {23 }
	Port: load_vec.8 : i_vec_23_val | {24 }
	Port: load_vec.8 : i_vec_24_val | {25 }
	Port: load_vec.8 : i_vec_25_val | {26 }
	Port: load_vec.8 : i_vec_26_val | {27 }
	Port: load_vec.8 : i_vec_27_val | {28 }
	Port: load_vec.8 : i_vec_28_val | {29 }
	Port: load_vec.8 : i_vec_29_val | {30 }
	Port: load_vec.8 : i_vec_30_val | {31 }
	Port: load_vec.8 : i_vec_31_val | {32 }
  - Chain level:
	State 1
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 2
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 3
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 4
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 5
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 6
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 7
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 8
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 9
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 10
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 11
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 12
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 13
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 14
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 15
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 16
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 17
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 18
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 19
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 20
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 21
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 22
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 23
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 24
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 25
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 26
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 27
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 28
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 29
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 30
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 31
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1
	State 32
		muxLogicFIFOData_to_write_ln14 : 1
		write_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|          |      i_vec_0_val_read_read_fu_86      |
|          |      i_vec_1_val_read_read_fu_99      |
|          |      i_vec_2_val_read_read_fu_105     |
|          |      i_vec_3_val_read_read_fu_111     |
|          |      i_vec_4_val_read_read_fu_117     |
|          |      i_vec_5_val_read_read_fu_123     |
|          |      i_vec_6_val_read_read_fu_129     |
|          |      i_vec_7_val_read_read_fu_135     |
|          |      i_vec_8_val_read_read_fu_141     |
|          |      i_vec_9_val_read_read_fu_147     |
|          |     i_vec_10_val_read_read_fu_153     |
|          |     i_vec_11_val_read_read_fu_159     |
|          |     i_vec_12_val_read_read_fu_165     |
|          |     i_vec_13_val_read_read_fu_171     |
|          |     i_vec_14_val_read_read_fu_177     |
|   read   |     i_vec_15_val_read_read_fu_183     |
|          |     i_vec_16_val_read_read_fu_189     |
|          |     i_vec_17_val_read_read_fu_195     |
|          |     i_vec_18_val_read_read_fu_201     |
|          |     i_vec_19_val_read_read_fu_207     |
|          |     i_vec_20_val_read_read_fu_213     |
|          |     i_vec_21_val_read_read_fu_219     |
|          |     i_vec_22_val_read_read_fu_225     |
|          |     i_vec_23_val_read_read_fu_231     |
|          |     i_vec_24_val_read_read_fu_237     |
|          |     i_vec_25_val_read_read_fu_243     |
|          |     i_vec_26_val_read_read_fu_249     |
|          |     i_vec_27_val_read_read_fu_255     |
|          |     i_vec_28_val_read_read_fu_261     |
|          |     i_vec_29_val_read_read_fu_267     |
|          |     i_vec_30_val_read_read_fu_273     |
|          |     i_vec_31_val_read_read_fu_279     |
|----------|---------------------------------------|
|   write  |            grp_write_fu_92            |
|----------|---------------------------------------|
|          | muxLogicFIFOData_to_write_ln14_fu_290 |
|          | muxLogicFIFOData_to_write_ln14_fu_299 |
|          | muxLogicFIFOData_to_write_ln14_fu_308 |
|          | muxLogicFIFOData_to_write_ln14_fu_317 |
|          | muxLogicFIFOData_to_write_ln14_fu_326 |
|          | muxLogicFIFOData_to_write_ln14_fu_335 |
|          | muxLogicFIFOData_to_write_ln14_fu_344 |
|          | muxLogicFIFOData_to_write_ln14_fu_353 |
|          | muxLogicFIFOData_to_write_ln14_fu_362 |
|          | muxLogicFIFOData_to_write_ln14_fu_371 |
|          | muxLogicFIFOData_to_write_ln14_fu_380 |
|          | muxLogicFIFOData_to_write_ln14_fu_389 |
|          | muxLogicFIFOData_to_write_ln14_fu_398 |
|          | muxLogicFIFOData_to_write_ln14_fu_407 |
|          | muxLogicFIFOData_to_write_ln14_fu_416 |
| muxlogic | muxLogicFIFOData_to_write_ln14_fu_425 |
|          | muxLogicFIFOData_to_write_ln14_fu_434 |
|          | muxLogicFIFOData_to_write_ln14_fu_443 |
|          | muxLogicFIFOData_to_write_ln14_fu_452 |
|          | muxLogicFIFOData_to_write_ln14_fu_461 |
|          | muxLogicFIFOData_to_write_ln14_fu_470 |
|          | muxLogicFIFOData_to_write_ln14_fu_479 |
|          | muxLogicFIFOData_to_write_ln14_fu_488 |
|          | muxLogicFIFOData_to_write_ln14_fu_497 |
|          | muxLogicFIFOData_to_write_ln14_fu_506 |
|          | muxLogicFIFOData_to_write_ln14_fu_515 |
|          | muxLogicFIFOData_to_write_ln14_fu_524 |
|          | muxLogicFIFOData_to_write_ln14_fu_533 |
|          | muxLogicFIFOData_to_write_ln14_fu_542 |
|          | muxLogicFIFOData_to_write_ln14_fu_551 |
|          | muxLogicFIFOData_to_write_ln14_fu_560 |
|          | muxLogicFIFOData_to_write_ln14_fu_569 |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_92 |  p2  |  32  |  32  |  1024  ||    0    ||   352   |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |  1024  ||  1.121  ||    0    ||   352   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   352  |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    0   |   352  |
+-----------+--------+--------+--------+
