CAPI=2:
name: ::fpga_rcv_32
description: fpga_rcv_32 core

filesets:
    rtl:
        files:
            - fpga_bridge_rcv_32.v
        file_type: verilogSource

targets:
    default:
        filesets: [rtl]
