VERILOG_SOURCES += $(PWD)/fulladder.sv
TOPLEVEL = fulladder
MODULE = test_fulladder

include $(shell cocotb-config --makefiles)/Makefile.sim
