"D:/RTL_FPGA/SD3_files/VERILOG/banco_reg.v=work,Verilog 2001"
"D:/RTL_FPGA/SD3_files/VERILOG/regfile8x16c_tf.v=work,Verilog 2001"
