From 705bddc192900549141f44c23761c345ed3c3ab4 Mon Sep 17 00:00:00 2001
From: Yuan Yao <yao.yuan@nxp.com>
Date: Mon, 20 Feb 2017 18:39:35 +0800
Subject: [PATCH 381/388] dma: fsl-qdma: rectify the address for some register

Signed-off-by: Yuan Yao <yao.yuan@nxp.com>
[Original patch taken from SDK-V2.0-1703]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm/boot/dts/ls1021a.dtsi                 |  5 ++--
 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi |  5 ++--
 arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi |  5 ++--
 drivers/dma/fsl-qdma.c                         | 33 ++++++++++++++++----------
 4 files changed, 29 insertions(+), 19 deletions(-)

diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi
index 5d68268..2ce15e5 100644
--- a/arch/arm/boot/dts/ls1021a.dtsi
+++ b/arch/arm/boot/dts/ls1021a.dtsi
@@ -658,8 +658,9 @@
 
 		qdma: qdma@8390000 {
 			compatible = "fsl,ls1021a-qdma";
-			reg = <0x0 0x8398000 0x0 0x2000 /* Controller regs */
-			       0x0 0x839a000 0x0 0x2000>; /* Block regs */
+			reg = <0x0 0x8388000 0x0 0x1000>, /* Controller regs */
+			      <0x0 0x8389000 0x0 0x1000>, /* Status regs */
+			      <0x0 0x838a000 0x0 0x2000>; /* Block regs */
 			interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
 					<GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
 			interrupt-names = "qdma-error", "qdma-queue";
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
index cabb477..3b5da96 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
@@ -981,8 +981,9 @@
 
 		qdma: qdma@8380000 {
 			compatible = "fsl,ls1021a-qdma", "fsl,ls1043a-qdma";
-			reg = <0x0 0x838f000 0x0 0x11000 /* Controller regs */
-			       0x0 0x83a0000 0x0 0x40000>; /* Block regs */
+			reg = <0x0 0x8380000 0x0 0x1000>, /* Controller regs */
+			      <0x0 0x8390000 0x0 0x10000>, /* Status regs */
+			      <0x0 0x83a0000 0x0 0x40000>; /* Block regs */
 			interrupts = <0 152 0x4>,
 				     <0 39 0x4>;
 			interrupt-names = "qdma-error", "qdma-queue";
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi
index a124a9f..e8bc993 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi
@@ -953,8 +953,9 @@
 
 		qdma: qdma@8380000 {
 			compatible = "fsl,ls1046a-qdma", "fsl,ls1021a-qdma";
-			reg = <0x0 0x838f000 0x0 0x11000 /* Controller regs */
-			       0x0 0x83a0000 0x0 0x40000>; /* Block regs */
+			reg = <0x0 0x8380000 0x0 0x1000>, /* Controller regs */
+			      <0x0 0x8390000 0x0 0x10000>, /* Status regs */
+			      <0x0 0x83a0000 0x0 0x40000>; /* Block regs */
 			interrupts = <0 152 0x4>,
 				     <0 39 0x4>;
 			interrupt-names = "qdma-error", "qdma-queue";
diff --git a/drivers/dma/fsl-qdma.c b/drivers/dma/fsl-qdma.c
index 9bbdf3f..a362a7d 100644
--- a/drivers/dma/fsl-qdma.c
+++ b/drivers/dma/fsl-qdma.c
@@ -34,14 +34,14 @@
 
 #define FSL_QDMA_DMR			0x0
 #define FSL_QDMA_DSR			0x4
-#define FSL_QDMA_DEIER			0x1e00
-#define FSL_QDMA_DEDR			0x1e04
-#define FSL_QDMA_DECFDW0R		0x1e10
-#define FSL_QDMA_DECFDW1R		0x1e14
-#define FSL_QDMA_DECFDW2R		0x1e18
-#define FSL_QDMA_DECFDW3R		0x1e1c
-#define FSL_QDMA_DECFQIDR		0x1e30
-#define FSL_QDMA_DECBR			0x1e34
+#define FSL_QDMA_DEIER			0xe00
+#define FSL_QDMA_DEDR			0xe04
+#define FSL_QDMA_DECFDW0R		0xe10
+#define FSL_QDMA_DECFDW1R		0xe14
+#define FSL_QDMA_DECFDW2R		0xe18
+#define FSL_QDMA_DECFDW3R		0xe1c
+#define FSL_QDMA_DECFQIDR		0xe30
+#define FSL_QDMA_DECBR			0xe34
 
 #define FSL_QDMA_BCQMR(x)		(0xc0 + 0x100 * (x))
 #define FSL_QDMA_BCQSR(x)		(0xc4 + 0x100 * (x))
@@ -221,6 +221,7 @@ struct fsl_qdma_comp {
 struct fsl_qdma_engine {
 	struct dma_device	dma_dev;
 	void __iomem		*ctrl_base;
+	void __iomem		*status_base;
 	void __iomem		*block_base;
 	u32			n_chans;
 	u32			n_queues;
@@ -713,14 +714,14 @@ static irqreturn_t fsl_qdma_error_handler(int irq, void *dev_id)
 {
 	struct fsl_qdma_engine *fsl_qdma = dev_id;
 	unsigned int intr;
-	void __iomem *ctrl = fsl_qdma->ctrl_base;
+	void __iomem *status = fsl_qdma->status_base;
 
-	intr = qdma_readl(fsl_qdma, ctrl + FSL_QDMA_DEDR);
+	intr = qdma_readl(fsl_qdma, status + FSL_QDMA_DEDR);
 
 	if (intr)
 		dev_err(fsl_qdma->dma_dev.dev, "DMA transaction error!\n");
 
-	qdma_writel(fsl_qdma, 0xffffffff, ctrl + FSL_QDMA_DEDR);
+	qdma_writel(fsl_qdma, 0xffffffff, status + FSL_QDMA_DEDR);
 	return IRQ_HANDLED;
 }
 
@@ -779,6 +780,7 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma)
 	struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue;
 	struct fsl_qdma_queue *temp;
 	void __iomem *ctrl = fsl_qdma->ctrl_base;
+	void __iomem *status = fsl_qdma->status_base;
 	void __iomem *block = fsl_qdma->block_base;
 	int i, ret;
 	u32 reg;
@@ -840,8 +842,8 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma)
 	qdma_writel(fsl_qdma, FSL_QDMA_CQIER_MEIE | FSL_QDMA_CQIER_TEIE,
 			      block + FSL_QDMA_CQIER);
 	/* Initialize controller interrupt register. */
-	qdma_writel(fsl_qdma, 0xffffffff, ctrl + FSL_QDMA_DEDR);
-	qdma_writel(fsl_qdma, 0xffffffff, ctrl + FSL_QDMA_DEIER);
+	qdma_writel(fsl_qdma, 0xffffffff, status + FSL_QDMA_DEDR);
+	qdma_writel(fsl_qdma, 0xffffffff, status + FSL_QDMA_DEIER);
 
 	/* Initialize the status queue mode. */
 	reg = FSL_QDMA_BSQMR_EN;
@@ -1004,6 +1006,11 @@ static int fsl_qdma_probe(struct platform_device *pdev)
 		return PTR_ERR(fsl_qdma->ctrl_base);
 
 	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
+	fsl_qdma->status_base = devm_ioremap_resource(&pdev->dev, res);
+	if (IS_ERR(fsl_qdma->status_base))
+		return PTR_ERR(fsl_qdma->status_base);
+
+	res = platform_get_resource(pdev, IORESOURCE_MEM, 2);
 	fsl_qdma->block_base = devm_ioremap_resource(&pdev->dev, res);
 	if (IS_ERR(fsl_qdma->block_base))
 		return PTR_ERR(fsl_qdma->block_base);
-- 
2.9.3

