// Seed: 746069714
module module_0 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_1 = 32'd52
) (
    input supply0 _id_0,
    input tri0 _id_1,
    input tri1 id_2,
    input uwire id_3
    , id_5
);
  assign id_5[id_1] = -1 ? -1'h0 : 1;
  logic [id_0 : -1] id_6;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd10,
    parameter id_6 = 32'd2
) (
    input tri1 _id_0,
    output tri id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input wire _id_6
);
  tri1 [id_0 : id_6] id_8 = 1;
  module_0 modCall_1 ();
endmodule
