Warning: bus naming style '' is not valid. (UCN-32)
Initializing gui preferences from file  /home/cag383@drexel.edu/.synopsys_icc_prefs.tcl
Current time:       Tue May 13 14:23:52 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 1.40 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free  90 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4314 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 7%, Ram Free: 90 GB, Swap Free: 15 GB, Work Disk Free: 4314 GB, Tmp Disk Free: 136 GB
Current time:       Tue May 13 14:23:52 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 1.40 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free  90 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4314 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 7%, Ram Free: 90 GB, Swap Free: 15 GB, Work Disk Free: 4314 GB, Tmp Disk Free: 136 GB
# Auto-generated ICC2 script for i2c_master_top
# Configuration: i2c
###########################################################################
### Initialize
###########################################################################
##start_gui
set search_path "$search_path /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs
../src/ "
. /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/dw/syn_ver /mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/dw/sim_ver /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs
../src/ 
# Library setup
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
set libdir "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt
set tlupmax "$libdir/saed32nm_1p9m_Cmax.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
set tlunom "$libdir/saed32nm_1p9m_nominal.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus
set tlupmin "$libdir/saed32nm_1p9m_Cmin.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
set tech2itf "$libdir/saed32nm_tf_itf_tluplus.map"
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
set_tlu_plus_files -max_tluplus $tlunom -tech2itf_map $tech2itf
1
set lib_name "i2c_master_top"
i2c_master_top
set mw_logic0_net VSS
VSS
set mw_logic1_net VDD
VDD
set design_data ./outputs/i2c/i2c_master_top.ddc
./outputs/i2c/i2c_master_top.ddc
set cell_name "i2c_master_top"
i2c_master_top
import_designs $design_data -format ddc -top $cell_name
Error: No Milkyway library is open. (UID-666)
0
create_mw_lib ./outputs/i2c/$lib_name.mw \
        -technology "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf" \
        -mw_reference_library "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m"
Error: Library './outputs/i2c/i2c_master_top.mw' already exists. (MWUI-004)
0
open_mw_lib ./outputs/i2c/$lib_name.mw
{i2c_master_top.mw}
read_verilog ./outputs/i2c/i2c_master_top.v
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/icc/W-2024.09-SP2/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0
Warning: /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:03, CPU =    0:00:03

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'i2c_master_top.CEL' now...
Total number of cell instances: 491
Total number of nets: 560
Total number of ports: 33 (include 0 PG ports)
Total number of hierarchical cell instances: 4

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
uniquify_fp_mw_cel
1
link
1
read_sdc ./outputs/i2c/i2c_master_top.sdc
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               i2c_master_top.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.2...
Warning: SDC version in file (2.1) does not match the version you requested
        from read_sdc (2.2).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (2.1) does not match the version you requested
        from read_sdc (2.2).  Some constraints and options may not function. (SDC-2)
 Info: hierarchy_separator was changed to /
1
############################################################################
#### Floorplanning
############################################################################
create_floorplan -core_utilization 0.7 -left_io2core 10 -bottom_io2core 10 -right_io2core 10 -top_io2core 10 -core_aspect_ratio 1.0
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (8328,8328), dimensions (1672, 1672)
Number of terminals created: 33.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name             Original Ports
i2c_master_top               33
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.713
        Number Of Rows = 29
        Core Width = 49.248
        Core Height = 48.488
        Aspect Ratio = 0.985
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 0 tie highs and 2 tie lows
1
##Create VSS ring
create_rectangular_rings  -nets  {VSS}  -left_offset 0.5  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5  -bottom_segment_layer  M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
491 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      327M Data =        0M
1
## Create VDD Ring
create_rectangular_rings  -nets  {VDD}  -left_offset 1.8  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8  -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      327M Data =        0M
1
## Creates Power Strap
create_power_strap -nets { VDD } -layer M6 -direction vertical -width 3
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
491 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      327M Data =        0M
1
create_power_strap -nets { VSS } -layer M6 -direction vertical  -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      327M Data =        0M
1
create_fp_placement -effort high -timing_driven
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  0 blocks freed
  0 bytes freed
Placement Effort Level: High
Placement Design Stats
Num std     cells  = 491 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 558
Num     zero wt nets = 0
A net with highest fanout (129) is wb_clk_i
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               i2c_master_top.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

Warning: Error occured in ccs delay calculation, results may not be accurate.
  Loading design 'i2c_master_top'
Warning: Cell wb_dat_o_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[0] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[1] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[5] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[6] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[7] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[8] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[9] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[13] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[14] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[15] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[10] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[11] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[12] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[2] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[3] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[4] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell wb_ack_o_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell U178 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U177 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U176 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U175 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U174 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U173 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U172 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U171 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U170 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U169 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U168 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U167 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U166 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U165 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U164 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U163 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U162 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U161 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U160 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U159 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U158 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U157 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U156 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U155 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U154 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U153 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U152 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U151 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U150 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U149 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U148 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U147 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U146 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U145 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U144 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U143 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U142 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U141 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U140 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U139 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U138 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U137 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U136 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U135 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U134 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U133 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U132 conflicts with the NOR2X0_RVT in the target library. (OPT-106)
Warning: Cell U131 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U130 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U129 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U128 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U127 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U126 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U125 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U124 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U123 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U122 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U121 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U120 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U119 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U118 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U117 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U116 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U115 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U114 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell irq_flag_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell wb_inta_o_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tip_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell al_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rxack_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell U230 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U228 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U227 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U226 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U225 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell U224 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U223 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell U222 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U221 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U220 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U219 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U218 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U217 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U216 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U215 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U214 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U213 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U212 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U211 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U210 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U209 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U208 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U207 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U206 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U205 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U204 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U203 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U202 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U201 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U200 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U199 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U198 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U197 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U196 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U195 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U194 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U193 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U192 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U191 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U190 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U189 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U188 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U187 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U186 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U185 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U184 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U183 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U182 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell U181 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U180 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U179 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U19 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U18 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U17 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U16 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U15 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U14 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U13 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U12 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U11 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U10 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U6 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/cmd_ack_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/dcnt_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/dcnt_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/shift_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/ack_out_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_txd_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/dcnt_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/ld_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U88 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U87 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U86 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U85 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U84 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U83 conflicts with the OA22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U82 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U81 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U80 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U79 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U78 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U77 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U76 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U75 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U74 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U73 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U72 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U71 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U70 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U69 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U68 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U67 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U66 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U65 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U64 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U63 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U62 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U61 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U60 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U59 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U58 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U57 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U56 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U55 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U54 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U53 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U52 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U51 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U50 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U49 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U48 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U47 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U46 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U45 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U44 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U43 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U42 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U41 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U40 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U39 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U38 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U37 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U36 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U35 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U34 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U33 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U32 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U31 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U30 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U29 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U28 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U27 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U26 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U25 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U24 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U23 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U22 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U21 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U20 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[14] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[8] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[11] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[10] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[16] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[9] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[12] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[13] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sSDA_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dout_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dSCL_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sda_oen_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/busy_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/scl_oen_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dSDA_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sta_condition_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U70 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U69 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U68 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U67 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U66 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U65 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U64 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U63 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U62 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U61 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U60 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U59 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U58 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U57 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U56 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U55 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U54 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U53 conflicts with the AOI21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U52 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U51 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U50 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U49 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U48 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U47 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U46 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U45 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U44 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U43 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U42 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U41 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U40 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U39 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U38 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U37 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U36 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U35 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U34 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U33 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U32 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U31 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U30 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U29 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U28 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U27 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U26 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U25 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U24 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U23 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U22 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U21 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U20 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U19 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U18 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U17 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U16 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U15 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U14 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U13 conflicts with the NBUFFX2_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U12 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U11 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U10 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sda_chk_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/al_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sto_condition_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cmd_ack_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cmd_stop_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/clk_en_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[15] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[14] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[13] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[12] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[11] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[10] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[9] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[8] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sSCL_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dscl_oen_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[15] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U120 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U119 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U118 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U117 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U116 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U115 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U114 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U113 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U112 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U111 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U110 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U109 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U108 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U107 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U106 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U105 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U104 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U103 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U102 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U101 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U100 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U99 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U98 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U97 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U96 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U95 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U94 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U93 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U92 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U91 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U90 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U89 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U88 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U87 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U86 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U85 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U84 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U83 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U82 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U81 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U80 conflicts with the AOI21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U79 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U78 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U77 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U76 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U75 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U74 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U73 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U72 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U71 conflicts with the OR4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U43 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U42 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U41 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U40 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U39 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U38 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U37 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U36 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U35 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U34 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U33 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U32 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U31 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U30 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U29 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U28 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U27 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U26 conflicts with the XOR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U25 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U24 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U23 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U22 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U21 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U20 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U19 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U18 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U17 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U16 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U15 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U14 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U13 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U12 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U11 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U10 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U2 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U1 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: There are conflicts between cells in libraries saed32rvt_ss0p95v25c:saed32rvt_ss0p95v25c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs) and saed32rvt_ss0p95v125c:saed32rvt_ss0p95v125c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs). (OPT-187)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

558 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:01
Elapsed time for rc extraction =    0:00:02
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.44
  Critical Path Slack:           8.29
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -5.33
  No. of Hold Violations:       61.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        118
  Leaf Cell Count:                491
  Buf/Inv Cell Count:              75
  Buf Cell Count:                   1
  Inv Cell Count:                  74
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       363
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          797.00
  Noncombinational Area:       905.26
  Buf/Inv Area:                 96.07
  Total Buffer Area:             2.03
  Total Inverter Area:          94.03
  Macro/Black Box Area:          0.00
  Net Area:                    288.88
  Net XLength        :        3494.12
  Net YLength        :        3797.38
  -----------------------------------
  Cell Area:                  1702.26
  Design Area:                1991.14
  Net Length        :         7291.50


  Design Rules
  -----------------------------------
  Total Number of Nets:           564
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

CPU time for timing report =    0:00:00
Elapsed time for timing report =    0:00:00
Info: worst slack in the design is 8.287766
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
No timing violation found. Will not run timing-driven placement.
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  0 blocks freed
  0 bytes freed
*********************************************
Report     : Virtual Flat Placement
Design     : i2c_master_top
Version    : W-2024.09-SP2
Date       : Tue May 13 14:24:03 2025
*********************************************

Total wirelength: 6094.15
Number of 100x100 tracks cell density regions: 9
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 75.52% (at 34 22 46 34)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:03 2025
****************************************
Std cell utilization: 71.29%  (6698/(9396-0))
(Non-fixed + Fixed)
Std cell utilization: 71.29%  (6698/(9396-0))
(Non-fixed only)
Chip area:            9396     sites, bbox (10.00 10.00 59.25 58.49) um
Std cell area:        6698     sites, (non-fixed:6698   fixed:0)
                      491      cells, (non-fixed:491    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       27 
Avg. std cell width:  1.82 um 
Site array:           unit     (width: 0.15 um, height: 1.67 um, rows: 29)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:03 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 491 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:03 2025
****************************************

avg cell displacement:    0.534 um ( 0.32 row height)
max cell displacement:    1.833 um ( 1.10 row height)
std deviation:            0.296 um ( 0.18 row height)
number of cell moved:       491 cells (out of 491 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
insert_stdcell_filler
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 0 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    491 placeable cells
    0 cover cells
    49 IO cells/pins
    540 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 29 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
preroute_standard_cells -mode net -nets VDD -v_layer M6
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)

Search for stdCells pins ...

No pins found.
Command aborted.

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      493M Data =        0M
1
preroute_standard_cells -mode net -nets VSS -v_layer M6

Search for stdCells pins ...

No pins found.
Command aborted.

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      493M Data =        0M
1
###########################################################################
### Placement
###########################################################################
place_opt 
Information: linking reference library : /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               i2c_master_top.CEL, etc
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'
Warning: Cell wb_dat_o_reg[1] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[7] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[5] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[2] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[3] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[4] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[6] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[0] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[1] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[5] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[6] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[7] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[8] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[9] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[13] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[14] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[15] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[10] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[11] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[12] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[2] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[3] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell prer_reg[4] conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell wb_ack_o_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell U178 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U177 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U176 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U175 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U174 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U173 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U172 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U171 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U170 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U169 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U168 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U167 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U166 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U165 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U164 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U163 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U162 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U161 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U160 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U159 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U158 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U157 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U156 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U155 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U154 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U153 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U152 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U151 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U150 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U149 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U148 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U147 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U146 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U145 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U144 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U143 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U142 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U141 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U140 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U139 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell U138 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U137 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U136 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U135 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U134 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U133 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U132 conflicts with the NOR2X0_RVT in the target library. (OPT-106)
Warning: Cell U131 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U130 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U129 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U128 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U127 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U126 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U125 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U124 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell U123 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U122 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U121 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U120 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U119 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U118 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U117 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U116 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U115 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U114 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell txr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell ctr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell cr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell irq_flag_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell wb_inta_o_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell tip_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell al_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell rxack_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell wb_dat_o_reg[0] conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell U230 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U228 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U227 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U226 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U225 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell U224 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U223 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell U222 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell U221 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U220 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U219 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U218 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U217 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U216 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U215 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U214 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U213 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U212 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U211 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U210 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U209 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell U208 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U207 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U206 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U205 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U204 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U203 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U202 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U201 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U200 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U199 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U198 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U197 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U196 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U195 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U194 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U193 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U192 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell U191 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U190 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U189 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell U188 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U187 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell U186 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U185 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U184 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell U183 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell U182 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell U181 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell U180 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell U179 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U19 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U18 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U17 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U16 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U15 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U14 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U13 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U12 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U11 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U10 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U6 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/cmd_ack_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/dcnt_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/c_state_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_cmd_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/dcnt_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/sr_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/shift_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/ack_out_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/core_txd_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/dcnt_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/ld_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U88 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U87 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U86 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U85 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U84 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U83 conflicts with the OA22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U82 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U81 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U80 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U79 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U78 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U77 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U76 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U75 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U74 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U73 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U72 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U71 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U70 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U69 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U68 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U67 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U66 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U65 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U64 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U63 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U62 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U61 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U60 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U59 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U58 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U57 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U56 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U55 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U54 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U53 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U52 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U51 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U50 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U49 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U48 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U47 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U46 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U45 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U44 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U43 conflicts with the AO221X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U42 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U41 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U40 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U39 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U38 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U37 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U36 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U35 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U34 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U33 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U32 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U31 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U30 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U29 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U28 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U27 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U26 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U25 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U24 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U23 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U22 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U21 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/U20 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[14] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[8] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[11] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[10] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[16] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[9] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[12] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[13] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sSDA_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dout_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dSCL_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sda_oen_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/busy_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/scl_oen_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dSDA_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sta_condition_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U70 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U69 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U68 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U67 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U66 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U65 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U64 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U63 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U62 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U61 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U60 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U59 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U58 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U57 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U56 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U55 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U54 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U53 conflicts with the AOI21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U52 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U51 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U50 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U49 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U48 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U47 conflicts with the OAI22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U46 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U45 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U44 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U43 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U42 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U41 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U40 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U39 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U38 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U37 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U36 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U35 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U34 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U33 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U32 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U31 conflicts with the AO222X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U30 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U29 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U28 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U27 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U26 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U25 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U24 conflicts with the AND2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U23 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U22 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U21 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U20 conflicts with the OA21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U19 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U18 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U17 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U16 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U15 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U14 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U13 conflicts with the NBUFFX2_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U12 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U11 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U10 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sda_chk_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/al_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sto_condition_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cmd_ack_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cmd_stop_reg conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/clk_en_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[0] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[1] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[2] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[3] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[4] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[5] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[7] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[6] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[15] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[14] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[13] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[12] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[11] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[10] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[9] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/cnt_reg[8] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sSCL_reg conflicts with the DFFASX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/dscl_oen_reg conflicts with the DFFX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/c_state_reg[15] conflicts with the DFFARX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U120 conflicts with the INVX0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U119 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U118 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U117 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U116 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U115 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U114 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U113 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U112 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U111 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U110 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U109 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U108 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U107 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U106 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U105 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U104 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U103 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U102 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U101 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U100 conflicts with the OR3X2_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U99 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U98 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U97 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U96 conflicts with the AO22X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U95 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U94 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U93 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U92 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U91 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U90 conflicts with the AND3X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U89 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U88 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U87 conflicts with the AND4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U86 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U85 conflicts with the NAND3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U84 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U83 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U82 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U81 conflicts with the NAND2X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U80 conflicts with the AOI21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U79 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U78 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U77 conflicts with the NOR3X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U76 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U75 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U74 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U73 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U72 conflicts with the NAND4X0_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/U71 conflicts with the OR4X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U43 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U42 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U41 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U40 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U39 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U38 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U37 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U36 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U35 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U34 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U33 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U32 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U31 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U30 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U29 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U28 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U27 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U26 conflicts with the XOR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U25 conflicts with the OR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U24 conflicts with the XNOR2X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U23 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U22 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U21 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U20 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U19 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U18 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U17 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U16 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U15 conflicts with the AO21X1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U14 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U13 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U12 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U11 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U10 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U9 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U8 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U7 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U6 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U5 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U4 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U3 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U2 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: Cell byte_controller/bit_controller/sub_219/U1 conflicts with the INVX1_RVT in the target library. (OPT-106)
Warning: There are conflicts between cells in libraries saed32rvt_ss0p95v25c:saed32rvt_ss0p95v25c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs) and saed32rvt_ss0p95v125c:saed32rvt_ss0p95v125c.db (/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs). (OPT-187)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 12

 Processing Buffer Trees ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [12] 100% Done ...


Information: Automatic high-fanout synthesis deletes 30 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 12 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1682.2
  Total fixed cell area: 0.0
  Total physical cell area: 1682.2
  Core area: (10000 10000 59248 58488)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    1682.2      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    1682.2      0.00       0.0       0.0                          
    0:00:03    1682.2      0.00       0.0       0.0                          
    0:00:03    1682.2      0.00       0.0       0.0                          
    0:00:03    1682.2      0.00       0.0       0.0                          
    0:00:03    1682.2      0.00       0.0       0.0                          
    0:00:03    1682.2      0.00       0.0       0.0                          
    0:00:03    1682.2      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1682.2
  Total fixed cell area: 0.0
  Total physical cell area: 1682.2
  Core area: (10000 10000 59248 58488)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:09 2025
****************************************
Std cell utilization: 70.44%  (6619/(9396-0))
(Non-fixed + Fixed)
Std cell utilization: 70.44%  (6619/(9396-0))
(Non-fixed only)
Chip area:            9396     sites, bbox (10.00 10.00 59.25 58.49) um
Std cell area:        6619     sites, (non-fixed:6619   fixed:0)
                      473      cells, (non-fixed:473    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       28 
Avg. std cell width:  1.79 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 29)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:09 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 473 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:09 2025
****************************************

avg cell displacement:    0.509 um ( 0.30 row height)
max cell displacement:    1.294 um ( 0.77 row height)
std deviation:            0.276 um ( 0.16 row height)
number of cell moved:       473 cells (out of 473 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1682.2
  Total fixed cell area: 0.0
  Total physical cell area: 1682.2
  Core area: (10000 10000 59248 58488)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:10 2025
****************************************
Std cell utilization: 70.44%  (6619/(9396-0))
(Non-fixed + Fixed)
Std cell utilization: 70.44%  (6619/(9396-0))
(Non-fixed only)
Chip area:            9396     sites, bbox (10.00 10.00 59.25 58.49) um
Std cell area:        6619     sites, (non-fixed:6619   fixed:0)
                      473      cells, (non-fixed:473    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       28 
Avg. std cell width:  1.79 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 29)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:10 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:10 2025
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1682.2
  Total fixed cell area: 0.0
  Total physical cell area: 1682.2
  Core area: (10000 10000 59248 58488)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
    0:00:06    1682.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:11 2025
****************************************
Std cell utilization: 70.44%  (6619/(9396-0))
(Non-fixed + Fixed)
Std cell utilization: 70.44%  (6619/(9396-0))
(Non-fixed only)
Chip area:            9396     sites, bbox (10.00 10.00 59.25 58.49) um
Std cell area:        6619     sites, (non-fixed:6619   fixed:0)
                      473      cells, (non-fixed:473    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       28 
Avg. std cell width:  1.79 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 29)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:11 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:11 2025
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1682.2
  Total fixed cell area: 0.0
  Total physical cell area: 1682.2
  Core area: (10000 10000 59248 58488)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(69248,68488). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(69248,68488). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
#-power -congestion
set_fix_hold [all_clocks]
1
clock_opt ##
Error: extra positional option '##' (CMD-012)
-only_cts -no_clock_route
Error: unknown command '-only_cts' (CMD-005)
#clock_opt -only_psyn -area_recovery -no_clock_route
route_zrt_group -all_clock_nets -reuse_existing_global_route true
Error: Could not find any nets in the design that match the specification. (ZRT-070)
0
route_opt 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating design information... (UID-85)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.1 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.087 0.087 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.085 0.085 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.097 0.097 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Tue May 13 14:24:13 2025

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  105  Alloctr  106  Proc 2520 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,69.25,68.49)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  106  Alloctr  107  Proc 2520 
Net statistics:
Total number of nets     = 542
Number of nets to route  = 541
Number of single or zero port nets = 1
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  107  Alloctr  107  Proc 2520 
Average gCell capacity  6.44     on layer (1)    M1
Average gCell capacity  11.06    on layer (2)    M2
Average gCell capacity  5.45     on layer (3)    M3
Average gCell capacity  5.54     on layer (4)    M4
Average gCell capacity  2.71     on layer (5)    M5
Average gCell capacity  2.54     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.12         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.59  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.83  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.73  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 16810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  107  Alloctr  107  Proc 2520 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  107  Alloctr  107  Proc 2520 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 2520 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 2520 
Initial. Routing result:
Initial. Both Dirs: Overflow =    14 Max = 1 GRCs =    15 (0.45%)
Initial. H routing: Overflow =    13 Max = 1 (GRCs = 12) GRCs =    14 (0.83%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.06%)
Initial. M1         Overflow =     9 Max = 1 (GRCs =  9) GRCs =    10 (0.59%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.06%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.24%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.7 3.51 0.00 0.00 0.00 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.54
M2       54.7 10.2 8.33 8.03 6.78 5.35 3.09 1.61 1.01 0.65 0.12 0.00 0.00 0.00
M3       45.9 14.5 0.00 12.7 0.00 6.96 10.8 0.00 6.37 0.00 2.44 0.06 0.12 0.00
M4       85.9 12.3 0.00 1.49 0.00 0.12 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       96.6 0.00 0.00 3.39 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.9 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.8 4.42 0.91 2.79 0.74 1.38 1.52 0.17 0.80 0.07 0.28 0.01 0.01 0.06


Initial. Total Wire Length = 7052.54
Initial. Layer M1 wire length = 192.13
Initial. Layer M2 wire length = 3558.85
Initial. Layer M3 wire length = 2821.26
Initial. Layer M4 wire length = 396.77
Initial. Layer M5 wire length = 83.53
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3497
Initial. Via VIA12SQ_C count = 1942
Initial. Via VIA23SQ_C count = 1485
Initial. Via VIA34SQ_C count = 57
Initial. Via VIA45SQ_C count = 11
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 1
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 2520 
phase1. Routing result:
phase1. Both Dirs: Overflow =     6 Max = 1 GRCs =     7 (0.21%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs =  5) GRCs =     7 (0.42%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     6 Max = 1 (GRCs =  5) GRCs =     7 (0.42%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.2 5.06 0.00 0.12 0.00 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.30
M2       54.1 9.34 9.04 8.57 7.38 4.64 3.45 1.49 1.07 0.77 0.06 0.00 0.00 0.00
M3       46.4 16.4 0.00 12.2 0.00 6.07 9.52 0.00 6.60 0.00 2.62 0.00 0.00 0.00
M4       84.8 11.7 0.00 3.03 0.00 0.30 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       95.1 0.00 0.00 4.58 0.00 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.9 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.4 4.63 0.98 3.10 0.80 1.26 1.42 0.16 0.83 0.08 0.29 0.00 0.00 0.03


phase1. Total Wire Length = 7109.26
phase1. Layer M1 wire length = 245.41
phase1. Layer M2 wire length = 3591.98
phase1. Layer M3 wire length = 2687.59
phase1. Layer M4 wire length = 464.33
phase1. Layer M5 wire length = 119.95
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3512
phase1. Via VIA12SQ_C count = 1973
phase1. Via VIA23SQ_C count = 1440
phase1. Via VIA34SQ_C count = 78
phase1. Via VIA45SQ_C count = 19
phase1. Via VIA56SQ_C count = 1
phase1. Via VIA67SQ_C count = 1
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 2520 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.12%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.24%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.24%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.1 4.40 0.00 0.00 0.00 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.18
M2       55.8 9.99 10.2 8.80 7.32 4.70 1.96 0.89 0.24 0.00 0.00 0.00 0.00 0.00
M3       46.2 15.7 0.00 12.4 0.00 6.19 10.0 0.00 6.48 0.00 2.86 0.00 0.00 0.00
M4       83.7 12.9 0.00 3.03 0.00 0.24 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       95.1 0.00 0.00 4.58 0.00 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.9 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 4.67 1.12 3.14 0.80 1.27 1.31 0.10 0.73 0.00 0.31 0.00 0.00 0.02


phase2. Total Wire Length = 7097.25
phase2. Layer M1 wire length = 217.13
phase2. Layer M2 wire length = 3547.26
phase2. Layer M3 wire length = 2722.16
phase2. Layer M4 wire length = 490.76
phase2. Layer M5 wire length = 119.95
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 3525
phase2. Via VIA12SQ_C count = 1957
phase2. Via VIA23SQ_C count = 1456
phase2. Via VIA34SQ_C count = 91
phase2. Via VIA45SQ_C count = 19
phase2. Via VIA56SQ_C count = 1
phase2. Via VIA67SQ_C count = 1
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  107  Alloctr  108  Proc 2520 
phase3. Routing result:
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.12%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.24%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.24%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.2 4.34 0.00 0.00 0.00 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.18
M2       56.1 10.1 10.0 8.86 7.14 4.58 1.96 0.89 0.24 0.00 0.00 0.00 0.00 0.00
M3       46.2 15.7 0.00 12.4 0.00 6.19 10.0 0.00 6.48 0.00 2.86 0.00 0.00 0.00
M4       83.7 12.9 0.00 3.03 0.00 0.24 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       95.1 0.00 0.00 4.58 0.00 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.9 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.5 4.68 1.09 3.14 0.78 1.26 1.31 0.10 0.73 0.00 0.31 0.00 0.00 0.02


phase3. Total Wire Length = 7097.25
phase3. Layer M1 wire length = 217.13
phase3. Layer M2 wire length = 3547.26
phase3. Layer M3 wire length = 2722.16
phase3. Layer M4 wire length = 490.76
phase3. Layer M5 wire length = 119.95
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 3525
phase3. Via VIA12SQ_C count = 1957
phase3. Via VIA23SQ_C count = 1456
phase3. Via VIA34SQ_C count = 91
phase3. Via VIA45SQ_C count = 19
phase3. Via VIA56SQ_C count = 1
phase3. Via VIA67SQ_C count = 1
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 2520 

Congestion utilization per direction:
Average vertical track utilization   =  9.71 %
Peak    vertical track utilization   = 55.00 %
Average horizontal track utilization =  9.06 %
Peak    horizontal track utilization = 70.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 2520 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 2520 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  106  Alloctr  106  Proc 2520 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  106  Alloctr  107  Proc 2520 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1888 of 5211


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  106  Alloctr  107  Proc 2520 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  106  Alloctr  107  Proc 2520 

Number of wires with overlap after iteration 1 = 891 of 4166


Wire length and via report:
---------------------------
Number of M1 wires: 330                   : 0
Number of M2 wires: 2433                 VIA12SQ_C: 2040
Number of M3 wires: 1311                 VIA23SQ_C: 2052
Number of M4 wires: 82           VIA34SQ_C: 124
Number of M5 wires: 10           VIA45SQ_C: 21
Number of M6 wires: 0            VIA56SQ_C: 1
Number of M7 wires: 0            VIA67SQ_C: 1
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 4166              vias: 4239

Total M1 wire length: 246.2
Total M2 wire length: 3675.6
Total M3 wire length: 2932.4
Total M4 wire length: 546.1
Total M5 wire length: 119.9
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 7520.2

Longest M1 wire length: 35.6
Longest M2 wire length: 27.6
Longest M3 wire length: 23.5
Longest M4 wire length: 34.0
Longest M5 wire length: 37.4
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  106  Alloctr  107  Proc 2520 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        i2c_master_top_INIT_RT
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  111  Alloctr  112  Proc 2520 
Total number of nets = 542, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/16 Partitions, Violations =   4
Routed  2/16 Partitions, Violations =   1
Routed  3/16 Partitions, Violations =   1
Routed  4/16 Partitions, Violations =   5
Routed  5/16 Partitions, Violations =   14
Routed  6/16 Partitions, Violations =   15
Routed  7/16 Partitions, Violations =   15
Routed  8/16 Partitions, Violations =   33
Routed  9/16 Partitions, Violations =   24
Routed  10/16 Partitions, Violations =  30
Routed  11/16 Partitions, Violations =  18
Routed  12/16 Partitions, Violations =  19
Routed  13/16 Partitions, Violations =  9
Routed  14/16 Partitions, Violations =  1
Routed  15/16 Partitions, Violations =  4
Routed  16/16 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Less than minimum area : 1
        Same net spacing : 1

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used  120  Alloctr  120  Proc 2520 

End DR iteration 0 with 16 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used  120  Alloctr  120  Proc 2520 

End DR iteration 1 with 1 parts

Updating the database ...
Saving cell i2c_master_top.CEL;10 as i2c_master_top_INIT_RT_itr1.
i2c_master_top_INIT_RT_itr1 saved successfully.
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  106  Alloctr  107  Proc 2520 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  106  Alloctr  107  Proc 2520 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    7622 micron
Total Number of Contacts =             4081
Total Number of Wires =                4158
Total Number of PtConns =              524
Total Number of Routed Wires =       4158
Total Routed Wire Length =           7566 micron
Total Number of Routed Contacts =       4081
        Layer                 M1 :        279 micron
        Layer                 M2 :       3747 micron
        Layer                 M3 :       2917 micron
        Layer                 M4 :        571 micron
        Layer                 M5 :        108 micron
        Layer                 M6 :          0 micron
        Layer                 M7 :          0 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via            VIA56SQ_C :          1
        Via       VIA45SQ_C(rot) :         17
        Via            VIA34SQ_C :        119
        Via            VIA23SQ_C :         11
        Via       VIA23SQ_C(rot) :       1936
        Via            VIA12SQ_C :       1776
        Via       VIA12SQ_C(rot) :        166
        Via           VIA12BAR_C :         28
        Via        VIA12BAR(rot) :          4
        Via        VIA12SQ_C_2x1 :         22

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 542
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Tue May 13 14:24:17 2025
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Using CCS timing info. (TIM-025)
Warning: Extrapolations far outside the librarycharacterization range have been detected 12 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : i2c_master_top
Version: W-2024.09-SP2
Date   : Tue May 13 14:24:19 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.47
  Critical Path Slack:           8.25
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -6.17
  No. of Hold Violations:       69.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        126
  Leaf Cell Count:                473
  Buf/Inv Cell Count:              57
  Buf Cell Count:                   3
  Inv Cell Count:                  54
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       345
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      776.918218
  Noncombinational Area:   905.260945
  Buf/Inv Area:             75.989056
  Total Buffer Area:             6.10
  Total Inverter Area:          69.89
  Macro/Black Box Area:      0.000000
  Net Area:                344.611818
  Net XLength        :        3373.38
  Net YLength        :        4266.13
  -----------------------------------
  Cell Area:              1682.179163
  Design Area:            2026.790981
  Net Length        :         7639.51


  Design Rules
  -----------------------------------
  Total Number of Nets:           542
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.28
  -----------------------------------------
  Overall Compile Time:                0.32
  Overall Compile Wall Clock Time:     0.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.13  TNS: 6.17  Number of Violating Paths: 69

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.1305 TNS: 6.1681  Number of Violating Path: 69
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Tue May 13 14:24:19 2025

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1682.2
  Total fixed cell area: 0.0
  Total physical cell area: 1682.2
  Core area: (10000 10000 59248 58488)



  Design (Hold)  WNS: 0.13  TNS: 6.17  Number of Violating Paths: 69

  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    1681.9      0.00       0.0       0.0 irq_flag_reg/D                -5.90  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:21 2025
****************************************
Std cell utilization: 70.43%  (6618/(9396-0))
(Non-fixed + Fixed)
Std cell utilization: 70.43%  (6618/(9396-0))
(Non-fixed only)
Chip area:            9396     sites, bbox (10.00 10.00 59.25 58.49) um
Std cell area:        6618     sites, (non-fixed:6618   fixed:0)
                      473      cells, (non-fixed:473    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       28 
Avg. std cell width:  1.79 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 29)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:21 2025
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 473) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : i2c_master_top
  Version: W-2024.09-SP2
  Date   : Tue May 13 14:24:21 2025
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 29 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(69248,68488). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(69248,68488). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Tue May 13 14:24:21 2025
ROPT:    Running Stage 1 Eco Route             Tue May 13 14:24:21 2025

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   99  Alloctr   99  Proc    0 
[ECO: Extraction] Total (MB): Used  101  Alloctr  102  Proc 2562 
Num of eco nets = 542
Num of open eco nets = 1
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   99  Alloctr   99  Proc    0 
[ECO: Init] Total (MB): Used  102  Alloctr  102  Proc 2562 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  106  Alloctr  106  Proc 2562 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,69.25,68.49)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  107  Alloctr  108  Proc 2562 
Net statistics:
Total number of nets     = 542
Number of nets to route  = 1
Number of single or zero port nets = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
540 nets are fully connected,
 of which 540 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  107  Alloctr  108  Proc 2562 
Average gCell capacity  6.44     on layer (1)    M1
Average gCell capacity  11.06    on layer (2)    M2
Average gCell capacity  5.45     on layer (3)    M3
Average gCell capacity  5.54     on layer (4)    M4
Average gCell capacity  2.71     on layer (5)    M5
Average gCell capacity  2.54     on layer (6)    M6
Average gCell capacity  1.24     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.66     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.12         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.59  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.83  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.73  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 16810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  107  Alloctr  108  Proc 2562 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  107  Alloctr  108  Proc 2562 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 2562 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 2562 
Initial. Routing result:
Initial. Both Dirs: Overflow =    23 Max = 5 GRCs =    14 (0.42%)
Initial. H routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.48%)
Initial. V routing: Overflow =    16 Max = 5 (GRCs =  1) GRCs =     6 (0.36%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    16 Max = 5 (GRCs =  1) GRCs =     6 (0.36%)
Initial. M3         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.48%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 3.87 0.00 0.06 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       57.5 10.9 11.3 8.92 5.95 2.56 1.37 0.95 0.00 0.00 0.12 0.12 0.00 0.12
M3       45.8 15.0 0.00 12.0 0.00 6.25 11.0 0.00 6.48 0.00 2.91 0.24 0.18 0.00
M4       82.6 13.0 0.00 3.15 0.00 0.77 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       95.6 0.00 0.00 3.87 0.00 0.54 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.7 4.67 1.23 3.05 0.65 1.11 1.38 0.10 0.70 0.00 0.33 0.04 0.02 0.01


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 2562 
phase1. Routing result:
phase1. Both Dirs: Overflow =    23 Max = 5 GRCs =    14 (0.42%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.48%)
phase1. V routing: Overflow =    16 Max = 5 (GRCs =  1) GRCs =     6 (0.36%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    16 Max = 5 (GRCs =  1) GRCs =     6 (0.36%)
phase1. M3         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.48%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 3.87 0.00 0.06 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       57.5 10.9 11.3 8.92 5.95 2.56 1.37 0.95 0.00 0.00 0.12 0.12 0.00 0.12
M3       45.8 15.0 0.00 12.0 0.00 6.25 11.0 0.00 6.48 0.00 2.91 0.24 0.18 0.00
M4       82.6 13.0 0.00 3.15 0.00 0.77 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       95.6 0.00 0.00 3.87 0.00 0.54 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.7 4.67 1.23 3.05 0.65 1.11 1.38 0.10 0.70 0.00 0.33 0.04 0.02 0.01


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 2562 
phase2. Routing result:
phase2. Both Dirs: Overflow =    23 Max = 5 GRCs =    14 (0.42%)
phase2. H routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.48%)
phase2. V routing: Overflow =    16 Max = 5 (GRCs =  1) GRCs =     6 (0.36%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    16 Max = 5 (GRCs =  1) GRCs =     6 (0.36%)
phase2. M3         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.48%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 3.87 0.00 0.06 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       57.5 10.9 11.3 8.92 5.95 2.56 1.37 0.95 0.00 0.00 0.12 0.12 0.00 0.12
M3       45.8 15.0 0.00 12.0 0.00 6.25 11.0 0.00 6.48 0.00 2.91 0.24 0.18 0.00
M4       82.6 13.0 0.00 3.15 0.00 0.77 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       95.6 0.00 0.00 3.87 0.00 0.54 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    86.7 4.67 1.23 3.05 0.65 1.11 1.38 0.10 0.70 0.00 0.33 0.04 0.02 0.01


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 2562 

Congestion utilization per direction:
Average vertical track utilization   =  9.24 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization =  9.27 %
Peak    horizontal track utilization = 70.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 2562 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 2562 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  106  Alloctr  107  Proc 2562 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: GR] Stage (MB): Used  103  Alloctr  103  Proc    0 
[ECO: GR] Total (MB): Used  106  Alloctr  107  Proc 2562 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  102  Alloctr  102  Proc 2562 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2 of 3


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  102  Alloctr  103  Proc 2562 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  102  Alloctr  103  Proc 2562 

Number of wires with overlap after iteration 1 = 2 of 2


Wire length and via report:
---------------------------
Number of M1 wires: 2             : 0
Number of M2 wires: 0            VIA12SQ_C: 0
Number of M3 wires: 0            VIA23SQ_C: 0
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 2                 vias: 0

Total M1 wire length: 0.3
Total M2 wire length: 0.0
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 0.3

Longest M1 wire length: 0.3
Longest M2 wire length: 0.0
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  102  Alloctr  102  Proc 2562 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[ECO: CDR] Stage (MB): Used   99  Alloctr   99  Proc    0 
[ECO: CDR] Total (MB): Used  102  Alloctr  102  Proc 2562 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  115  Alloctr  116  Proc 2562 

Total Wire Length =                    7623 micron
Total Number of Contacts =             4081
Total Number of Wires =                4158
Total Number of PtConns =              524
Total Number of Routed Wires =       4158
Total Routed Wire Length =           7567 micron
Total Number of Routed Contacts =       4081
        Layer                 M1 :        279 micron
        Layer                 M2 :       3748 micron
        Layer                 M3 :       2917 micron
        Layer                 M4 :        571 micron
        Layer                 M5 :        108 micron
        Layer                 M6 :          0 micron
        Layer                 M7 :          0 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via            VIA56SQ_C :          1
        Via       VIA45SQ_C(rot) :         17
        Via            VIA34SQ_C :        119
        Via            VIA23SQ_C :         11
        Via       VIA23SQ_C(rot) :       1936
        Via            VIA12SQ_C :       1776
        Via       VIA12SQ_C(rot) :        166
        Via           VIA12BAR_C :         28
        Via        VIA12BAR(rot) :          4
        Via        VIA12SQ_C_2x1 :         22

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    7623 micron
Total Number of Contacts =             4081
Total Number of Wires =                4158
Total Number of PtConns =              524
Total Number of Routed Wires =       4158
Total Routed Wire Length =           7567 micron
Total Number of Routed Contacts =       4081
        Layer                 M1 :        279 micron
        Layer                 M2 :       3748 micron
        Layer                 M3 :       2917 micron
        Layer                 M4 :        571 micron
        Layer                 M5 :        108 micron
        Layer                 M6 :          0 micron
        Layer                 M7 :          0 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via            VIA56SQ_C :          1
        Via       VIA45SQ_C(rot) :         17
        Via            VIA34SQ_C :        119
        Via            VIA23SQ_C :         11
        Via       VIA23SQ_C(rot) :       1936
        Via            VIA12SQ_C :       1776
        Via       VIA12SQ_C(rot) :        166
        Via           VIA12BAR_C :         28
        Via        VIA12BAR(rot) :          4
        Via        VIA12SQ_C_2x1 :         22

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  108  Proc 2562 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  107  Alloctr  108  Proc 2562 
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  102  Alloctr  102  Proc 2562 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  102  Alloctr  102  Proc 2562 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = n2
Total number of changed nets = 1 (out of 542)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  102  Alloctr  102  Proc 2562 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[ECO: DR] Stage (MB): Used   99  Alloctr   99  Proc    0 
[ECO: DR] Total (MB): Used  102  Alloctr  102  Proc 2562 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    7623 micron
Total Number of Contacts =             4081
Total Number of Wires =                4158
Total Number of PtConns =              524
Total Number of Routed Wires =       4158
Total Routed Wire Length =           7567 micron
Total Number of Routed Contacts =       4081
        Layer                 M1 :        279 micron
        Layer                 M2 :       3748 micron
        Layer                 M3 :       2917 micron
        Layer                 M4 :        571 micron
        Layer                 M5 :        108 micron
        Layer                 M6 :          0 micron
        Layer                 M7 :          0 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via            VIA56SQ_C :          1
        Via       VIA45SQ_C(rot) :         17
        Via            VIA34SQ_C :        119
        Via            VIA23SQ_C :         11
        Via       VIA23SQ_C(rot) :       1936
        Via            VIA12SQ_C :       1776
        Via       VIA12SQ_C(rot) :        166
        Via           VIA12BAR_C :         28
        Via        VIA12BAR(rot) :          4
        Via        VIA12SQ_C_2x1 :         22

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 542
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    7623 micron
Total Number of Contacts =             4081
Total Number of Wires =                4158
Total Number of PtConns =              524
Total Number of Routed Wires =       4158
Total Routed Wire Length =           7567 micron
Total Number of Routed Contacts =       4081
        Layer                 M1 :        279 micron
        Layer                 M2 :       3748 micron
        Layer                 M3 :       2917 micron
        Layer                 M4 :        571 micron
        Layer                 M5 :        108 micron
        Layer                 M6 :          0 micron
        Layer                 M7 :          0 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via            VIA56SQ_C :          1
        Via       VIA45SQ_C(rot) :         17
        Via            VIA34SQ_C :        119
        Via            VIA23SQ_C :         11
        Via       VIA23SQ_C(rot) :       1936
        Via            VIA12SQ_C :       1776
        Via       VIA12SQ_C(rot) :        166
        Via           VIA12BAR_C :         28
        Via        VIA12BAR(rot) :          4
        Via        VIA12SQ_C_2x1 :         22

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.56% (23 / 4081 vias)
 
    Layer VIA1       =  1.10% (22     / 1996    vias)
        Weight 1     =  1.10% (22      vias)
        Un-optimized = 98.90% (1974    vias)
    Layer VIA2       =  0.00% (0      / 1947    vias)
        Un-optimized = 100.00% (1947    vias)
    Layer VIA3       =  0.00% (0      / 119     vias)
        Un-optimized = 100.00% (119     vias)
    Layer VIA4       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized = 100.00% (1       vias)
    Layer VIA6       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 2562 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Tue May 13 14:24:24 2025
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Warning: Extrapolations far outside the librarycharacterization range have been detected 12 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : i2c_master_top
Version: W-2024.09-SP2
Date   : Tue May 13 14:24:26 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.47
  Critical Path Slack:           8.25
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -5.90
  No. of Hold Violations:       61.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        126
  Leaf Cell Count:                473
  Buf/Inv Cell Count:              57
  Buf Cell Count:                   3
  Inv Cell Count:                  54
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       345
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      776.664074
  Noncombinational Area:   905.260945
  Buf/Inv Area:             75.734912
  Total Buffer Area:             6.10
  Total Inverter Area:          69.64
  Macro/Black Box Area:      0.000000
  Net Area:                344.611818
  Net XLength        :        3373.23
  Net YLength        :        4265.95
  -----------------------------------
  Cell Area:              1681.925019
  Design Area:            2026.536837
  Net Length        :         7639.18


  Design Rules
  -----------------------------------
  Total Number of Nets:           542
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.42
  -----------------------------------------
  Overall Compile Time:                1.49
  Overall Compile Wall Clock Time:     1.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.13  TNS: 5.90  Number of Violating Paths: 61

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.1305 TNS: 5.8971  Number of Violating Path: 61
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
#-initial_route_only
#create_qor_snapshot
#route_opt -skip_initial_route -power
extract_rc  -coupling_cap -incremental
Warning: Could not read any link_library files. The link_library setting {"/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db", "/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db"} may be invalid. (UID-349)

  Loading design 'i2c_master_top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Incremental extraction not triggered due to too many changes.  (RCEX-091)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
write_parasitics -output ./outputs/i2c_master_top_extracted.spef -format SPEF
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/i2c_master_top_extracted.spef ...
1
write_sdf ./outputs/i2c_master_top_extracted.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/cag383@drexel.edu/ecec575/project/iwls/scripts/outputs/i2c_master_top_extracted.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Extrapolations far outside the librarycharacterization range have been detected 12 times during delay calculation. (RCCALC-014)
1
write_sdc ./outputs/i2c_master_top_extracted.sdc
1
write_verilog ./outputs/i2c_master_top_extracted.v
Generating description for top level cell.
Processing module i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1
Processing module i2c_master_bit_ctrl
Processing module i2c_master_byte_ctrl
Processing module i2c_master_top
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
report_constraints -all > ./reports/i2c/icc_i2c_master_top_constraints.rpt
report_area > ./reports/i2c/icc_i2c_master_top_area.rpt
report_power > ./reports/i2c/icc_i2c_master_top_power.rpt
report_qor  > ./reports/i2c/icc_i2c_master_top_qor.rpt
report_cell > ./reports/i2c/icc_i2c_master_top_cells.rpt
report_resources > ./reports/i2c/icc_i2c_master_top_resources.rpt
Warning: Command 'report_resources' is disabled. (CMD-080)
Error: disabled command report_resources encountered
        Use error_info for more info. (CMD-013)
report_timing -max_paths 10 > ./reports/i2c/icc_i2c_master_top_timing.rpt
report_placement_utilization > ./reports/i2c/icc_i2c_master_top_cts.rpt
report_port > ./reports/i2c/icc_i2c_master_top_ports.rpt
sizeof_collection [get_ports [all_inputs]] >> ./reports/i2c/icc_i2c_master_top_ports.rpt
sizeof_collection [get_ports [all_outputs]] >> ./reports/i2c/icc_i2c_master_top_ports.rpt
# can also generate histograms
report_clock_tree -summary > ./reports/i2c/icc_i2c_master_top_clock_tree.rpt
sizeof_collection [get_cells -filter "ref_name=~*INV*" -clock_tree] >> ./reports/i2c/icc_i2c_master_top_clock_tree.rpt
Error: unknown option '-clock_tree' (CMD-010)
save_mw_cel -as i2c_master_top_extracted
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named i2c_master_top_extracted. (UIG-5)
1
quit

Memory usage for this session 505 Mbytes.
Memory usage for this session including child processes 505 Mbytes.
CPU usage for this session 25 seconds ( 0.01 hours ).
Elapsed time for this session 41 seconds ( 0.01 hours ).

Thank you...

