{
	"author": ["Anuja Sehgal", "Sandeep Kumar Goel", "Erik Jan Marinissen", "Krishnendu Chakrabarty"],
	"booktitle": "DATE",
	"crossref": "conf/date/2006p",
	"dblpkey": "conf/date/SehgalGMC06",
	"doi": "10.1145/1131561",
	"ee": "http://doi.acm.org/10.1145/1131561",
	"pages": "285-290",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": ["hierarchi", "awar", "and", "area", "effici", "test", "infrastructur", "design", "for", "core", "base", "system", "chip"],
	"tag": ["design", "framework"],
	"title": "Hierarchy-aware and area-efficient test infrastructure design for core-based system chips",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}