,0,1,2,3,4,5,6,7,8,9,10
0,Start Addr.  0x00040300  Description  ICF SERDES BLOCK  Constraints  Delivered from ICF. don't changed manually.  HDL Path  flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells  IndirectReg  ARRAY(0xf38850)  IndirectIndexReg  ARRAY(0x143fa00),,,,,,,,,,
1,Start Addr.,0x00040300,0x00040300,0x00040300,0x00040300,0x00040300,0x00040300,0x00040300,0x00040300,0x00040300,0x00040300
2,Description,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK,ICF SERDES BLOCK
3,Constraints,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.,Delivered from ICF. don't changed manually.
4,HDL Path,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells,flux_core_ins.flux_4ux_wrap_ins.flux_fp_branch.i_uxtop_wrap_lane0.i_ux4_x1_pipe_ns_fc_pma_ux_s2t1r1_pipe.i_dpma.i_main.i_cmn.i_pg.i_registry.i_bitcells
5,IndirectReg,ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850),ARRAY(0xf38850)
6,IndirectIndexReg,ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00),ARRAY(0x143fa00)
