================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Jul 19 17:18:55 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         prj
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              88
FF:               83
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 0.964       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                 | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                 | 88  | 83 |     |      |      |     |        |      |         |          |        |
|   (inst)             | 65  | 74 |     |      |      |     |        |      |         |          |        |
|   grp_init_arr_fu_96 | 23  | 9  |     |      |      |     |        |      |         |          |        |
+----------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 7      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.09   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------+------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN     | ENDPOINT PIN           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                    |                        |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------+------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.036 | ap_CS_fsm_reg[3]/C | empty_reg_85_reg[31]/D |            5 |         71 |          0.945 |          0.447 |        0.498 |
| Path2 | 7.037 | ap_CS_fsm_reg[3]/C | empty_reg_85_reg[29]/D |            5 |         71 |          0.944 |          0.447 |        0.497 |
| Path3 | 7.049 | ap_CS_fsm_reg[3]/C | empty_reg_85_reg[30]/D |            5 |         71 |          0.932 |          0.434 |        0.498 |
| Path4 | 7.063 | ap_CS_fsm_reg[3]/C | empty_reg_85_reg[23]/D |            4 |         71 |          0.918 |          0.425 |        0.493 |
| Path5 | 7.064 | ap_CS_fsm_reg[3]/C | empty_reg_85_reg[21]/D |            4 |         71 |          0.917 |          0.425 |        0.492 |
+-------+-------+--------------------+------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------+-------------------+
    | Path1 Cells              | Primitive Type    |
    +--------------------------+-------------------+
    | ap_CS_fsm_reg[3]         | REGISTER.SDR.FDRE |
    | empty_reg_85[0]_i_9      | CLB.LUT.LUT2      |
    | empty_reg_85_reg[0]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[8]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[16]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[24]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[31]     | REGISTER.SDR.FDRE |
    +--------------------------+-------------------+

    +--------------------------+-------------------+
    | Path2 Cells              | Primitive Type    |
    +--------------------------+-------------------+
    | ap_CS_fsm_reg[3]         | REGISTER.SDR.FDRE |
    | empty_reg_85[0]_i_9      | CLB.LUT.LUT2      |
    | empty_reg_85_reg[0]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[8]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[16]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[24]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[29]     | REGISTER.SDR.FDRE |
    +--------------------------+-------------------+

    +--------------------------+-------------------+
    | Path3 Cells              | Primitive Type    |
    +--------------------------+-------------------+
    | ap_CS_fsm_reg[3]         | REGISTER.SDR.FDRE |
    | empty_reg_85[0]_i_9      | CLB.LUT.LUT2      |
    | empty_reg_85_reg[0]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[8]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[16]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[24]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[30]     | REGISTER.SDR.FDRE |
    +--------------------------+-------------------+

    +--------------------------+-------------------+
    | Path4 Cells              | Primitive Type    |
    +--------------------------+-------------------+
    | ap_CS_fsm_reg[3]         | REGISTER.SDR.FDRE |
    | empty_reg_85[0]_i_9      | CLB.LUT.LUT2      |
    | empty_reg_85_reg[0]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[8]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[16]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[23]     | REGISTER.SDR.FDRE |
    +--------------------------+-------------------+

    +--------------------------+-------------------+
    | Path5 Cells              | Primitive Type    |
    +--------------------------+-------------------+
    | ap_CS_fsm_reg[3]         | REGISTER.SDR.FDRE |
    | empty_reg_85[0]_i_9      | CLB.LUT.LUT2      |
    | empty_reg_85_reg[0]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[8]_i_1  | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[16]_i_1 | CLB.CARRY.CARRY8  |
    | empty_reg_85_reg[21]     | REGISTER.SDR.FDRE |
    +--------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_fn_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_fn_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/top_fn_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_fn_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_fn_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_fn_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------+


