# system info led on 2018.09.16.23:23:18
system_info:
name,value
DEVICE,EP4CGX15BF14A7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1537150988
#
#
# Files generated for led on 2018.09.16.23:23:18
files:
filepath,kind,attributes,module,is_top
led/simulation/led.v,VERILOG,,led,true
led/simulation/submodules/led_nios2_processor.sdc,SDC,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor.v,VERILOG,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_jtag_debug_module_sysclk.v,VERILOG,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_jtag_debug_module_tck.v,VERILOG,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_jtag_debug_module_wrapper.v,VERILOG,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_nios2_waves.do,OTHER,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_ociram_default_contents.dat,DAT,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_ociram_default_contents.hex,HEX,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_ociram_default_contents.mif,MIF,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_oci_test_bench.v,VERILOG,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_rf_ram_a.dat,DAT,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_rf_ram_a.hex,HEX,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_rf_ram_a.mif,MIF,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_rf_ram_b.dat,DAT,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_rf_ram_b.hex,HEX,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_rf_ram_b.mif,MIF,,led_nios2_processor,false
led/simulation/submodules/led_nios2_processor_test_bench.v,VERILOG,,led_nios2_processor,false
led/simulation/submodules/led_onchip_memory2_0.hex,HEX,,led_onchip_memory2_0,false
led/simulation/submodules/led_onchip_memory2_0.v,VERILOG,,led_onchip_memory2_0,false
led/simulation/submodules/led_button_1.v,VERILOG,,led_button_1,false
led/simulation/submodules/led_output_y.v,VERILOG,,led_output_y,false
led/simulation/submodules/led_mm_interconnect_0.v,VERILOG,,led_mm_interconnect_0,false
led/simulation/submodules/led_irq_mapper.sv,SYSTEM_VERILOG,,led_irq_mapper,false
led/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
led/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
led/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
led/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
led/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
led/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
led/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
led/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
led/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
led/simulation/submodules/led_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_addr_router,false
led/simulation/submodules/led_mm_interconnect_0_addr_router_001.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_addr_router_001,false
led/simulation/submodules/led_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_id_router,false
led/simulation/submodules/led_mm_interconnect_0_id_router_002.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_id_router_002,false
led/simulation/submodules/led_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_cmd_xbar_demux,false
led/simulation/submodules/led_mm_interconnect_0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_cmd_xbar_demux_001,false
led/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_cmd_xbar_mux,false
led/simulation/submodules/led_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_cmd_xbar_mux,false
led/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_cmd_xbar_mux_002,false
led/simulation/submodules/led_mm_interconnect_0_cmd_xbar_mux_002.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_cmd_xbar_mux_002,false
led/simulation/submodules/led_mm_interconnect_0_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_rsp_xbar_demux_002,false
led/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_rsp_xbar_mux,false
led/simulation/submodules/led_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_rsp_xbar_mux,false
led/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_rsp_xbar_mux_001,false
led/simulation/submodules/led_mm_interconnect_0_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,led_mm_interconnect_0_rsp_xbar_mux_001,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
led.nios2_processor,led_nios2_processor
led.onchip_memory2_0,led_onchip_memory2_0
led.button_1,led_button_1
led.button_2,led_button_1
led.output_y,led_output_y
led.mm_interconnect_0,led_mm_interconnect_0
led.mm_interconnect_0.nios2_processor_instruction_master_translator,altera_merlin_master_translator
led.mm_interconnect_0.nios2_processor_data_master_translator,altera_merlin_master_translator
led.mm_interconnect_0.nios2_processor_jtag_debug_module_translator,altera_merlin_slave_translator
led.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
led.mm_interconnect_0.button_1_s1_translator,altera_merlin_slave_translator
led.mm_interconnect_0.button_2_s1_translator,altera_merlin_slave_translator
led.mm_interconnect_0.output_y_s1_translator,altera_merlin_slave_translator
led.mm_interconnect_0.nios2_processor_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
led.mm_interconnect_0.nios2_processor_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
led.mm_interconnect_0.nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
led.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
led.mm_interconnect_0.button_1_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
led.mm_interconnect_0.button_2_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
led.mm_interconnect_0.output_y_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
led.mm_interconnect_0.nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
led.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
led.mm_interconnect_0.button_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
led.mm_interconnect_0.button_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
led.mm_interconnect_0.output_y_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
led.mm_interconnect_0.addr_router,led_mm_interconnect_0_addr_router
led.mm_interconnect_0.addr_router_001,led_mm_interconnect_0_addr_router_001
led.mm_interconnect_0.id_router,led_mm_interconnect_0_id_router
led.mm_interconnect_0.id_router_001,led_mm_interconnect_0_id_router
led.mm_interconnect_0.id_router_002,led_mm_interconnect_0_id_router_002
led.mm_interconnect_0.id_router_003,led_mm_interconnect_0_id_router_002
led.mm_interconnect_0.id_router_004,led_mm_interconnect_0_id_router_002
led.mm_interconnect_0.cmd_xbar_demux,led_mm_interconnect_0_cmd_xbar_demux
led.mm_interconnect_0.rsp_xbar_demux,led_mm_interconnect_0_cmd_xbar_demux
led.mm_interconnect_0.rsp_xbar_demux_001,led_mm_interconnect_0_cmd_xbar_demux
led.mm_interconnect_0.cmd_xbar_demux_001,led_mm_interconnect_0_cmd_xbar_demux_001
led.mm_interconnect_0.cmd_xbar_mux,led_mm_interconnect_0_cmd_xbar_mux
led.mm_interconnect_0.cmd_xbar_mux_001,led_mm_interconnect_0_cmd_xbar_mux
led.mm_interconnect_0.cmd_xbar_mux_002,led_mm_interconnect_0_cmd_xbar_mux_002
led.mm_interconnect_0.cmd_xbar_mux_003,led_mm_interconnect_0_cmd_xbar_mux_002
led.mm_interconnect_0.cmd_xbar_mux_004,led_mm_interconnect_0_cmd_xbar_mux_002
led.mm_interconnect_0.rsp_xbar_demux_002,led_mm_interconnect_0_rsp_xbar_demux_002
led.mm_interconnect_0.rsp_xbar_demux_003,led_mm_interconnect_0_rsp_xbar_demux_002
led.mm_interconnect_0.rsp_xbar_demux_004,led_mm_interconnect_0_rsp_xbar_demux_002
led.mm_interconnect_0.rsp_xbar_mux,led_mm_interconnect_0_rsp_xbar_mux
led.mm_interconnect_0.rsp_xbar_mux_001,led_mm_interconnect_0_rsp_xbar_mux_001
led.irq_mapper,led_irq_mapper
led.rst_controller,altera_reset_controller
