{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2008-12-30", "socialnetworks": [], "tools": [{"sourceforge_group_id": 249287, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "fullname": "3 - Alpha", "shortname": "alpha", "id": 9}], "environment": [{"fullpath": "User Interface :: Graphical :: Win32 (MS Windows)", "fullname": "Win32 (MS Windows)", "shortname": "win32", "id": 230}], "language": [{"fullpath": "Programming Language :: Delphi/Kylix", "fullname": "Delphi/Kylix", "shortname": "Delphi", "id": 265}, {"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: Public Domain", "fullname": "Public Domain", "shortname": "publicdomain", "id": 197}], "database": [], "topic": [{"fullpath": "Topic :: Other/Nonlisted Topic", "fullname": "Other/Nonlisted Topic", "shortname": "other", "id": 234}], "audience": [], "translation": [], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: WinXP", "fullname": "WinXP", "shortname": "mswin_xp", "id": 419}]}, "_id": "515ef859271846345e702d83", "name": "VHDL FSM Generator", "url": "http://sourceforge.net/p/vhdlfsmgenerato/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "VHDL FSM Generator, like the name says, is an application that will allow you to easily generate a finite state machine in VHDL without any (or very little) VHDL knowledge. The source code was programmed in Delphi 7.", "moved_to_url": "", "shortname": "vhdlfsmgenerato", "developers": [{"url": "http://sourceforge.net/u/uberfry/", "username": "uberfry", "name": "uberfry"}], "external_homepage": "http://vhdlfsmgenerato.sourceforge.net"}
