// Seed: 4174464215
macromodule module_0;
  wire id_1;
  wire id_2;
  wire id_3, id_4, id_5;
  wire id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6 (id_7),
        .id_8 (-1),
        .id_9 (1),
        .id_10(id_9),
        .id_11(id_1 & -1)
    ),
    id_12,
    id_13,
    id_14
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = -1;
  module_0 modCall_1 ();
endmodule
