#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e9ab34efe0 .scope module, "addend_shift_regTB" "addend_shift_regTB" 2 4;
 .timescale -9 -9;
v000001e9ab332250_0 .var "CLK", 0 0;
v000001e9ab331b70_0 .var "L", 0 0;
v000001e9ab331c10_0 .var "Load", 7 0;
v000001e9ab331e90_0 .net "Sout", 0 0, v000001e9ab332570_0;  1 drivers
S_000001e9ab351770 .scope module, "UUT" "subtrahend_shift_reg" 2 9, 3 35 0, S_000001e9ab34efe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LE";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v000001e9ab332110_0 .net "CLK", 0 0, v000001e9ab332250_0;  1 drivers
v000001e9ab332390_0 .net "LE", 0 0, v000001e9ab331b70_0;  1 drivers
v000001e9ab331df0_0 .net "Load", 7 0, v000001e9ab331c10_0;  1 drivers
v000001e9ab332570_0 .var "Sout", 0 0;
v000001e9ab332430_0 .var "subtrahend", 7 0;
E_000001e9ab34f820 .event negedge, v000001e9ab332110_0;
E_000001e9ab34fde0 .event posedge, v000001e9ab332110_0;
E_000001e9ab34f960 .event anyedge, v000001e9ab332110_0;
S_000001e9ab351310 .scope module, "topTB" "topTB" 3 160;
 .timescale -9 -9;
v000001e9ab3ab260_0 .net "N", 0 0, v000001e9ab331ad0_0;  1 drivers
v000001e9ab3a9aa0_0 .var "St", 0 0;
v000001e9ab3aa180_0 .net "V", 0 0, v000001e9ab3a9fa0_0;  1 drivers
v000001e9ab3aa540_0 .net "Z", 0 0, v000001e9ab331a30_0;  1 drivers
v000001e9ab3a9b40_0 .net "eightBitDifference", 7 0, v000001e9ab3324d0_0;  1 drivers
v000001e9ab3aa680_0 .var "eightBitMinuend", 7 0;
v000001e9ab3aa720_0 .var "eightBitSubtrahend", 7 0;
S_000001e9ab32f060 .scope module, "UUT" "top" 3 167, 3 97 0, S_000001e9ab351310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "St";
    .port_info 1 /INPUT 8 "eightBitMinuend";
    .port_info 2 /INPUT 8 "eightBitSubtrahend";
    .port_info 3 /OUTPUT 8 "eightBitDifference";
    .port_info 4 /OUTPUT 1 "StatusRegZ";
    .port_info 5 /OUTPUT 1 "StatusRegN";
    .port_info 6 /OUTPUT 1 "StatusRegV";
v000001e9ab3aacc0_0 .net "Bin", 0 0, v000001e9ab3318f0_0;  1 drivers
v000001e9ab3a9a00_0 .net "Bout", 0 0, L_000001e9ab334250;  1 drivers
v000001e9ab3aaea0_0 .var "CLK", 0 0;
v000001e9ab3ab3a0_0 .var "LAccumulator", 0 0;
v000001e9ab3a9960_0 .var "LSubtrahend", 0 0;
v000001e9ab3a9780_0 .var "PoutE", 0 0;
v000001e9ab3a9d20_0 .var "R", 0 0;
v000001e9ab3a9c80_0 .net "Si", 0 0, L_000001e9ab333840;  1 drivers
v000001e9ab3aab80_0 .net "St", 0 0, v000001e9ab3a9aa0_0;  1 drivers
v000001e9ab3a98c0_0 .net "StatusRegN", 0 0, v000001e9ab331ad0_0;  alias, 1 drivers
v000001e9ab3a9e60_0 .net "StatusRegV", 0 0, v000001e9ab3a9fa0_0;  alias, 1 drivers
v000001e9ab3aa220_0 .net "StatusRegZ", 0 0, v000001e9ab331a30_0;  alias, 1 drivers
v000001e9ab3ab1c0_0 .net "eightBitDifference", 7 0, v000001e9ab3324d0_0;  alias, 1 drivers
v000001e9ab3aa400_0 .net "eightBitMinuend", 7 0, v000001e9ab3aa680_0;  1 drivers
v000001e9ab3aa5e0_0 .net "eightBitSubtrahend", 7 0, v000001e9ab3aa720_0;  1 drivers
v000001e9ab3aa4a0_0 .net "minuend", 0 0, v000001e9ab332070_0;  1 drivers
v000001e9ab3a9820_0 .net "subtrahend", 0 0, v000001e9ab3aac20_0;  1 drivers
S_000001e9ab33fd10 .scope module, "accumulatorReg" "accumulator_shift_reg" 3 113, 3 2 0, S_000001e9ab32f060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Si";
    .port_info 2 /INPUT 1 "LE";
    .port_info 3 /INPUT 8 "Load";
    .port_info 4 /INPUT 1 "PoutE";
    .port_info 5 /OUTPUT 1 "Sout";
    .port_info 6 /OUTPUT 8 "Pout";
v000001e9ab3322f0_0 .net "CLK", 0 0, v000001e9ab3aaea0_0;  1 drivers
v000001e9ab331cb0_0 .net "LE", 0 0, v000001e9ab3ab3a0_0;  1 drivers
v000001e9ab331f30_0 .net "Load", 7 0, v000001e9ab3aa680_0;  alias, 1 drivers
v000001e9ab3324d0_0 .var "Pout", 7 0;
v000001e9ab332610_0 .net "PoutE", 0 0, v000001e9ab3a9780_0;  1 drivers
v000001e9ab331fd0_0 .net "Si", 0 0, L_000001e9ab333840;  alias, 1 drivers
v000001e9ab332070_0 .var "Sout", 0 0;
v000001e9ab331850_0 .var "accumulator", 7 0;
E_000001e9ab3500a0 .event negedge, v000001e9ab3322f0_0;
E_000001e9ab34f6a0 .event posedge, v000001e9ab3322f0_0;
E_000001e9ab34fc60 .event anyedge, v000001e9ab3322f0_0;
S_000001e9ab33fea0 .scope module, "flipflop" "borrow_flipflop" 3 128, 3 61 0, S_000001e9ab32f060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v000001e9ab3326b0_0 .net "CLK", 0 0, v000001e9ab3aaea0_0;  alias, 1 drivers
v000001e9ab3317b0_0 .net "D", 0 0, L_000001e9ab334250;  alias, 1 drivers
v000001e9ab3318f0_0 .var "Q", 0 0;
v000001e9ab331990_0 .net "R", 0 0, v000001e9ab3a9d20_0;  1 drivers
S_000001e9ab07d860 .scope module, "register" "status_register" 3 136, 3 83 0, S_000001e9ab32f060;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "SReg1";
    .port_info 4 /OUTPUT 1 "SReg2";
    .port_info 5 /OUTPUT 1 "SReg3";
v000001e9ab331a30_0 .var "SReg1", 0 0;
v000001e9ab331ad0_0 .var "SReg2", 0 0;
v000001e9ab3a9fa0_0 .var "SReg3", 0 0;
v000001e9ab3a9f00_0 .net "X", 7 0, v000001e9ab3aa680_0;  alias, 1 drivers
v000001e9ab3aa9a0_0 .net "Y", 7 0, v000001e9ab3aa720_0;  alias, 1 drivers
v000001e9ab3aafe0_0 .net "clk", 0 0, v000001e9ab3aaea0_0;  alias, 1 drivers
S_000001e9ab07d9f0 .scope module, "subtractor" "full_subtractor" 3 132, 3 72 0, S_000001e9ab32f060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Bout";
L_000001e9ab334020 .functor XOR 1, v000001e9ab332070_0, v000001e9ab3aac20_0, C4<0>, C4<0>;
L_000001e9ab333840 .functor XOR 1, L_000001e9ab334020, v000001e9ab3318f0_0, C4<0>, C4<0>;
L_000001e9ab334100 .functor NOT 1, v000001e9ab332070_0, C4<0>, C4<0>, C4<0>;
L_000001e9ab334090 .functor AND 1, L_000001e9ab334100, v000001e9ab3318f0_0, C4<1>, C4<1>;
L_000001e9ab333e60 .functor AND 1, v000001e9ab3aac20_0, v000001e9ab3318f0_0, C4<1>, C4<1>;
L_000001e9ab333f40 .functor OR 1, L_000001e9ab334090, L_000001e9ab333e60, C4<0>, C4<0>;
L_000001e9ab333ca0 .functor NOT 1, v000001e9ab332070_0, C4<0>, C4<0>, C4<0>;
L_000001e9ab334170 .functor AND 1, L_000001e9ab333ca0, v000001e9ab3aac20_0, C4<1>, C4<1>;
L_000001e9ab334250 .functor OR 1, L_000001e9ab333f40, L_000001e9ab334170, C4<0>, C4<0>;
v000001e9ab3aaf40_0 .net "Bin", 0 0, v000001e9ab3318f0_0;  alias, 1 drivers
v000001e9ab3a9640_0 .net "Bout", 0 0, L_000001e9ab334250;  alias, 1 drivers
v000001e9ab3ab080_0 .net "D", 0 0, L_000001e9ab333840;  alias, 1 drivers
v000001e9ab3aad60_0 .net "X", 0 0, v000001e9ab332070_0;  alias, 1 drivers
v000001e9ab3aa040_0 .net "Y", 0 0, v000001e9ab3aac20_0;  alias, 1 drivers
v000001e9ab3a9dc0_0 .net *"_ivl_0", 0 0, L_000001e9ab334020;  1 drivers
v000001e9ab3aa2c0_0 .net *"_ivl_10", 0 0, L_000001e9ab333f40;  1 drivers
v000001e9ab3aa900_0 .net *"_ivl_12", 0 0, L_000001e9ab333ca0;  1 drivers
v000001e9ab3ab120_0 .net *"_ivl_14", 0 0, L_000001e9ab334170;  1 drivers
v000001e9ab3a96e0_0 .net *"_ivl_4", 0 0, L_000001e9ab334100;  1 drivers
v000001e9ab3aa0e0_0 .net *"_ivl_6", 0 0, L_000001e9ab334090;  1 drivers
v000001e9ab3a9be0_0 .net *"_ivl_8", 0 0, L_000001e9ab333e60;  1 drivers
S_000001e9ab33d9e0 .scope module, "subtrahendReg" "subtrahend_shift_reg" 3 120, 3 35 0, S_000001e9ab32f060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LE";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v000001e9ab3aa360_0 .net "CLK", 0 0, v000001e9ab3aaea0_0;  alias, 1 drivers
v000001e9ab3aaa40_0 .net "LE", 0 0, v000001e9ab3a9960_0;  1 drivers
v000001e9ab3aa860_0 .net "Load", 7 0, v000001e9ab3aa720_0;  alias, 1 drivers
v000001e9ab3aac20_0 .var "Sout", 0 0;
v000001e9ab3aaae0_0 .var "subtrahend", 7 0;
    .scope S_000001e9ab351770;
T_0 ;
    %wait E_000001e9ab34f960;
    %load/vec4 v000001e9ab332390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001e9ab331df0_0;
    %store/vec4 v000001e9ab332430_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e9ab351770;
T_1 ;
    %wait E_000001e9ab34fde0;
    %load/vec4 v000001e9ab332390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e9ab332430_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001e9ab332570_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e9ab351770;
T_2 ;
    %wait E_000001e9ab34f820;
    %load/vec4 v000001e9ab332390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e9ab332430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e9ab332430_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e9ab332430_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e9ab33fd10;
T_3 ;
    %wait E_000001e9ab34fc60;
    %load/vec4 v000001e9ab331cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001e9ab331f30_0;
    %store/vec4 v000001e9ab331850_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e9ab33fd10;
T_4 ;
    %wait E_000001e9ab34f6a0;
    %load/vec4 v000001e9ab331cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e9ab331850_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001e9ab332070_0, 0, 1;
T_4.0 ;
    %load/vec4 v000001e9ab332610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e9ab331850_0;
    %store/vec4 v000001e9ab3324d0_0, 0, 8;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e9ab33fd10;
T_5 ;
    %wait E_000001e9ab3500a0;
    %load/vec4 v000001e9ab331cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e9ab331fd0_0;
    %load/vec4 v000001e9ab331850_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e9ab331850_0, 0, 8;
T_5.0 ;
    %load/vec4 v000001e9ab332610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e9ab331850_0;
    %store/vec4 v000001e9ab3324d0_0, 0, 8;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e9ab33d9e0;
T_6 ;
    %wait E_000001e9ab34fc60;
    %load/vec4 v000001e9ab3aaa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001e9ab3aa860_0;
    %store/vec4 v000001e9ab3aaae0_0, 0, 8;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e9ab33d9e0;
T_7 ;
    %wait E_000001e9ab34f6a0;
    %load/vec4 v000001e9ab3aaa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e9ab3aaae0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001e9ab3aac20_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e9ab33d9e0;
T_8 ;
    %wait E_000001e9ab3500a0;
    %load/vec4 v000001e9ab3aaa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e9ab3aaae0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e9ab3aaae0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e9ab3aaae0_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e9ab33fea0;
T_9 ;
    %wait E_000001e9ab3500a0;
    %load/vec4 v000001e9ab331990_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v000001e9ab3317b0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v000001e9ab3318f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e9ab07d860;
T_10 ;
    %wait E_000001e9ab3500a0;
    %load/vec4 v000001e9ab3a9f00_0;
    %load/vec4 v000001e9ab3aa9a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %pad/s 1;
    %store/vec4 v000001e9ab331a30_0, 0, 1;
    %load/vec4 v000001e9ab3a9f00_0;
    %load/vec4 v000001e9ab3aa9a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %pad/s 1;
    %store/vec4 v000001e9ab331ad0_0, 0, 1;
    %load/vec4 v000001e9ab3aa9a0_0;
    %pad/u 32;
    %load/vec4 v000001e9ab3a9f00_0;
    %pad/u 32;
    %sub;
    %cmpi/u 128, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/s 1;
    %store/vec4 v000001e9ab3a9fa0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e9ab32f060;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9ab3aaea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9ab3ab3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9ab3a9780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9ab3a9960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9ab3a9d20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e9ab32f060;
T_12 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9ab3a9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9ab3aaea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9ab3ab3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9ab3a9960_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001e9ab3aaea0_0;
    %inv;
    %store/vec4 v000001e9ab3aaea0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e9ab32f060;
T_13 ;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9ab3a9780_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 151 "$finish" {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_000001e9ab351310;
T_14 ;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000001e9ab3aa680_0, 0, 8;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v000001e9ab3aa720_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_000001e9ab351310;
T_15 ;
    %delay 190, 0;
    %vpi_call 3 171 "$display", " %b {%d}", v000001e9ab3aa680_0, v000001e9ab3aa680_0 {0 0 0};
    %vpi_call 3 172 "$display", "-%b {%d}", v000001e9ab3aa720_0, v000001e9ab3aa720_0 {0 0 0};
    %vpi_call 3 173 "$display", "------------" {0 0 0};
    %vpi_call 3 174 "$display", " %b\012", v000001e9ab3a9b40_0 {0 0 0};
    %vpi_call 3 175 "$display", "Status Registers:" {0 0 0};
    %vpi_call 3 176 "$display", "Z= %b  N= %b  V= %b", v000001e9ab3aa540_0, v000001e9ab3ab260_0, v000001e9ab3aa180_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "subtrahend_shift_regTB.v";
    "./Capstone.v";
