/*
 * @File name    : driver_clk.c
 * @Author       : Bluetrum IOT Team
 * @Date         : 2023-04-04
 * @Description  : This file provides functions to manage the most functionalities
 *                 of the CLK peripheral.
 *
 * Copyright (c) by Bluetrum, All Rights Reserved.
 */
#include "driver_clk.h"

void clk_gate0_cmd(uint32_t clock_gate, CLK_STATE state)
{
    if (state != CLK_DIS) {
        CLKGAT0 |= clock_gate;
    } else {
        CLKGAT0 &= ~clock_gate;
    }
}

void clk_gate1_cmd(uint32_t clock_gate, CLK_STATE state)
{
    if (state != CLK_DIS) {
        CLKGAT1 |= clock_gate;
    } else {
        CLKGAT1 &= ~clock_gate;
    }
}

void clk_gate2_cmd(uint32_t clock_gate, CLK_STATE state)
{
    if (state != CLK_DIS) {
        CLKGAT2 |= clock_gate;
    } else {
        CLKGAT2 &= ~clock_gate;
    }
}

void clk_clkout_set(CLK_CLKOUT_TYPEDEF clk_sel, uint8_t div, CLK_STATE state)
{
    if (state != CLK_DIS) {
        CLKCON0 &= ~(0x0f << 13);
        CLKCON0 |= ((clk_sel & 0x0f) << 13);

        CLKDIVCON0 &= ~(0x1f << 17);
        CLKDIVCON0 |= ((div & 0x1f) << 17);
    } else {
        CLKCON0 &= ~(0x0f << 13);
        CLKDIVCON0 &= ~(0x1f << 17);
    }
}

void clk_clk32k_rtc_set(CLK_CLK32K_RTC_TYPEDEF clk_sel)
{
    uint32_t rtccon0 = RTCCON0;

    if ((CLK_CLK32K_RTC_RC2M_RTC == clk_sel) || (CLK_CLK32K_RTC_SNF_RC_RTC == clk_sel)) {
        rtccon0  |= BIT(19);                                //RC2M_RTC enable
    }

    rtccon0 &= ~(0x03 << 8);
    rtccon0 |= ((clk_sel & 0x03) << 8);

    RTCCON0 = rtccon0;
}

uint32_t clk_clk32k_rtc_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t rtccon0 = RTCCON0;
    u8 index;

    index = (rtccon0 >> 8) & 0x03;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_CLK32K_RTC_1BIT:
                return -1L;

            case CLK_CLK32K_RTC_X24MDIV12_RTC:
                return 2000000 / 64;

            default:
                return 0;
        }
    }
}

void clk_hsut0_clk_set(CLK_HSUART_CLK_TYPEDEF clk_sel)
{
    uint32_t clkcon0 = CLKCON0;

    if (clk_sel >= CLK_HSUT0_PLLDIV2) {
        clk_sel -= CLK_HSUT0_PLLDIV2;
        clkcon0 |= BIT(19);

    }

    clkcon0 &= ~(0x03 << 17);
    clkcon0 |= ((clk_sel & 0x03) << 17);

    CLKCON0 = clkcon0;
}

uint32_t clk_hsut0_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon0 = CLKCON0;
    u8 index;

    index = ((clkcon0 >> 17) & 0x03);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        if (clkcon0 & BIT(19)) {
            switch (index) {
            case CLK_HSUT0_PLLDIV2:
                return 0;

            case CLK_HSUT0_PLLDIV3:
                return 0;

            case CLK_HSUT0_PLLDIV4:
                return 0;

            default:
                return 0;
            }
        } else {
            switch (index) {
            case CLK_HSUT0_XOSC24M:
                return 24000000;

            case CLK_HSUT0_XOSC48M:
                return 48000000;

            case CLK_HSUT0_UART0_CLKOUT:
                return clk_uart_clk_get(UART0_REG, CLK_VALUE_MODE_FREQ);

            case CLK_HSUT0_UART1_CLKOUT:
                return clk_uart_clk_get(UART1_REG, CLK_VALUE_MODE_FREQ);

            default:
                return 0;
            }
        }
    }
}

void clk_saradc_clk_set(CLK_SARADC_CLK_TYPEDEF clk_sel)
{
    uint32_t clkcon0 = CLKCON0;

    clkcon0 &= ~(0x03 << 28);
    clkcon0 |= ((clk_sel & 0x03) << 28);

    CLKCON0 = clkcon0;
}

uint32_t clk_saradc_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon0 = CLKCON0;
    u8 index;

    index = ((clkcon0 >> 28) & 0x03);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_SARADC_CLK_RC2M_CLK:
                return 2500000; //clk_rc_rc2m_nhz_get();

            case CLK_SARADC_CLK_X24M_CLKDIV4:
                return 6000000;

            case CLK_SARADC_CLK_X24M_CLKDIV2:
                return 12000000;

            case CLK_SARADC_CLK_X24Md32K_CLK:
                return 32000;

            default:
                return 0;
        }
    }
}

void clk_uart_clk_set(uart_typedef *uartx, CLK_UART_CLK_TYPEDEF clk_sel)
{
    uint32_t clkcon1 = CLKCON1;

    if (uartx == UART0_REG) {
        clkcon1 &= ~(0x03 << 7);
        clkcon1 |= ((clk_sel & 0x03) << 7);
    } else if (uartx == UART1_REG) {
        clkcon1 &= ~(0x03 << 28);
        clkcon1 |= ((clk_sel & 0x03) << 28);
    }

    CLKCON1 = clkcon1;
}

uint32_t clk_uart_clk_get(uart_typedef *uartx, CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    u8 index;

    if (uartx == UART0_REG) {
        index = ((clkcon1 >> 7) & 0x03);
    } else {
        index = ((clkcon1 >> 28) & 0x03);
    }

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_UART_XOSC24M:
                return 24000000;

            case CLK_UART_XOSC48M:
                return 48000000;

            default:
                return 0;
        }
    }
}

void clk_tmr_inc_set(CLK_TMR_INC_TYPEDEF clk_sel)
{
    uint32_t clkcon0 = CLKCON0;

    clkcon0 &= ~(0x03 << 23);
    clkcon0 |= ((clk_sel & 0x03) << 23);

    CLKCON0 = clkcon0;
}

uint32_t clk_tmr_inc_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon0 = CLKCON0;
    u8 index;

    index = (clkcon0 >> 23) & 0x03;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_TMR_INC_OSC32K:
                return clk_clk32k_rtc_get(CLK_VALUE_MODE_FREQ);

            case CLK_TMR_INC_CLKOUOT_PIN:
                return -1L;

            case CLK_TMR_INC_X24M_DIV_CLK:
                return 24000000 / (((CLKDIVCON0 >> 24) & 0xff) + 1);

            default:
                return 0;
        }
    }
}

void clk_uart_inc_set(CLK_UART_INC_TPYEDEF clk_sel)
{
    uint32_t clkcon1 = CLKCON1;

    clkcon1 &= ~(0x01 << 14);
    clkcon1 |= ((clk_sel & 0x01) << 14);

    CLKCON1 = clkcon1;
}

uint32_t clk_uart_inc_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    u8 index;

    index = (clkcon1 >> 14) & 0x01;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_UART_INC_X24M_DIV_CLK:
                return 24000000 / (((CLKDIVCON0 >> 24) & 0xff) + 1);

            case CLK_UART_INC_X24M_CLKDIV4:
                return 6000000;

            default:
                return 0;
        }
    }
}

void clk_clk2m_ks_set(CLK_CLK2M_KS_TYPEDEF clk_sel)
{
    if (clk_sel == CLK_CLK2M_KS_SNF_RING || clk_sel == CLK_CLK2M_KS_SNF_RC_RTC) {
        RTCCON5 |= BIT(10) | BIT(11); // lp release reset,lp interface
        RTCCON0 |= BIT(19) | BIT(0);  //RC2M_RTC enable
    }

    uint32_t rtccon0 = RTCCON0;
    rtccon0 &= ~(0x03 << 14);
    rtccon0 |= ((clk_sel & 0x03) << 14);

    RTCCON0 = rtccon0;
}

uint32_t clk_clk2m_ks_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t rtccon0 = RTCCON0;
    u8 index;

    index = (rtccon0 >> 14) & 0x03;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_CLK2M_KS_1BIT:
                return -1L;

            case CLK_CLK2M_KS_SNF_RING:
                return 300000;

            case CLK_CLK2M_KS_X24MDIV12_RTC:
                return 2000000;

            default:
                return 0;
        }
    }
}

void clk_sdadda_clk_set(CLK_SDADDA_CLK_TYPEDEF clk_sel)
{
    u32 clkcon1 = CLKCON1;

    RSTCON0 |= BIT(5);  // dac_clk_rstn
    RSTCON0 |= BIT(6);  // adda_clk_rstn

    clkcon1 &= ~(0x01 << 2);
    clkcon1 |= ((clk_sel & 0x01) << 2);

    if (clk_sel == CLK_SDADDA_CLK48_A) {
        ///选用pll时钟
        PRCLKDIVCON0 &= ~(0xf << 0);
        PRCLKDIVCON0 |= 4;
        ///或上BIT(1)使能分频设置
        PRCLKCON0 |= BIT(1);
        PRCLKCON0 |= BIT(7);
        PRCLKCON0 &= ~(BIT(5) | BIT(2) | BIT(0));
    } else if (clk_sel == CLK_SDADDA_TSCKIN_A) {
        clkcon1 = (clkcon1 & ~(0x3 << 0)) | (0x1 << 0);  //xosc_x2_clk
    }

    CLKCON1 = clkcon1;
}

uint32_t clk_sdadda_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    u32 clkcon1 = CLKCON1;
    u8 index;

    index = (clkcon1 >> 2) & 0x1;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_SDADDA_CLK48_A:
                return 48000000;

            case CLK_SDADDA_TSCKIN_A:
                return 24000000;

            default:
                return 0;
        }
    }
}

void clk_ledc_clk_set(CLK_LEDC_CLK_TYPEDEF clk_sel)
{
    u32 clkcon1 = CLKCON1;

    clkcon1 &= ~(0x01 << 27);
    clkcon1 |= (clk_sel & 0x01) << 27;

    CLKCON1 = clkcon1;
}

uint32_t clk_ledc_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    u32 clkcon1 = CLKCON1;
    u8 index;

    index = (clkcon1 >> 27) & 0x01;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_LEDC_CLK_XOSC24M:
                return 24000000;

            case CLK_LEDC_CLK_X24M_CLKDIV2:
                return 12000000;

            default:
                return 0;
        }
    }
}

void clk_irtx_clk_set(CLK_IR_CLK_TYPEDEF clk_sel)
{
    uint32_t clkcon1 = CLKCON1;

    clkcon1 &= ~(0x03 << 6);
    clkcon1 |= ((clk_sel & 0x03) << 6);

    CLKCON1 = clkcon1;
}

uint32_t clk_irtx_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    u8 index;

    index = ((clkcon1 >> 6) & 0x03);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_IR_CLK_X24M_32K:
                return 32000;

            case CLK_IR_CLK_X24M_CLKDIV24:
                return 1000000;

            case CLK_IR_CLK_OSC32K:
                return clk_clk32k_rtc_get(CLK_VALUE_MODE_FREQ);

            case CLK_IR_CLK_RC32K_CLK:
                return clk_clk32k_rtc_get(CLK_VALUE_MODE_FREQ);

            default:
                return 0;
        }
    }
}

void clk_irtx_mod_clk_set(CLK_IR_MOD_CLK_TYPEDEF clk_sel)
{
    uint32_t clkcon1 = CLKCON1;

    clkcon1 &= ~(0x01 << 9);
    clkcon1 |= ((clk_sel & 0x01) << 9);

    CLKCON1 = clkcon1;
}

uint32_t clk_irtx_mod_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    u8 index;

    index = ((clkcon1 >> 9) & 0x01);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_IR_MOD_CLK_X24M_CLKDIV8:
                return 3000000;

            case CLK_IR_MOD_CLK_X24M_CLKDIV6:
                return 4000000;

            default:
                return 0;
        }
    }
}

void clk_irrx_clk_set(CLK_IR_CLK_TYPEDEF clk_sel)
{
    uint32_t clkcon1 = CLKCON1;

    clkcon1 &= ~(0x03 << 6);
    clkcon1 |= ((clk_sel & 0x03) << 6);

    CLKCON1 = clkcon1;
}

uint32_t clk_irrx_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    u8 index;

    index = ((clkcon1 >> 6) & 0x03);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_IR_CLK_X24M_32K:
                return 32000;

            case CLK_IR_CLK_X24M_CLKDIV24:
                return 1000000;

            case CLK_IR_CLK_OSC32K:
                return clk_clk32k_rtc_get(CLK_VALUE_MODE_FREQ);

            case CLK_IR_CLK_RC32K_CLK:
                return clk_clk32k_rtc_get(CLK_VALUE_MODE_FREQ);

            default:
                return 0;
        }
    }
}


void clk_iis_bclk_set(CLK_IIS_BCLK_TYPEDEF clk_sel, uint16_t div)
{
    CLKCON1 = (CLKCON1 & ~(0x7 << 3)) | (clk_sel << 3);
    CLKDIVCON0 = (CLKDIVCON0 & ~(0xff << 8)) | ((div - 1) << 8);

    if (clk_sel == CLK_IIS_BCLK_PLL0_DIV2P5) {
        clk_gate0_cmd(CLK_GATE0_PLLDIV2P5, CLK_EN);
        PLL0CON |= BIT(19);
    }
}

uint32_t clk_iis_bclk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    uint32_t clkdivcon0 = CLKDIVCON0;

    u8 index = ((clkcon1 >> 3) & 0x07);
    u8 div = ((clkdivcon0 >> 8) & 0xff);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_IIS_BCLK_PLL0_DIV2:
                return 24000000000/div;

            case CLK_IIS_BCLK_PLL0_DIV2P5:
                return 192000000/div;

            case CLK_IIS_BCLK_PLL0_DIV3:
                return 160000000/div;

            case CLK_IIS_BCLK_ADDA:
                return clk_sdadda_clk_get(CLK_VALUE_MODE_FREQ);

            case CLK_IIS_BCLK_MCLK:
                return clk_iis_mclk_get(CLK_VALUE_MODE_FREQ);

            case CLK_IIS_BCLK_XOS48M:
                return 48000000;

            case CLK_IIS_BCLK_BCLK_IN:
                return 48000000;

            case CLK_IIS_BCLK_BCLK_IN_FLT:
                return 192000000/div;  //div2p5

            default:
                return 0;
        }
    }
}

void clk_iis_mclk_set(CLK_IIS_MCLK_TYPEDEF clk_sel, uint16_t div)
{
    CLKCON1 = (CLKCON1 & ~(0x3 << 15)) | (clk_sel << 15);
    IISMCLKDIV = (div-1) << 0;
}

uint32_t clk_iis_mclk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    uint32_t iismclkdiv = IISMCLKDIV;

    u8 index = ((clkcon1 >> 3) & 0x07);
    u8 div = ((iismclkdiv >> 0) & 0xff);

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_IIS_MCLK_PLL0_DIV2:
                return 24000000000/div;

            case CLK_IIS_MCLK_PLL0_DIV2P5:
                return 192000000/div;

            case CLK_IIS_MCLK_PLL0_DIV3:
                return 160000000/div;

            case CLK_IIS_MCLK_ADDC:
                return clk_sdadda_clk_get(CLK_VALUE_MODE_FREQ);

            default:
                return 0;
        }
    }
}

void clk_touch_key_clk_set(CLK_TOUCH_KEY_TYPEDEF clk_sel)
{
    if (CLK_TOUCH_KEY_CLK_XOSC24M == clk_sel) {
        XOSCCON |= BIT(10);     //xosc enable
        CLKCON4 &= ~BIT(26);    //select xosc24m_p
    	CLKGAT1 |= BIT(29);     //x24m_clk enable
    } else if (CLK_TOUCH_KEY_RC2M == clk_sel) {
    	RTCCON0 |= BIT(19);                          //RC2M_RTC EN
    } else if (CLK_TOUCH_KEY_RING == clk_sel) {
        RTCCON1 |= BIT(21);
    	RTCCON0 |= BIT(27);
        delay_us(10);
        RTCCON1 &= ~BIT(21);
    }

    RTCCON0 = (RTCCON0 & ~(3 << 12)) | (clk_sel << 12);

	//RTCCON &= ~BIT(0);	   //VRTC11 voltage select RTCCON4 bit26~24
	//RTCCON4 = (RTCCON4 & ~(0x07 << 24)) | (5 << 24);		//vrtc11 voltage select 0.7+0.065*5 = 1.025V
}

uint32_t clk_touch_key_clk_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    u32 rtccon0 = RTCCON0;
    u8 index;

    index = (rtccon0 >> 12) & 0x03;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_TOUCH_KEY_RING:
                return 300000;

            case CLK_TOUCH_KEY_CLK_XOSC24M:
                return 2000000;

            default:
                return 0;
        }
    }
}

void clk_ttmr_inc_set(CLK_TTMR_INC_TYPEDEF clk_sel)
{
    uint32_t clkcon1 = CLKCON1;

    clkcon1 &= ~(0x03 << 12);
    clkcon1 |= ((clk_sel & 0x03) << 12);

    CLKCON1 = clkcon1;
}

uint32_t clk_ttmr_inc_get(CLK_VALUE_MODE_TYPEDEF mode)
{
    uint32_t clkcon1 = CLKCON1;
    uint8_t index;

    index = (clkcon1 >> 12) & 0x03;

    if (mode == CLK_VALUE_MODE_IDX) {
        return index;
    } else {
        switch (index) {
            case CLK_TTMR_INC_OSC_32K:
                return clk_clk32k_rtc_get(CLK_VALUE_MODE_FREQ);

            case CLK_TTMR_INC_CLKOUT_PIN:
                /* TODO: */
                return -1L;

            case CLK_TTMR_INC_X24M_DIV_CLK:
                return 24000000 / (((CLKDIVCON0 >> 24) & 0xff) + 1);

            default:
                return 0;
        }
    }
}

void clk_qdec_set(CLK_QDEC_TYPEDEF clk_sel)
{
    uint32_t rtccon0 = RTCCON0;

    if (clk_sel == CLK_QDEC_RC2M_SNF32K) {
        rtccon0 |= BIT(19);
    } else if(clk_sel == CLK_QDEC_RING_SNF32K) {
        rtccon0 |= BIT(27);
    }

    rtccon0 &= ~(0x03 << 25);
    rtccon0 |= ((1 & 0x03) << 25);

    rtccon0 &= ~(0x03 << 8);
    rtccon0 |= ((clk_sel & 0x03) << 8);

    RTCCON0 = rtccon0;
}

void clk_iic_set(CLK_IIC_TYPEDEF clk_sel)
{
    u32 clkcon1 = CLKCON1;

    clkcon1 &= ~(0x01 << 23);
    clkcon1 |= (clk_sel & 0x01) << 23;

    CLKCON1 = clkcon1;
}
