
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Sun Oct  8 15:17:07 2023
| Design       : hdmi_colorbar_top
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                               
**************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                      
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                           
   sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {clk_wiz_0/u_pll_e3/goppll/CLKOUT1} 
   sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)      77           0  {clk_wiz_0/u_pll_e3/goppll/CLKOUT0} 
==============================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    527.1481 MHz         2.6660         1.8970          0.769
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    172.6221 MHz        13.3330         5.7930          7.540
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.769       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.398       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     7.540       0.000              0            278
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.345       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.105       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.342       0.000              0            278
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    11.394       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.637       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred         6.046       0.000              0             77
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     1.317       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     1.170       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     9.166       0.000              0            278
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.269       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.207       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.269       0.000              0            278
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    11.900       0.000              0             27
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.509       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred         6.170       0.000              0             77
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.639
  Launch Clock Delay      :  4.479
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.113       4.479         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_202_8/Q0                     tco                   0.289       4.768 r       u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.123       4.891         u_rgb2dvi_0/serializer_r/datain_fall_shift [0]
 CLMA_202_9/Y3                     td                    0.468       5.359 r       u_rgb2dvi_0/serializer_r/N28/gateop_perm/Z
                                   net (fanout=1)        0.600       5.959         u_rgb2dvi_0/serializer_r/N28
 IOL_223_5/TX_DATA[1]                                                      r       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   5.959         Logic Levels: 1  
                                                                                   Logic: 0.757ns(51.149%), Route: 0.723ns(48.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       4.509 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.796       6.305         ntclkbufg_1      
 IOL_223_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.055                          
 clock uncertainty                                      -0.150       6.905                          

 Setup time                                             -0.177       6.728                          

 Data required time                                                  6.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.728                          
 Data arrival time                                                   5.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.289       4.751 r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.871         u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMS_166_9/Y3                     td                    0.468       5.339 r       u_rgb2dvi_0/serializer_g/N29/gateop_perm/Z
                                   net (fanout=1)        0.566       5.905         u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      r       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   5.905         Logic Levels: 1  
                                                                                   Logic: 0.757ns(52.460%), Route: 0.686ns(47.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       4.509 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.772       6.281         ntclkbufg_1      
 IOL_155_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.031                          
 clock uncertainty                                      -0.150       6.881                          

 Setup time                                             -0.177       6.704                          

 Data required time                                                  6.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.704                          
 Data arrival time                                                   5.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.290       4.752 r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.925       5.677         u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMS_206_9/B2                                                             r       u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.677         Logic Levels: 0  
                                                                                   Logic: 0.290ns(23.868%), Route: 0.925ns(76.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       4.509 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.777       6.286         ntclkbufg_1      
 CLMS_206_9/CLK                                                            r       u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.036                          
 clock uncertainty                                      -0.150       6.886                          

 Setup time                                             -0.369       6.517                          

 Data required time                                                  6.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.517                          
 Data arrival time                                                   5.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.479
  Launch Clock Delay      :  3.617
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.774       3.617         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_202_9/Q0                     tco                   0.222       3.839 f       u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.088       3.927         u_rgb2dvi_0/serializer_r/bit_cnt [1]
 CLMA_202_9/B4                                                             f       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.927         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.113       4.479         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.617                          
 clock uncertainty                                       0.000       3.617                          

 Hold time                                              -0.035       3.582                          

 Data required time                                                  3.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.582                          
 Data arrival time                                                   3.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.224       3.824 f       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.089       3.913         u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMS_182_9/A4                                                             f       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.913         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.600                          
 clock uncertainty                                       0.000       3.600                          

 Hold time                                              -0.035       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                   3.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.222       3.822 f       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.092       3.914         u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMS_182_9/B4                                                             f       u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.914         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.600                          
 clock uncertainty                                       0.000       3.600                          

 Hold time                                              -0.035       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                   3.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.093      31.131         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK

 CLMS_178_9/Q0                     tco                   0.289      31.420 r       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.998      32.418         u_rgb2dvi_0/blue_10bit [8]
 CLMA_178_8/B3                                                             r       u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.418         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.455%), Route: 0.998ns(77.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      31.169 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753      32.922         ntclkbufg_1      
 CLMA_178_8/CLK                                                            r       u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.343                          
 clock uncertainty                                      -0.150      33.193                          

 Setup time                                             -0.377      32.816                          

 Data required time                                                 32.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.816                          
 Data arrival time                                                  32.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.089      31.127         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q2                     tco                   0.290      31.417 r       u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.954      32.371         u_rgb2dvi_0/green_10bit [8]
 CLMA_174_8/D2                                                             r       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.371         Logic Levels: 0  
                                                                                   Logic: 0.290ns(23.312%), Route: 0.954ns(76.688%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      31.169 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.750      32.919         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.340                          
 clock uncertainty                                      -0.150      33.190                          

 Setup time                                             -0.368      32.822                          

 Data required time                                                 32.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.822                          
 Data arrival time                                                  32.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.093      31.131         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/CLK

 CLMS_178_9/Q1                     tco                   0.291      31.422 r       u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        1.062      32.484         u_rgb2dvi_0/blue_10bit [2]
 CLMA_178_8/C4                                                             r       u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  32.484         Logic Levels: 0  
                                                                                   Logic: 0.291ns(21.508%), Route: 1.062ns(78.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      31.169 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753      32.922         ntclkbufg_1      
 CLMA_178_8/CLK                                                            r       u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.343                          
 clock uncertainty                                      -0.150      33.193                          

 Setup time                                             -0.123      33.070                          

 Data required time                                                 33.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.070                          
 Data arrival time                                                  32.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMS_166_13/CLK                                                           r       u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK

 CLMS_166_13/Q1                    tco                   0.224       3.822 f       u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.374       4.196         u_rgb2dvi_0/green_10bit [1]
 CLMA_174_8/C0                                                             f       u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.196         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.458%), Route: 0.374ns(62.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.034                          
 clock uncertainty                                       0.150       4.184                          

 Hold time                                              -0.093       4.091                          

 Data required time                                                  4.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.091                          
 Data arrival time                                                   4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.750       3.597         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMA_174_9/Q1                     tco                   0.224       3.821 f       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.441       4.262         u_rgb2dvi_0/green_10bit [9]
 CLMA_174_13/A4                                                            f       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.262         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.684%), Route: 0.441ns(66.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.083       4.449         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.028                          
 clock uncertainty                                       0.150       4.178                          

 Hold time                                              -0.035       4.143                          

 Data required time                                                  4.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.143                          
 Data arrival time                                                   4.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMS_166_13/CLK                                                           r       u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK

 CLMS_166_13/Q1                    tco                   0.224       3.822 f       u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.364       4.186         u_rgb2dvi_0/green_10bit [1]
 CLMA_174_8/A1                                                             f       u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.186         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.095%), Route: 0.364ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.034                          
 clock uncertainty                                       0.150       4.184                          

 Hold time                                              -0.121       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                   4.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.087       4.459         ntclkbufg_0      
 CLMS_150_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_150_25/Q0                    tco                   0.289       4.748 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.407       5.155         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_150_21/Y1                    td                    0.575       5.730 r       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.438       6.168         _N3              
 CLMA_158_20/Y1                    td                    0.304       6.472 r       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.413       6.885         u_rgb2dvi_0/encoder_g/decision2
 CLMS_154_21/Y3                    td                    0.210       7.095 r       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.397       7.492         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.474       7.966 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.966         u_rgb2dvi_0/encoder_g/_N491
 CLMA_158_24/Y3                    td                    0.501       8.467 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.121       8.588         u_rgb2dvi_0/encoder_g/nb12 [3]
 CLMA_158_25/COUT                  td                    0.507       9.095 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.095         u_rgb2dvi_0/encoder_g/N220_9.co [4]
 CLMA_158_29/Y0                    td                    0.269       9.364 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.403       9.767         u_rgb2dvi_0/encoder_g/nb7 [4]
 CLMS_162_25/B1                                                            r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.767         Logic Levels: 6  
                                                                                   Logic: 3.129ns(58.949%), Route: 2.179ns(41.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.738      16.918         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.213      17.307                          

 Data required time                                                 17.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.307                          
 Data arrival time                                                   9.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.087       4.459         ntclkbufg_0      
 CLMS_150_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_150_25/Q0                    tco                   0.289       4.748 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.557       5.305         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMA_154_16/Y1                    td                    0.567       5.872 r       u_rgb2dvi_0/encoder_g/N99.lt_0/gateop_A2/Y1
                                   net (fanout=11)       0.407       6.279         _N5              
 CLMA_158_13/Y0                    td                    0.210       6.489 r       u_rgb2dvi_0/encoder_g/N202/gateop_perm/Z
                                   net (fanout=7)        0.419       6.908         u_rgb2dvi_0/encoder_g/N202
 CLMS_154_17/Y2                    td                    0.322       7.230 r       u_rgb2dvi_0/encoder_g/N222_14_maj0_1/gateop_perm/Z
                                   net (fanout=2)        0.121       7.351         u_rgb2dvi_0/encoder_g/_N498
 CLMA_154_16/Y3                    td                    0.287       7.638 r       u_rgb2dvi_0/encoder_g/N222_14_maj1_3/gateop_perm/Z
                                   net (fanout=3)        0.414       8.052         u_rgb2dvi_0/encoder_g/_N502
 CLMA_158_17/Y3                    td                    0.468       8.520 r       u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/gateop/F
                                   net (fanout=1)        0.401       8.921         u_rgb2dvi_0/encoder_g/_N925_1
 CLMS_162_21/Y1                    td                    0.460       9.381 r       u_rgb2dvi_0/encoder_g/N222_13_4/gateop_A2/Y1
                                   net (fanout=1)        0.264       9.645         u_rgb2dvi_0/encoder_g/nb0 [4]
 CLMS_162_25/B4                                                            r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.645         Logic Levels: 6  
                                                                                   Logic: 2.603ns(50.193%), Route: 2.583ns(49.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.738      16.918         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.120      17.400                          

 Data required time                                                 17.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.400                          
 Data arrival time                                                   9.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.087       4.459         ntclkbufg_0      
 CLMS_150_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_150_25/Q0                    tco                   0.289       4.748 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.407       5.155         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_150_21/Y1                    td                    0.575       5.730 r       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.438       6.168         _N3              
 CLMA_158_20/Y1                    td                    0.304       6.472 r       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.413       6.885         u_rgb2dvi_0/encoder_g/decision2
 CLMS_154_21/Y3                    td                    0.210       7.095 r       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.397       7.492         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.474       7.966 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.966         u_rgb2dvi_0/encoder_g/_N491
 CLMA_158_24/Y2                    td                    0.271       8.237 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.259       8.496         u_rgb2dvi_0/encoder_g/nb12 [2]
 CLMA_158_25/Y3                    td                    0.683       9.179 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.264       9.443         u_rgb2dvi_0/encoder_g/nb7 [3]
 CLMS_162_25/A4                                                            r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.443         Logic Levels: 5  
                                                                                   Logic: 2.806ns(56.300%), Route: 2.178ns(43.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.738      16.918         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.121      17.399                          

 Data required time                                                 17.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.399                          
 Data arrival time                                                   9.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.452
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.741       3.588         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q3                    tco                   0.221       3.809 f       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       3.896         u_video_driver/cnt_h [0]
 CLMS_138_37/D4                                                            f       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.896         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.080       4.452         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.864       3.588                          
 clock uncertainty                                       0.000       3.588                          

 Hold time                                              -0.034       3.554                          

 Data required time                                                  3.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.554                          
 Data arrival time                                                   3.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_display/pixel_data[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]/opit_0_inv/D
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.746       3.593         ntclkbufg_0      
 CLMA_146_28/CLK                                                           r       u_video_display/pixel_data[10]/opit_0_L5Q_perm/CLK

 CLMA_146_28/Q2                    tco                   0.228       3.821 r       u_video_display/pixel_data[10]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.212       4.033         pixel_data_w[10] 
 CLMS_150_29/M3                                                            r       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]/opit_0_inv/D

 Data arrival time                                                   4.033         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.818%), Route: 0.212ns(48.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.081       4.453         ntclkbufg_0      
 CLMS_150_29/CLK                                                           r       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Hold time                                              -0.014       3.687                          

 Data required time                                                  3.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.687                          
 Data arrival time                                                   4.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_display/pixel_data[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.746       3.593         ntclkbufg_0      
 CLMA_146_28/CLK                                                           r       u_video_display/pixel_data[10]/opit_0_L5Q_perm/CLK

 CLMA_146_28/Q2                    tco                   0.224       3.817 f       u_video_display/pixel_data[10]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.219       4.036         pixel_data_w[10] 
 CLMS_150_29/C4                                                            f       u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.036         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.081       4.453         ntclkbufg_0      
 CLMS_150_29/CLK                                                           r       u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Hold time                                              -0.034       3.667                          

 Data required time                                                  3.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.667                          
 Data arrival time                                                   4.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.287       4.749 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.760       5.509         u_rgb2dvi_0/reset
 CLMS_162_25/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.412%), Route: 0.760ns(72.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.738      16.918         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Recovery time                                          -0.617      16.903                          

 Data required time                                                 16.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.903                          
 Data arrival time                                                   5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.287       4.749 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.760       5.509         u_rgb2dvi_0/reset
 CLMS_162_25/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.412%), Route: 0.760ns(72.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.738      16.918         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Recovery time                                          -0.617      16.903                          

 Data required time                                                 16.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.903                          
 Data arrival time                                                   5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.287       4.749 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.780       5.529         u_rgb2dvi_0/reset
 CLMA_146_17/RS                                                            f       u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.529         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.898%), Route: 0.780ns(73.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.762      16.942         ntclkbufg_0      
 CLMA_146_17/CLK                                                           r       u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.694                          
 clock uncertainty                                      -0.150      17.544                          

 Recovery time                                          -0.617      16.927                          

 Data required time                                                 16.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.927                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.471
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.222       3.820 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.316       4.136         u_rgb2dvi_0/reset
 CLMA_186_9/RS                                                             f       u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.099       4.471         ntclkbufg_0      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.719                          
 clock uncertainty                                       0.000       3.719                          

 Removal time                                           -0.220       3.499                          

 Data required time                                                  3.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.499                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.471
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.222       3.820 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.316       4.136         u_rgb2dvi_0/reset
 CLMA_186_9/RS                                                             f       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.099       4.471         ntclkbufg_0      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.719                          
 clock uncertainty                                       0.000       3.719                          

 Removal time                                           -0.220       3.499                          

 Data required time                                                  3.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.499                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.471
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.222       3.820 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.316       4.136         u_rgb2dvi_0/reset
 CLMA_186_9/RS                                                             f       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.264%), Route: 0.316ns(58.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.099       4.471         ntclkbufg_0      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.752       3.719                          
 clock uncertainty                                       0.000       3.719                          

 Removal time                                           -0.220       3.499                          

 Data required time                                                  3.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.499                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N9              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.487 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.153       4.640         ntclkbufg_1      
 IOL_231_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.547       5.187 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.187         u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    3.056       8.243 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       8.299         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   8.299         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.470%), Route: 0.056ns(1.530%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N9              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.487 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_1      
 IOL_223_5/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.547       5.180 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    3.056       8.236 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       8.298         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.298         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.308%), Route: 0.062ns(1.692%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N9              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.487 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_1      
 IOL_223_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_223_6/DO                      tco                   0.547       5.180 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_rgb2dvi_0/serializer_r/gtp_outbuft_p/ntO
 IOBD_221_0/PAD                    td                    3.056       8.236 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.058       8.294         nt_tmds_data_p[2]
 U15                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.294         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.416%), Route: 0.058ns(1.584%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=10)       2.963       4.495         nt_sys_rst_n     
 CLMS_138_29/RS                                                            r       u_video_driver/cnt_h[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.495         Logic Levels: 2  
                                                                                   Logic: 1.480ns(32.925%), Route: 3.015ns(67.075%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=10)       2.963       4.495         nt_sys_rst_n     
 CLMS_138_29/RS                                                            r       u_video_driver/cnt_h[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.495         Logic Levels: 2  
                                                                                   Logic: 1.480ns(32.925%), Route: 3.015ns(67.075%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/video_en/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=10)       2.963       4.495         nt_sys_rst_n     
 CLMA_138_28/RS                                                            r       u_video_driver/video_en/opit_0_inv/RS

 Data arrival time                                                   4.495         Logic Levels: 2  
                                                                                   Logic: 1.480ns(32.925%), Route: 3.015ns(67.075%)
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.046       6.666           0.620           High Pulse Width  CLMS_134_33/CLK         u_rgb2dvi_0/encoder_b/c0_q/opit_0_L5Q_perm/CLK
 6.046       6.666           0.620           High Pulse Width  CLMS_178_9/CLK          u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/CLK
 6.046       6.666           0.620           High Pulse Width  CLMS_178_9/CLK          u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.335
  Launch Clock Delay      :  2.740
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.131       2.740         ntclkbufg_1      
 CLMA_202_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_202_8/Q0                     tco                   0.223       2.963 r       u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.075       3.038         u_rgb2dvi_0/serializer_r/datain_fall_shift [0]
 CLMA_202_9/Y3                     td                    0.360       3.398 f       u_rgb2dvi_0/serializer_r/N28/gateop_perm/Z
                                   net (fanout=1)        0.399       3.797         u_rgb2dvi_0/serializer_r/N28
 IOL_223_5/TX_DATA[1]                                                      f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   3.797         Logic Levels: 1  
                                                                                   Logic: 0.583ns(55.156%), Route: 0.474ns(44.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       3.969 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.032       5.001         ntclkbufg_1      
 IOL_223_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.371                          
 clock uncertainty                                      -0.150       5.221                          

 Setup time                                             -0.107       5.114                          

 Data required time                                                  5.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.114                          
 Data arrival time                                                   3.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_1      
 CLMS_166_9/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.223       2.947 r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.073       3.020         u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMS_166_9/Y3                     td                    0.360       3.380 f       u_rgb2dvi_0/serializer_g/N29/gateop_perm/Z
                                   net (fanout=1)        0.383       3.763         u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      f       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.763         Logic Levels: 1  
                                                                                   Logic: 0.583ns(56.112%), Route: 0.456ns(43.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       3.969 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.009       4.978         ntclkbufg_1      
 IOL_155_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.348                          
 clock uncertainty                                      -0.150       5.198                          

 Setup time                                             -0.107       5.091                          

 Data required time                                                  5.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.091                          
 Data arrival time                                                   3.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.223       2.947 f       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.626       3.573         u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMS_206_9/B2                                                             f       u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.573         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.266%), Route: 0.626ns(73.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       3.969 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.015       4.984         ntclkbufg_1      
 CLMS_206_9/CLK                                                            r       u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.354                          
 clock uncertainty                                      -0.150       5.204                          

 Setup time                                             -0.286       4.918                          

 Data required time                                                  4.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.918                          
 Data arrival time                                                   3.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.740
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.011       2.314         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_202_9/Q0                     tco                   0.179       2.493 f       u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.062       2.555         u_rgb2dvi_0/serializer_r/bit_cnt [1]
 CLMA_202_9/B4                                                             f       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.555         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.131       2.740         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Hold time                                              -0.029       2.286                          

 Data required time                                                  2.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.286                          
 Data arrival time                                                   2.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.180       2.478 f       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.063       2.541         u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMS_182_9/A4                                                             f       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.541         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.299                          
 clock uncertainty                                       0.000       2.299                          

 Hold time                                              -0.029       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.179       2.477 f       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.065       2.542         u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMS_182_9/B4                                                             f       u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.542         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.361%), Route: 0.065ns(26.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_1      
 CLMS_182_9/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.299                          
 clock uncertainty                                       0.000       2.299                          

 Hold time                                              -0.029       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.725
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.112      29.391         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK

 CLMS_178_9/Q0                     tco                   0.221      29.612 f       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.674      30.286         u_rgb2dvi_0/blue_10bit [8]
 CLMA_178_8/B3                                                             f       u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.286         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.693%), Route: 0.674ns(75.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      30.629 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992      31.621         ntclkbufg_1      
 CLMA_178_8/CLK                                                            r       u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.893                          
 clock uncertainty                                      -0.150      31.743                          

 Setup time                                             -0.287      31.456                          

 Data required time                                                 31.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.456                          
 Data arrival time                                                  30.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.108      29.387         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q2                     tco                   0.223      29.610 f       u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.585      30.195         u_rgb2dvi_0/green_10bit [8]
 CLMA_174_8/D2                                                             f       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.195         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.599%), Route: 0.585ns(72.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      30.629 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989      31.618         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.890                          
 clock uncertainty                                      -0.150      31.740                          

 Setup time                                             -0.284      31.456                          

 Data required time                                                 31.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.456                          
 Data arrival time                                                  30.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.111      29.390         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.221      29.611 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.519      30.130         u_rgb2dvi_0/reset
 CLMA_174_12/RS                                                            f       u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.130         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.865%), Route: 0.519ns(70.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      30.629 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.984      31.613         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.885                          
 clock uncertainty                                      -0.150      31.735                          

 Setup time                                             -0.270      31.465                          

 Data required time                                                 31.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.465                          
 Data arrival time                                                  30.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989       2.296         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMA_174_9/Q1                     tco                   0.184       2.480 r       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.279       2.759         u_rgb2dvi_0/green_10bit [9]
 CLMA_174_13/A4                                                            r       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.759         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.741%), Route: 0.279ns(60.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.104       2.713         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.441                          
 clock uncertainty                                       0.150       2.591                          

 Hold time                                              -0.039       2.552                          

 Data required time                                                  2.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.552                          
 Data arrival time                                                   2.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.991       2.298         ntclkbufg_0      
 CLMS_166_13/CLK                                                           r       u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK

 CLMS_166_13/Q1                    tco                   0.184       2.482 r       u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.232       2.714         u_rgb2dvi_0/green_10bit [1]
 CLMA_174_8/A1                                                             r       u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.714         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.231%), Route: 0.232ns(55.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_1      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.445                          
 clock uncertainty                                       0.150       2.595                          

 Hold time                                              -0.093       2.502                          

 Data required time                                                  2.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.502                          
 Data arrival time                                                   2.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.740
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.991       2.298         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.182       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.312       2.792         u_rgb2dvi_0/reset
 CLMA_202_9/A4                                                             r       u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.792         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.842%), Route: 0.312ns(63.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.131       2.740         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.468                          
 clock uncertainty                                       0.150       2.618                          

 Hold time                                              -0.039       2.579                          

 Data required time                                                  2.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.579                          
 Data arrival time                                                   2.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.725
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.112       2.725         ntclkbufg_0      
 CLMA_154_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_154_20/Q0                    tco                   0.221       2.946 f       u_rgb2dvi_0/encoder_g/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.257       3.203         u_rgb2dvi_0/encoder_g/n0q_m [1]
 CLMS_150_21/Y1                    td                    0.444       3.647 f       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.268       3.915         _N3              
 CLMA_158_20/Y1                    td                    0.244       4.159 f       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.264       4.423         u_rgb2dvi_0/encoder_g/decision2
 CLMS_154_21/Y3                    td                    0.151       4.574 f       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.254       4.828         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.365       5.193 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.193         u_rgb2dvi_0/encoder_g/_N491
 CLMA_158_24/Y3                    td                    0.387       5.580 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.073       5.653         u_rgb2dvi_0/encoder_g/nb12 [3]
 CLMA_158_25/COUT                  td                    0.391       6.044 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.044         u_rgb2dvi_0/encoder_g/N220_9.co [4]
 CLMA_158_29/Y0                    td                    0.206       6.250 f       u_rgb2dvi_0/encoder_g/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.255       6.505         u_rgb2dvi_0/encoder_g/nb7 [4]
 CLMS_162_25/B1                                                            f       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.505         Logic Levels: 6  
                                                                                   Logic: 2.409ns(63.730%), Route: 1.371ns(36.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.981      15.621         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Setup time                                             -0.170      15.671                          

 Data required time                                                 15.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.671                          
 Data arrival time                                                   6.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.111       2.724         ntclkbufg_0      
 CLMS_150_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_150_25/Q0                    tco                   0.221       2.945 f       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.257       3.202         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_154_21/Y1                    td                    0.442       3.644 f       u_rgb2dvi_0/encoder_g/N97.lt_0/gateop_A2/Y1
                                   net (fanout=11)       0.279       3.923         _N4              
 CLMA_158_13/Y0                    td                    0.264       4.187 f       u_rgb2dvi_0/encoder_g/N202/gateop_perm/Z
                                   net (fanout=7)        0.274       4.461         u_rgb2dvi_0/encoder_g/N202
 CLMS_154_17/Y2                    td                    0.264       4.725 f       u_rgb2dvi_0/encoder_g/N222_14_maj0_1/gateop_perm/Z
                                   net (fanout=2)        0.070       4.795         u_rgb2dvi_0/encoder_g/_N498
 CLMA_154_16/Y3                    td                    0.222       5.017 f       u_rgb2dvi_0/encoder_g/N222_14_maj1_3/gateop_perm/Z
                                   net (fanout=3)        0.265       5.282         u_rgb2dvi_0/encoder_g/_N502
 CLMA_158_17/Y3                    td                    0.360       5.642 f       u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/gateop/F
                                   net (fanout=1)        0.254       5.896         u_rgb2dvi_0/encoder_g/_N925_1
 CLMS_162_21/Y1                    td                    0.359       6.255 f       u_rgb2dvi_0/encoder_g/N222_13_4/gateop_A2/Y1
                                   net (fanout=1)        0.170       6.425         u_rgb2dvi_0/encoder_g/nb0 [4]
 CLMS_162_25/B4                                                            f       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.425         Logic Levels: 6  
                                                                                   Logic: 2.132ns(57.606%), Route: 1.569ns(42.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.981      15.621         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Setup time                                             -0.079      15.762                          

 Data required time                                                 15.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.762                          
 Data arrival time                                                   6.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.725
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.112       2.725         ntclkbufg_0      
 CLMA_154_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_154_20/Q0                    tco                   0.221       2.946 f       u_rgb2dvi_0/encoder_g/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.257       3.203         u_rgb2dvi_0/encoder_g/n0q_m [1]
 CLMS_150_21/Y1                    td                    0.444       3.647 f       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.268       3.915         _N3              
 CLMA_158_20/Y1                    td                    0.244       4.159 f       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.264       4.423         u_rgb2dvi_0/encoder_g/decision2
 CLMS_154_21/Y3                    td                    0.151       4.574 f       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.254       4.828         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.365       5.193 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.193         u_rgb2dvi_0/encoder_g/_N491
 CLMA_158_24/Y2                    td                    0.209       5.402 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.154       5.556         u_rgb2dvi_0/encoder_g/nb12 [2]
 CLMA_158_25/Y3                    td                    0.528       6.084 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.158       6.242         u_rgb2dvi_0/encoder_g/nb7 [3]
 CLMS_162_25/A4                                                            r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.242         Logic Levels: 5  
                                                                                   Logic: 2.162ns(61.473%), Route: 1.355ns(38.527%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.981      15.621         ntclkbufg_0      
 CLMS_162_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Setup time                                             -0.093      15.748                          

 Data required time                                                 15.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.748                          
 Data arrival time                                                   6.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.988       2.295         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_138_37/Q3                    tco                   0.178       2.473 f       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.063       2.536         u_video_driver/cnt_h [0]
 CLMS_138_37/D4                                                            f       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.536         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.107       2.720         ntclkbufg_0      
 CLMS_138_37/CLK                                                           r       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.295                          
 clock uncertainty                                       0.000       2.295                          

 Hold time                                              -0.028       2.267                          

 Data required time                                                  2.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.267                          
 Data arrival time                                                   2.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_display/pixel_data[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]/opit_0_inv/D
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.719
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.990       2.297         ntclkbufg_0      
 CLMA_146_28/CLK                                                           r       u_video_display/pixel_data[10]/opit_0_L5Q_perm/CLK

 CLMA_146_28/Q2                    tco                   0.183       2.480 r       u_video_display/pixel_data[10]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.137       2.617         pixel_data_w[10] 
 CLMS_150_29/M3                                                            r       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]/opit_0_inv/D

 Data arrival time                                                   2.617         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.188%), Route: 0.137ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.106       2.719         ntclkbufg_0      
 CLMS_150_29/CLK                                                           r       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.349                          
 clock uncertainty                                       0.000       2.349                          

 Hold time                                              -0.011       2.338                          

 Data required time                                                  2.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.338                          
 Data arrival time                                                   2.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_display/pixel_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/din_q[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.722
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.990       2.297         ntclkbufg_0      
 CLMA_146_28/CLK                                                           r       u_video_display/pixel_data[0]/opit_0_L5Q_perm/CLK

 CLMA_146_28/Q0                    tco                   0.179       2.476 f       u_video_display/pixel_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.534         pixel_data_w[0]  
 CLMA_146_29/A0                                                            f       u_rgb2dvi_0/encoder_b/din_q[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.534         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.109       2.722         ntclkbufg_0      
 CLMA_146_29/CLK                                                           r       u_rgb2dvi_0/encoder_b/din_q[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.312                          
 clock uncertainty                                       0.000       2.312                          

 Hold time                                              -0.078       2.234                          

 Data required time                                                  2.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.234                          
 Data arrival time                                                   2.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.111       2.724         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.221       2.945 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.542       3.487         u_rgb2dvi_0/reset
 CLMA_146_17/RS                                                            f       u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.965%), Route: 0.542ns(71.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.003      15.643         ntclkbufg_0      
 CLMA_146_17/CLK                                                           r       u_rgb2dvi_0/encoder_b/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.013                          
 clock uncertainty                                      -0.150      15.863                          

 Recovery time                                          -0.476      15.387                          

 Data required time                                                 15.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.387                          
 Data arrival time                                                   3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.111       2.724         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.221       2.945 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.542       3.487         u_rgb2dvi_0/reset
 CLMA_146_17/RS                                                            f       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.965%), Route: 0.542ns(71.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.003      15.643         ntclkbufg_0      
 CLMA_146_17/CLK                                                           r       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.013                          
 clock uncertainty                                      -0.150      15.863                          

 Recovery time                                          -0.476      15.387                          

 Data required time                                                 15.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.387                          
 Data arrival time                                                   3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.111       2.724         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.221       2.945 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.542       3.487         u_rgb2dvi_0/reset
 CLMA_146_17/RS                                                            f       u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.965%), Route: 0.542ns(71.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.003      15.643         ntclkbufg_0      
 CLMA_146_17/CLK                                                           r       u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.013                          
 clock uncertainty                                      -0.150      15.863                          

 Recovery time                                          -0.476      15.387                          

 Data required time                                                 15.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.387                          
 Data arrival time                                                   3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.991       2.298         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.182       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.203       2.683         u_rgb2dvi_0/reset
 CLMA_186_9/RS                                                             r       u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.683         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.118       2.731         ntclkbufg_0      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.361                          
 clock uncertainty                                       0.000       2.361                          

 Removal time                                           -0.187       2.174                          

 Data required time                                                  2.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.174                          
 Data arrival time                                                   2.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.991       2.298         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.182       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.203       2.683         u_rgb2dvi_0/reset
 CLMA_186_9/RS                                                             r       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.683         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.118       2.731         ntclkbufg_0      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.361                          
 clock uncertainty                                       0.000       2.361                          

 Removal time                                           -0.187       2.174                          

 Data required time                                                  2.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.174                          
 Data arrival time                                                   2.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.991       2.298         ntclkbufg_0      
 CLMA_182_12/CLK                                                           r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/CLK

 CLMA_182_12/Q0                    tco                   0.182       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0_inv/Q
                                   net (fanout=71)       0.203       2.683         u_rgb2dvi_0/reset
 CLMA_186_9/RS                                                             r       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.683         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.118       2.731         ntclkbufg_0      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.361                          
 clock uncertainty                                       0.000       2.361                          

 Removal time                                           -0.187       2.174                          

 Data required time                                                  2.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.174                          
 Data arrival time                                                   2.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N9              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.697 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.155       2.852         ntclkbufg_1      
 IOL_223_5/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.422       3.274 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.274         u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    2.358       5.632 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       5.694         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 2.780ns(97.818%), Route: 0.062ns(2.182%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N9              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.697 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.159       2.856         ntclkbufg_1      
 IOL_231_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.422       3.278 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.278         u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    2.358       5.636 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       5.692         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.692         Logic Levels: 1  
                                                                                   Logic: 2.780ns(98.025%), Route: 0.056ns(1.975%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N9              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.697 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.155       2.852         ntclkbufg_1      
 IOL_223_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_223_6/DO                      tco                   0.422       3.274 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.274         u_rgb2dvi_0/serializer_r/gtp_outbuft_p/ntO
 IOBD_221_0/PAD                    td                    2.358       5.632 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.058       5.690         nt_tmds_data_p[2]
 U15                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   5.690         Logic Levels: 1  
                                                                                   Logic: 2.780ns(97.956%), Route: 0.058ns(2.044%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=10)       1.932       3.299         nt_sys_rst_n     
 CLMS_138_29/RS                                                            r       u_video_driver/cnt_h[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.299         Logic Levels: 2  
                                                                                   Logic: 1.315ns(39.861%), Route: 1.984ns(60.139%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=10)       1.932       3.299         nt_sys_rst_n     
 CLMS_138_29/RS                                                            r       u_video_driver/cnt_h[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.299         Logic Levels: 2  
                                                                                   Logic: 1.315ns(39.861%), Route: 1.984ns(60.139%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/video_en/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=10)       1.932       3.299         nt_sys_rst_n     
 CLMA_138_28/RS                                                            r       u_video_driver/video_en/opit_0_inv/RS

 Data arrival time                                                   3.299         Logic Levels: 2  
                                                                                   Logic: 1.315ns(39.861%), Route: 1.984ns(60.139%)
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.170       6.666           0.496           High Pulse Width  CLMS_134_33/CLK         u_rgb2dvi_0/encoder_b/c0_q/opit_0_L5Q_perm/CLK
 6.170       6.666           0.496           High Pulse Width  CLMS_178_9/CLK          u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/CLK
 6.170       6.666           0.496           High Pulse Width  CLMS_178_9/CLK          u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/place_route/hdmi_colorbar_top_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/report_timing/hdmi_colorbar_top_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/report_timing/hdmi_colorbar_top.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/report_timing/rtr.db                        
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 821 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:5s
