<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/ucos_iii/lpc_ucos_iii/uC-CPU/ARM-Cortex-M3/GCC/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*                                                uC/CPU</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*                                    CPU CONFIGURATION &amp; PORT LAYER</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*                          (c) Copyright 2004-2011; Micrium, Inc.; Weston, FL</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*               All rights reserved.  Protected by international copyright laws.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*               uC/CPU is provided in source form to registered licensees ONLY.  It is </span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*               illegal to distribute this source code to any third party unless you receive </span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*               written permission by an authorized Micrium representative.  Knowledge of </span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*               the source code may NOT be used to develop a similar product.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*               Please help us continue to provide the Embedded community with the finest </span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*               software available.  Your honesty is greatly appreciated.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*               You can contact us at www.micrium.com.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*                                            CPU PORT FILE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*                                            ARM-Cortex-M3</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*                                      Code Red LPCXpresso Tool chain</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*                         GNU GCC Tool chain </span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* Filename      : cpu.h</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* Version       : V1.28.00.00</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* Programmer(s) : JJL</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*                 BAN</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">*                                               MODULE</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef  CPU_MODULE_PRESENT</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_MODULE_PRESENT</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">*                                          CPU INCLUDE FILES</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">* Note(s) : (1) The following CPU files are located in the following directories :</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">*               (a) &lt;Your Product Application&gt;\cpu_cfg.h</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">*               (b) &lt;CPU-Compiler Directory&gt;\cpu_def.h</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">*               (c) &lt;CPU-Compiler Directory&gt;&lt;cpu&gt;&lt;compiler&gt;\cpu*.*</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">*                       where</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">*                               &lt;Your Product Application&gt;      directory path for Your Product&#39;s Application</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">*                               &lt;CPU-Compiler Directory&gt;        directory path for common   CPU-compiler software</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">*                               &lt;cpu&gt;                           directory name for specific CPU</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">*                               &lt;compiler&gt;                      directory name for specific compiler</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">*           (2) Compiler MUST be configured to include the &#39;&lt;CPU-Compiler Directory&gt;\&#39; directory the </span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">*               specific CPU-compiler directory, &amp; &#39;&lt;Your Product Application&gt;\&#39; as additional include </span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">*               path directories.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">*           (3) Since NO custom library modules are included, &#39;cpu.h&#39; may ONLY use configurations from</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">*               CPU configuration file &#39;cpu_cfg.h&#39; that do NOT reference any custom library definitions.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">*               In other words, &#39;cpu.h&#39; may use &#39;cpu_cfg.h&#39; configurations that are #define&#39;d to numeric</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">*               constants or to NULL (i.e. NULL-valued #define&#39;s); but may NOT use configurations to</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">*               custom library #define&#39;s (e.g. DEF_DISABLED or DEF_ENABLED).</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include  &lt;<a class="code" href="cpu__def_8h.html">cpu_def.h</a>&gt;</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include  &lt;cpu_cfg.h&gt;</span>                                           <span class="comment">/* See Note #3.                                         */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">*                                    CONFIGURE STANDARD DATA TYPES</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">* Note(s) : (1) Configure standard data types according to CPU-/compiler-specifications.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">*           (2) (a) (1) &#39;CPU_FNCT_VOID&#39; data type defined to replace the commonly-used function pointer</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">*                       data type of a pointer to a function which returns void &amp; has no arguments.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">*                   (2) Example function pointer usage :</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">*                           CPU_FNCT_VOID  FnctName;</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">*                           FnctName();</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">*               (b) (1) &#39;CPU_FNCT_PTR&#39;  data type defined to replace the commonly-used function pointer</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">*                       data type of a pointer to a function which returns void &amp; has a single void</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">*                       pointer argument.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">*                   (2) Example function pointer usage :</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">*                           CPU_FNCT_PTR   FnctName;</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">*                           void          *p_obj</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">*                           FnctName(p_obj);</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aeb68bc4acef796df1ae768e609b53120">  113</a></span>&#160;<span class="keyword">typedef</span>            <span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aeb68bc4acef796df1ae768e609b53120">CPU_VOID</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac598a89939440979012768e89b3c66f7">  114</a></span>&#160;<span class="keyword">typedef</span>            <span class="keywordtype">char</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac598a89939440979012768e89b3c66f7">CPU_CHAR</a>;                        <span class="comment">/*  8-bit character                                     */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1510d21ebb58398df7fe1c67e9830947">  115</a></span>&#160;<span class="keyword">typedef</span>  <span class="keywordtype">unsigned</span>  <span class="keywordtype">char</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a1510d21ebb58398df7fe1c67e9830947">CPU_BOOLEAN</a>;                     <span class="comment">/*  8-bit boolean or logical                            */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">  116</a></span>&#160;<span class="keyword">typedef</span>  <span class="keywordtype">unsigned</span>  <span class="keywordtype">char</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>;                      <span class="comment">/*  8-bit unsigned integer                              */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a94b47b0b8c12e2763ec7c76c6e546ed5">  117</a></span>&#160;<span class="keyword">typedef</span>    <span class="keywordtype">signed</span>  <span class="keywordtype">char</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a94b47b0b8c12e2763ec7c76c6e546ed5">CPU_INT08S</a>;                      <span class="comment">/*  8-bit   signed integer                              */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">  118</a></span>&#160;<span class="keyword">typedef</span>  <span class="keywordtype">unsigned</span>  <span class="keywordtype">short</span>       <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a>;                      <span class="comment">/* 16-bit unsigned integer                              */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">  119</a></span>&#160;<span class="keyword">typedef</span>    <span class="keywordtype">signed</span>  <span class="keywordtype">short</span>       <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a>;                      <span class="comment">/* 16-bit   signed integer                              */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">  120</a></span>&#160;<span class="keyword">typedef</span>  <span class="keywordtype">unsigned</span>  <span class="keywordtype">int</span>         <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>;                      <span class="comment">/* 32-bit unsigned integer                              */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#acd6f7305992590a70b820f7b08535722">  121</a></span>&#160;<span class="keyword">typedef</span>    <span class="keywordtype">signed</span>  <span class="keywordtype">int</span>         <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#acd6f7305992590a70b820f7b08535722">CPU_INT32S</a>;                      <span class="comment">/* 32-bit   signed integer                              */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">  122</a></span>&#160;<span class="keyword">typedef</span>  <span class="keywordtype">unsigned</span>  <span class="keywordtype">long</span>  <span class="keywordtype">long</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a>;                      <span class="comment">/* 64-bit unsigned integer                              */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae93b418792846a4c7fee43f6d00dad2d">  123</a></span>&#160;<span class="keyword">typedef</span>    <span class="keywordtype">signed</span>  <span class="keywordtype">long</span>  <span class="keywordtype">long</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ae93b418792846a4c7fee43f6d00dad2d">CPU_INT64S</a>;                      <span class="comment">/* 64-bit   signed integer                              */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a315bb14af28c12d0e694e1973de8273e">  125</a></span>&#160;<span class="keyword">typedef</span>            <span class="keywordtype">float</span>       <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a315bb14af28c12d0e694e1973de8273e">CPU_FP32</a>;                        <span class="comment">/* 32-bit floating point                                */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a73decb82b1d85cb21fbce44286445c20">  126</a></span>&#160;<span class="keyword">typedef</span>            <span class="keywordtype">double</span>      <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a73decb82b1d85cb21fbce44286445c20">CPU_FP64</a>;                        <span class="comment">/* 64-bit floating point                                */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a93f932a82afac20d821ed9ce700b9d76">  129</a></span>&#160;<span class="keyword">typedef</span>  <span class="keyword">volatile</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a93f932a82afac20d821ed9ce700b9d76">CPU_REG08</a>;                       <span class="comment">/*  8-bit register                                      */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a12c582d330b6b318996590c55a078229">  130</a></span>&#160;<span class="keyword">typedef</span>  <span class="keyword">volatile</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a12c582d330b6b318996590c55a078229">CPU_REG16</a>;                       <span class="comment">/* 16-bit register                                      */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">  131</a></span>&#160;<span class="keyword">typedef</span>  <span class="keyword">volatile</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2ba2bf5592c7d296e320f4469a10e96c">CPU_REG32</a>;                       <span class="comment">/* 32-bit register                                      */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a06efa4d12c6a2989edb19ac1e0971b48">  132</a></span>&#160;<span class="keyword">typedef</span>  <span class="keyword">volatile</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aaafca22c1288e1cf5b4c8c2283966e4f">CPU_INT64U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a06efa4d12c6a2989edb19ac1e0971b48">CPU_REG64</a>;                       <span class="comment">/* 64-bit register                                      */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1a3293affb5c1c53acd52503cfdce8d6">  135</a></span>&#160;<span class="keyword">typedef</span>            void      (*<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a1a3293affb5c1c53acd52503cfdce8d6">CPU_FNCT_VOID</a>)(void);            <span class="comment">/* See Note #2a.                                        */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae1ad74500ffff1f7a8d8b4d5d48b3a4e">  136</a></span>&#160;<span class="keyword">typedef</span>            void      (*<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ae1ad74500ffff1f7a8d8b4d5d48b3a4e">CPU_FNCT_PTR</a> )(<span class="keywordtype">void</span> *p_obj);     <span class="comment">/* See Note #2b.                                        */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">*                                       CPU WORD CONFIGURATION</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">* Note(s) : (1) Configure CPU_CFG_ADDR_SIZE &amp; CPU_CFG_DATA_SIZE with CPU&#39;s word sizes :</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">*                   CPU_WORD_SIZE_08             8-bit word size</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">*                   CPU_WORD_SIZE_16            16-bit word size</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">*                   CPU_WORD_SIZE_32            32-bit word size</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">*                   CPU_WORD_SIZE_64            64-bit word size            See Note #1a</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">*               (a) 64-bit word size NOT currently supported.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">*           (2) Configure CPU_CFG_ENDIAN_TYPE with CPU&#39;s data-word-memory order :</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">*               (a) CPU_ENDIAN_TYPE_BIG         Big-   endian word order (CPU words&#39; most  significant</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">*                                                                         octet @ lowest memory address)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">*               (b) CPU_ENDIAN_TYPE_LITTLE      Little-endian word order (CPU words&#39; least significant</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">*                                                                         octet @ lowest memory address)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                                                <span class="comment">/* Define  CPU         word sizes (see Note #1) :       */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a184fc3063f5d526ce4843c0e87f53093">  163</a></span>&#160;<span class="preprocessor">#define  CPU_CFG_ADDR_SIZE              CPU_WORD_SIZE_32        </span><span class="comment">/* Defines CPU address word size  (in octets).          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a992154d8edececa3e4828a0c3068e246">  164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_CFG_DATA_SIZE              CPU_WORD_SIZE_32        </span><span class="comment">/* Defines CPU data    word size  (in octets).          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac2e15adcc52aa63b2b6a2d19be69beea">  166</a></span>&#160;<span class="preprocessor">#define  CPU_CFG_ENDIAN_TYPE            CPU_ENDIAN_TYPE_LITTLE  </span><span class="comment">/* Defines CPU data    word-memory order (see Note #2). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">*                                 CONFIGURE CPU ADDRESS &amp; DATA TYPES</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                                                <span class="comment">/* CPU address type based on address bus size.          */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#if     (CPU_CFG_ADDR_SIZE == CPU_WORD_SIZE_32)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">  177</a></span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#elif   (CPU_CFG_ADDR_SIZE == CPU_WORD_SIZE_16)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                                                <span class="comment">/* CPU data    type based on data    bus size.          */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#if     (CPU_CFG_DATA_SIZE == CPU_WORD_SIZE_32)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">  186</a></span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#elif   (CPU_CFG_DATA_SIZE == CPU_WORD_SIZE_16)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a84a08c376d1e05e24385d81025ff3538">CPU_INT16U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad6449103be501bb9f1069dfef131b080">  194</a></span>&#160;<span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>    <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ad6449103be501bb9f1069dfef131b080">CPU_ALIGN</a>;                                 <span class="comment">/* Defines CPU data-word-alignment size.                */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a137467f659b1c836450e8121e78d49b4">  195</a></span>&#160;<span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>    <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a137467f659b1c836450e8121e78d49b4">CPU_SIZE_T</a>;                                <span class="comment">/* Defines CPU standard &#39;size_t&#39;   size.                */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">*                                       CPU STACK CONFIGURATION</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">* Note(s) : (1) Configure CPU_CFG_STK_GROWTH in &#39;cpu.h&#39; with CPU&#39;s stack growth order :</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">*               (a) CPU_STK_GROWTH_LO_TO_HI     CPU stack pointer increments to the next higher  stack</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">*                                                   memory address after data is pushed onto the stack</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">*               (b) CPU_STK_GROWTH_HI_TO_LO     CPU stack pointer decrements to the next lower   stack</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">*                                                   memory address after data is pushed onto the stack</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad5104b8450984da0710c2f0ed9ec3d03">  211</a></span>&#160;<span class="preprocessor">#define  CPU_CFG_STK_GROWTH     CPU_STK_GROWTH_HI_TO_LO         </span><span class="comment">/* Defines CPU stack growth order (see Note #1).        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad0791e1c16134496a1a80966b5c4de85">  213</a></span>&#160;<span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>             <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ad0791e1c16134496a1a80966b5c4de85">CPU_STK</a>;                        <span class="comment">/* Defines CPU stack word size (in octets).             */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af0c8ab0b19c9aedaf0b71a939524cdc5">  214</a></span>&#160;<span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>               <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af0c8ab0b19c9aedaf0b71a939524cdc5">CPU_STK_SIZE</a>;                   <span class="comment">/* Defines CPU stack      size (in number of CPU_STKs). */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">*                                   CRITICAL SECTION CONFIGURATION</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">* Note(s) : (1) Configure CPU_CFG_CRITICAL_METHOD with CPU&#39;s/compiler&#39;s critical section method :</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">*                                                       Enter/Exit critical sections by ...</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">*                   CPU_CRITICAL_METHOD_INT_DIS_EN      Disable/Enable interrupts</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">*                   CPU_CRITICAL_METHOD_STATUS_STK      Push/Pop       interrupt status onto stack</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">*                   CPU_CRITICAL_METHOD_STATUS_LOCAL    Save/Restore   interrupt status to local variable</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">*               (a) CPU_CRITICAL_METHOD_INT_DIS_EN  is NOT a preferred method since it does NOT support</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">*                   multiple levels of interrupts.  However, with some CPUs/compilers, this is the only</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">*                   available method.</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">*               (b) CPU_CRITICAL_METHOD_STATUS_STK    is one preferred method since it supports multiple</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">*                   levels of interrupts.  However, this method assumes that the compiler provides C-level</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">*                   &amp;/or assembly-level functionality for the following :</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">*                     ENTER CRITICAL SECTION :</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">*                       (1) Push/save   interrupt status onto a local stack</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">*                       (2) Disable     interrupts</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">*                     EXIT  CRITICAL SECTION :</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">*                       (3) Pop/restore interrupt status from a local stack</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">*               (c) CPU_CRITICAL_METHOD_STATUS_LOCAL  is one preferred method since it supports multiple</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">*                   levels of interrupts.  However, this method assumes that the compiler provides C-level</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">*                   &amp;/or assembly-level functionality for the following :</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">*                     ENTER CRITICAL SECTION :</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">*                       (1) Save    interrupt status into a local variable</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">*                       (2) Disable interrupts</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">*                     EXIT  CRITICAL SECTION :</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">*                       (3) Restore interrupt status from a local variable</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">*           (2) Critical section macro&#39;s most likely require inline assembly.  If the compiler does NOT</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">*               allow inline assembly in C source files, critical section macro&#39;s MUST call an assembly</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">*               subroutine defined in a &#39;cpu_a.asm&#39; file located in the following software directory :</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">*                   &lt;CPU-Compiler Directory&gt;&lt;cpu&gt;&lt;compiler&gt;\</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">*                       where</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">*                               &lt;CPU-Compiler Directory&gt;    directory path for common   CPU-compiler software</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">*                               &lt;cpu&gt;                       directory name for specific CPU</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">*                               &lt;compiler&gt;                  directory name for specific compiler</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">*           (3) (a) To save/restore interrupt status, a local variable &#39;cpu_sr&#39; of type &#39;CPU_SR&#39; MAY need</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">*                   to be declared (e.g. if &#39;CPU_CRITICAL_METHOD_STATUS_LOCAL&#39; method is configured).</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">*                   (1) &#39;cpu_sr&#39; local variable SHOULD be declared via the CPU_SR_ALLOC() macro which, if </span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">*                        used, MUST be declared following ALL other local variables.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">*                        Example :</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">*                           void  Fnct (void)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">*                           {</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">*                               CPU_INT08U  val_08;</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">*                               CPU_INT16U  val_16;</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">*                               CPU_INT32U  val_32;</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">*                               CPU_SR_ALLOC();         MUST be declared after ALL other local variables</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">*                                   :</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">*                                   :</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">*                           }</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">*               (b) Configure &#39;CPU_SR&#39; data type with the appropriate-sized CPU data type large enough to</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">*                   completely store the CPU&#39;s/compiler&#39;s status word.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                                                <span class="comment">/* Configure CPU critical method      (see Note #1) :   */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab2f626d7417e104c6890a48054f5c2e9">  291</a></span>&#160;<span class="preprocessor">#define  CPU_CFG_CRITICAL_METHOD    CPU_CRITICAL_METHOD_STATUS_LOCAL</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">  293</a></span>&#160;<span class="keyword">typedef</span>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac049d4711475abaa82ae161753fb18b0">CPU_INT32U</a>                 <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>;                     <span class="comment">/* Defines   CPU status register size (see Note #3b).   */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                                                <span class="comment">/* Allocates CPU status register word (see Note #3a).   */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if     (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9613b70052445254c261863595b0b6e5">  297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_SR_ALLOC()             CPU_SR  cpu_sr = (CPU_SR)0</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_SR_ALLOC()</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1f5cd03d6a72d3ff9570c6e76388ec83">  304</a></span>&#160;<span class="preprocessor">#define  CPU_INT_DIS()         do { cpu_sr = CPU_SR_Save(); } while (0) </span><span class="comment">/* Save    CPU status word &amp; disable interrupts.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a159531368e96c6a5e76658c4fefc6859">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_EN()          do { CPU_SR_Restore(cpu_sr); } while (0) </span><span class="comment">/* Restore CPU status word.                     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#ifdef   CPU_CFG_INT_DIS_MEAS_EN</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span>                                                                        <span class="comment">/* Disable interrupts, ...                      */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                                                        <span class="comment">/* &amp; start interrupts disabled time measurement.*/</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define  CPU_CRITICAL_ENTER()  do { CPU_INT_DIS();         \</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">                                    CPU_IntDisMeasStart(); }  while (0)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span>                                                                        <span class="comment">/* Stop &amp; measure   interrupts disabled time,   */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                                                        <span class="comment">/* ...  &amp; re-enable interrupts.                 */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define  CPU_CRITICAL_EXIT()   do { CPU_IntDisMeasStop();  \</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">                                    CPU_INT_EN();          }  while (0)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8f6a325617b3c9daea0084d5eed2698e">  320</a></span>&#160;<span class="preprocessor">#define  CPU_CRITICAL_ENTER()  do { CPU_INT_DIS(); } while (0)          </span><span class="comment">/* Disable   interrupts.                        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a14c1c05de85cf8a230d24ded521b1ed5">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_CRITICAL_EXIT()   do { CPU_INT_EN();  } while (0)          </span><span class="comment">/* Re-enable interrupts.                        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">*                                         FUNCTION PROTOTYPES</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">* Note(s) : (1) CPU_CntLeadZeros() prototyped/defined respectively in :</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">*               (a) &#39;cpu.h&#39;/&#39;cpu_a.asm&#39;,       if CPU_CFG_LEAD_ZEROS_ASM_PRESENT      #define&#39;d in &#39;cpu.h&#39;/</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">*                                                 &#39;cpu_cfg.h&#39; to enable assembly-version function</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">*               (b) &#39;cpu_core.h&#39;/&#39;cpu_core.c&#39;, if CPU_CFG_LEAD_ZEROS_ASM_PRESENT  NOT #define&#39;d in &#39;cpu.h&#39;/</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">*                                                 &#39;cpu_cfg.h&#39; to enable C-source-version function otherwise</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">*               See also &#39;cpu_core.h  FUNCTION PROTOTYPES  Note #2&#39;.</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a75fd956028d3ff81ed77bf1b8740267a">CPU_IntDis</a>       (<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a9d15b99e5ac2fe8d3932040fe19947ec">CPU_IntEn</a>        (<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a360cb5705b5c832c448eb0233c740147">CPU_IntSrcDis</a>    (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  pos);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a1b5e0d573324f4e9fcdc42f307560ec7">CPU_IntSrcEn</a>     (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  pos);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ada82e918d22180d9afc8bb9b57ea6a37">CPU_IntSrcPendClr</a>(<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  pos);</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ac5e8df1af46862d3d1e0fe438fd8131e">CPU_INT16S</a>  <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8ab184c5b7557c40c2865969a941de06">CPU_IntSrcPrioGet</a>(<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  pos);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#abbeda24a5dd681a498b187b499520afa">CPU_IntSrcPrioSet</a>(<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  pos,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                              <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  prio);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>      <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a68ca6cce93e44681dc79e353b6f0db52">CPU_SR_Save</a>      (<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a2b83b84c2c57669cc4ada66870d6cf17">CPU_SR_Restore</a>   (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#af8b26b0648f657b88b55ff64bfffc036">CPU_SR</a>      cpu_sr);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3d4ada655bfc2e5dcce78660ffa31383">  358</a></span>&#160;<span class="preprocessor">#define     CPU_CFG_LEAD_ZEROS_ASM_PRESENT                      </span><span class="comment">/* See Note #1.                                         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>    <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_real_view_2cpu_8h.html#af58e773409bfb922b4e0a9f18dcc8ed1">CPU_CntLeadZeros</a> (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>    val);</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>    <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_real_view_2cpu_8h.html#af445adb7622a27265d832bcc777aed40">CPU_RevBits</a>      (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a743640810ca584b6c2d95746d9470469">CPU_DATA</a>    val);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#aa88221fe9ecc8e3e738fa2ab4d353c40">CPU_WaitForInt</a>   (<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a0de4077119bc1ec9477c1ab23ad40ee7">CPU_WaitForExcept</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#ae2d004949fe7ca0ccc6a60d8cdea94f7">CPU_BitBandClr</a>   (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>    addr,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                              <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  bit_nbr);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a943b673686909b6702db2b16c0a46fb6">CPU_BitBandSet</a>   (<a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a395be150845c50d1a2c2b7003872b946">CPU_ADDR</a>    addr,</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                              <a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m0_2_g_c_c_2cpu_8h.html#a8e60b887bb91871f6e96265216815715">CPU_INT08U</a>  bit_nbr);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">*                                          INTERRUPT SOURCES</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a40428cfd5b4143c5d30b03317ff81e5b">  381</a></span>&#160;<span class="preprocessor">#define  CPU_INT_STK_PTR                                   0u</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab7bc25df06417ef903c3126b8f84683d">  382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_RESET                                     1u</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad9831f6b615330a333a162551f8b4aff">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_NMI                                       2u</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6bc030711a255d430efab24c588d8b71">  384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_HFAULT                                    3u</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afb5abe820d583eb3d1e1b0a0589a33e2">  385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_MEM                                       4u</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0dde2ea5c632e1820c29327a08d5e3ce">  386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_BUSFAULT                                  5u</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a878e4b578bab52dcbaaed27481d385d8">  387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_USAGEFAULT                                6u</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9167a0b119ca313200a1b04101fa408b">  388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_RSVD_07                                   7u</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9a32af65fcafe2041dca82d6ee51a812">  389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_RSVD_08                                   8u</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a96466f1ae00baba00ad02d4e238ab31d">  390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_RSVD_09                                   9u</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a103c16a3f84f652b791086545a20f2c3">  391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_RSVD_10                                  10u</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#adfc740dc527ffff65c332aa55e050475">  392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_SVCALL                                   11u</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac305745c674c79a61d121dfac42ebaab">  393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_DBGMON                                   12u</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac25c15a9e50a563b73e0be87375de4a1">  394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_RSVD_13                                  13u</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2132e44568e98011f255119d2affb152">  395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_PENDSV                                   14u</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#abc6a9655ea85f48dd2bf32fa97ef656b">  396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_SYSTICK                                  15u</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a650e74cbe18367d5cdc852b9c2df236d">  397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_INT_EXT0                                     16u</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">*                                            CPU REGISTERS</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae3ac516ee2c95ff651c88d72fae2c65a">  406</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_NVIC           (*((CPU_REG32 *)(0xE000E004)))             </span><span class="comment">/* Int Ctrl&#39;er Type Reg.                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af7e9a6689961cec97a698ebf0242df1e">  407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CTRL        (*((CPU_REG32 *)(0xE000E010)))             </span><span class="comment">/* SysTick Ctrl &amp; Status Reg.           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af2ba0a26731de018ae2d2e3e967551d3">  408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_RELOAD      (*((CPU_REG32 *)(0xE000E014)))             </span><span class="comment">/* SysTick Reload      Value Reg.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0f0b19701573fadfe73887948424ae21">  409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CURRENT     (*((CPU_REG32 *)(0xE000E018)))             </span><span class="comment">/* SysTick Current     Value Reg.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a389e4640e8baa328816e42e2d24ab460">  410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CAL         (*((CPU_REG32 *)(0xE000E01C)))             </span><span class="comment">/* SysTick Calibration Value Reg.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6cd5c442bb1c67c8c51cf8f2885c3a14">  412</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_SETEN(n)       (*((CPU_REG32 *)(0xE000E100 + (n) * 4u)))  </span><span class="comment">/* IRQ Set En Reg.                      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a13cf2cc9daf8d74c60dab1df2358a79d">  413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CLREN(n)       (*((CPU_REG32 *)(0xE000E180 + (n) * 4u)))  </span><span class="comment">/* IRQ Clr En Reg.                      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3ab3a10c893eef6c784a8a8d540cc322">  414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SETPEND(n)     (*((CPU_REG32 *)(0xE000E200 + (n) * 4u)))  </span><span class="comment">/* IRQ Set Pending Reg.                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#add3fa30b31ef80465ad0f36b2122d8fb">  415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CLRPEND(n)     (*((CPU_REG32 *)(0xE000E280 + (n) * 4u)))  </span><span class="comment">/* IRQ Clr Pending Reg.                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a02469af6d43e4b3fd8f9eed033183d85">  416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ACTIVE(n)      (*((CPU_REG32 *)(0xE000E300 + (n) * 4u)))  </span><span class="comment">/* IRQ Active Reg.                      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af102a62c8bc3578e3e88275229307a67">  417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_PRIO(n)        (*((CPU_REG32 *)(0xE000E400 + (n) * 4u)))  </span><span class="comment">/* IRQ Prio Reg.                        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4f69eb42a00073e700bd0061262afde4">  419</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_CPUID          (*((CPU_REG32 *)(0xE000ED00)))             </span><span class="comment">/* CPUID Base Reg.                      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a319bf9b40aacdb28b7309881678c01a9">  420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR           (*((CPU_REG32 *)(0xE000ED04)))             </span><span class="comment">/* Int Ctrl State  Reg.                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a19ea6d266a228f85352b1bf81ed08dca">  421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_VTOR           (*((CPU_REG32 *)(0xE000ED08)))             </span><span class="comment">/* Vect Tbl Offset Reg.                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aad5c324f4723a68d0911aaf507ee9921">  422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_AIRCR          (*((CPU_REG32 *)(0xE000ED0C)))             </span><span class="comment">/* App Int/Reset Ctrl Reg.              */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a51b30937e6d54f170d941fae152e8830">  423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SCR            (*((CPU_REG32 *)(0xE000ED10)))             </span><span class="comment">/* System Ctrl Reg.                     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aa54c5d3d9d308cd085291abb6f0ecdba">  424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CCR            (*((CPU_REG32 *)(0xE000ED14)))             </span><span class="comment">/* Cfg    Ctrl Reg.                     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a599a5ddcfb1a0d15ddb3a3756a3b17a4">  425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHPRI1         (*((CPU_REG32 *)(0xE000ED18)))             </span><span class="comment">/* System Handlers  4 to  7 Prio.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2eb24d47f3ad49eaecd4da29de87f80f">  426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHPRI2         (*((CPU_REG32 *)(0xE000ED1C)))             </span><span class="comment">/* System Handlers  8 to 11 Prio.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac2172f763430e3a2d3adf4689aab1521">  427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHPRI3         (*((CPU_REG32 *)(0xE000ED20)))             </span><span class="comment">/* System Handlers 12 to 15 Prio.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6dbcbb28efe9dbdec220f455f1162c5c">  428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR          (*((CPU_REG32 *)(0xE000ED24)))             </span><span class="comment">/* System Handler Ctrl &amp; State Reg.     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8f0029eb23b91b5c2da6a5c9e4dc8d20">  429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR           (*((CPU_REG32 *)(0xE000ED28)))             </span><span class="comment">/* Configurable Fault Status Reg.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a2063db48089786cfd69eca4f327f1f72">  430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_HFSR           (*((CPU_REG32 *)(0xE000ED2C)))             </span><span class="comment">/* Hard  Fault Status Reg.              */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8d47a386dfc595cc521f85a4eca806b7">  431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_DFSR           (*((CPU_REG32 *)(0xE000ED30)))             </span><span class="comment">/* Debug Fault Status Reg.              */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae11c4338b410c30622c4dfbab8bf1f71">  432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_MMFAR          (*((CPU_REG32 *)(0xE000ED34)))             </span><span class="comment">/* Mem Manage Addr Reg.                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a314d5ef9b30f95df74966e56b5c7bcf5">  433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_BFAR           (*((CPU_REG32 *)(0xE000ED38)))             </span><span class="comment">/* Bus Fault  Addr Reg.                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a323ed7ab2824df62ddde2a551cefb268">  434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_AFSR           (*((CPU_REG32 *)(0xE000ED3C)))             </span><span class="comment">/* Aux Fault Status Reg.                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a73df01df2d8317e068db2beb671ce916">  436</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_PFR0           (*((CPU_REG32 *)(0xE000ED40)))             </span><span class="comment">/* Processor Feature Reg 0.             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4c382129379ddf1ebcc4a87f37af8117">  437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_PFR1           (*((CPU_REG32 *)(0xE000ED44)))             </span><span class="comment">/* Processor Feature Reg 1.             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#acdc0b40b76d8f17fffc83f84e527b51d">  438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_DFR0           (*((CPU_REG32 *)(0xE000ED48)))             </span><span class="comment">/* Debug     Feature Reg 0.             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad3f10a0b104ea20793e249c9c0a10269">  439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_AFR0           (*((CPU_REG32 *)(0xE000ED4C)))             </span><span class="comment">/* Aux       Feature Reg 0.             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afa3621a45c39e7e8485662d1f9df5f6a">  440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_MMFR0          (*((CPU_REG32 *)(0xE000ED50)))             </span><span class="comment">/* Memory Model Feature Reg 0.          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a79859da3940b9122e6e291532727c9c4">  441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_MMFR1          (*((CPU_REG32 *)(0xE000ED54)))             </span><span class="comment">/* Memory Model Feature Reg 1.          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6b5c3f547f848ca57500f9b9e1f1d752">  442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_MMFR2          (*((CPU_REG32 *)(0xE000ED58)))             </span><span class="comment">/* Memory Model Feature Reg 2.          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#add9a84bd32e80477ac085d0c313fafcb">  443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_MMFR3          (*((CPU_REG32 *)(0xE000ED5C)))             </span><span class="comment">/* Memory Model Feature Reg 3.          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae202d2203cc23b3af61985d7ad49d8bb">  444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ISAFR0         (*((CPU_REG32 *)(0xE000ED60)))             </span><span class="comment">/* ISA Feature Reg 0.                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0bc776ba00d3c51044766fadede42064">  445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ISAFR1         (*((CPU_REG32 *)(0xE000ED64)))             </span><span class="comment">/* ISA Feature Reg 1.                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#adb5ed23fbacaa7f450658e6a77e45d4d">  446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ISAFR2         (*((CPU_REG32 *)(0xE000ED68)))             </span><span class="comment">/* ISA Feature Reg 2.                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aedca12e8126acd97e480421a1c101c9d">  447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ISAFR3         (*((CPU_REG32 *)(0xE000ED6C)))             </span><span class="comment">/* ISA Feature Reg 3.                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af3da91442d9e2267114db2b3342cb732">  448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ISAFR4         (*((CPU_REG32 *)(0xE000ED70)))             </span><span class="comment">/* ISA Feature Reg 4.                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aaf6c0de385921b445cbd9e7d8c9fe45e">  449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SW_TRIG        (*((CPU_REG32 *)(0xE000EF00)))             </span><span class="comment">/* Software Trigger Int Reg.            */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4ddcfb01c9f91040e788e74ff26b15a9">  451</a></span>&#160;<span class="preprocessor">#define  CPU_REG_MPU_TYPE            (*((CPU_REG32 *)(0xE000ED90)))             </span><span class="comment">/* MPU Type Reg.                        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab75c699dffb872da15d248c0dfcd71ba">  452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_MPU_CTRL            (*((CPU_REG32 *)(0xE000ED94)))             </span><span class="comment">/* MPU Ctrl Reg.                        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a89c555f0894ea96818c3b25e008f148b">  453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_MPU_REG_NBR         (*((CPU_REG32 *)(0xE000ED98)))             </span><span class="comment">/* MPU Region Nbr Reg.                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a52d9c9908421fc4b9464f05d83d3a110">  454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_MPU_REG_BASE        (*((CPU_REG32 *)(0xE000ED9C)))             </span><span class="comment">/* MPU Region Base Addr Reg.            */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a29a983fc0d943ebf5909365fd5c925e6">  455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_MPU_REG_ATTR        (*((CPU_REG32 *)(0xE000EDA0)))             </span><span class="comment">/* MPU Region Attrib &amp; Size Reg.        */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6cc808817084e16d9ed5884298748c8c">  457</a></span>&#160;<span class="preprocessor">#define  CPU_REG_DBG_CTRL            (*((CPU_REG32 *)(0xE000EDF0)))             </span><span class="comment">/* Debug Halting Ctrl &amp; Status Reg.     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0d1075cd039a84abbc90b075c00dd473">  458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_DBG_SELECT          (*((CPU_REG32 *)(0xE000EDF4)))             </span><span class="comment">/* Debug Core Reg Selector Reg.         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab2d939d9b8a15c4d63345872b7d725eb">  459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_DBG_DATA            (*((CPU_REG32 *)(0xE000EDF8)))             </span><span class="comment">/* Debug Core Reg Data     Reg.         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a402233e264f5be5304e7a66e8dd80e64">  460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_DBG_INT             (*((CPU_REG32 *)(0xE000EDFC)))             </span><span class="comment">/* Debug Except &amp; Monitor Ctrl Reg.     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">*                                          CPU REGISTER BITS</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                                                <span class="comment">/* ---------- SYSTICK CTRL &amp; STATUS REG BITS ---------- */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6835d914c325200976be3a5ede23cae0">  471</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_ST_CTRL_COUNTFLAG           0x00010000</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab619f0d3d57afe3b38fa80dc58901e3e">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CTRL_CLKSOURCE           0x00000004</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afd2f4bb1720f1ee310fa81429153e63a">  473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CTRL_TICKINT             0x00000002</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8082b1bd706f40eae5300e958ca291b7">  474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CTRL_ENABLE              0x00000001</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                                                <span class="comment">/* -------- SYSTICK CALIBRATION VALUE REG BITS -------- */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab9d4e086dd0773550c380b82d042408d">  478</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_ST_CAL_NOREF                0x80000000</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a64043243be2887b79678529f952e907a">  479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ST_CAL_SKEW                 0x40000000</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                                                <span class="comment">/* -------------- INT CTRL STATE REG BITS ------------- */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab733b463307a6cfcb34c9bb0cb5159a3">  482</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_ICSR_NMIPENDSET             0x80000000</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3787d18eb9d30827a354806eee4154ed">  483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_PENDSVSET              0x10000000</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aa16f2892ca92fd8c25a895dce8d82c7c">  484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_PENDSVCLR              0x08000000</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab4afc6a1b01ea85ae37f840106758b57">  485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_PENDSTSET              0x04000000</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1ab08c4386bf017fbb0db6f8667a10f9">  486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_PENDSTCLR              0x02000000</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a824606957e140e869b63b4ca9a6dc6ee">  487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_ISRPREEMPT             0x00800000</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aac706e6127fed2c624640240e926360c">  488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_ISRPENDING             0x00400000</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4579e369422f35c77654b6fa86e2926a">  489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_ICSR_RETTOBASE              0x00000800</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                                                <span class="comment">/* ------------- VECT TBL OFFSET REG BITS ------------- */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ab2b1dc184c9caaf4677d717a69fe054e">  492</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_VTOR_TBLBASE                0x20000000</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                                                <span class="comment">/* ------------ APP INT/RESET CTRL REG BITS ----------- */</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae3ed2a108d5e8bf5ef13893faaac5d49">  495</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_AIRCR_ENDIANNESS            0x00008000</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a572577a9d8ed9ef8ae505ac2ce7033f2">  496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_AIRCR_SYSRESETREQ           0x00000004</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6571d158ce434e8ca36acd5131b2f177">  497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_AIRCR_VECTCLRACTIVE         0x00000002</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac81d146c248c55e6567c1b8dd67f6262">  498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_AIRCR_VECTRESET             0x00000001</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                                                <span class="comment">/* --------------- SYSTEM CTRL REG BITS --------------- */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4f8a00670a1658baa20653a51ac2282f">  501</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_SCR_SEVONPEND               0x00000010</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a11e8e2cb49d5baba6bf8ba6324917978">  502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SCR_SLEEPDEEP               0x00000004</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a748719c43b637fe2d594656e0709d231">  503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SCR_SLEEPONEXIT             0x00000002</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                                                <span class="comment">/* ----------------- CFG CTRL REG BITS ---------------- */</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afa6c8510456f546294094943aa176163">  506</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_CCR_STKALIGN                0x00000200</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a55e9f4a7519dc836b61133c3f70b4016">  507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CCR_BFHFNMIGN               0x00000100</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a67f317c0fc6d57784b78d1659a4f42c2">  508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CCR_DIV_0_TRP               0x00000010</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a5d2b3e1dad876977a16813f9838eafbc">  509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CCR_UNALIGN_TRP             0x00000008</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#afad2be33261ebf05010631c21bbc0f40">  510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CCR_USERSETMPEND            0x00000002</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae59cf99034d866c669942286926f1e43">  511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CCR_NONBASETHRDENA          0x00000001</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                                                <span class="comment">/* ------- SYSTEM HANDLER CTRL &amp; STATE REG BITS ------- */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9c9d65f5c78d5ca62935c76f38d544e1">  514</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_USGFAULTENA           0x00040000</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a10ba7bd4d6db4168e177f785b60ca4f6">  515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_BUSFAULTENA           0x00020000</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac67a1f1be74ce2af9252127b13750623">  516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_MEMFAULTENA           0x00010000</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a6b026cde5ad75e5e3845e9e64faa6939">  517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_SVCALLPENDED          0x00008000</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aecec549dd50e32fdeac787ca9081d90c">  518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_BUSFAULTPENDED        0x00004000</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac98cc4d6b5241d99203c45e706990346">  519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_MEMFAULTPENDED        0x00002000</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a5f737edad82f791fa96eb374793ff2be">  520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_USGFAULTPENDED        0x00001000</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3ee023652ed168ee1f17d451a18adba6">  521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_SYSTICKACT            0x00000800</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9b1492ee15f09511cabf84089bae58c8">  522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_PENDSVACT             0x00000400</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af637309abe10e6aeb441e6cb2c9e5602">  523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_MONITORACT            0x00000100</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#aec378d5ec9ee50864fc311e9b99a1166">  524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_SVCALLACT             0x00000080</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a49ba01845b8ad72c8159c946d6fdea4d">  525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_USGFAULTACT           0x00000008</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac90d87d66a5ceaac5d71b599785218f3">  526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_BUSFAULTACT           0x00000002</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a47d0e03916adf441b6a6beb01908ed58">  527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_SHCSR_MEMFAULTACT           0x00000001</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                                                                <span class="comment">/* -------- CONFIGURABLE FAULT STATUS REG BITS -------- */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a973928eedcebb227aedea036de67d701">  530</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_CFSR_DIVBYZERO              0x02000000</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a9cc5fac905dd8438ca96b8eee5de05f2">  531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_UNALIGNED              0x01000000</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a99bbd041fc4681d0c9eb26cef001a03b">  532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_NOCP                   0x00080000</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#af72322e0aef037e0ff686426d6b120d7">  533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_INVPC                  0x00040000</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4c66a750750b8bdd5e9525cbc04d9139">  534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_INVSTATE               0x00020000</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a12bee73ebe824b80150d1b7d4e7c2b7e">  535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_UNDEFINSTR             0x00010000</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a94817013b759d26f1948f3527414f015">  536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_BFARVALID              0x00008000</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ac86af4408d9dfb386fe46c418dd5765e">  537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_STKERR                 0x00001000</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ad2f6d7b4cf948c3a898ea7e3b47b831c">  538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_UNSTKERR               0x00000800</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#ae7a6c70cd2a5b72aec94b5c33a46653f">  539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_IMPRECISERR            0x00000400</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4a7522fdeda317365f581586e5be7e72">  540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_PRECISERR              0x00000200</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a122b242df58cc7848fb3d6579628bd1f">  541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_IBUSERR                0x00000100</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a3cab429d2a211c99681dd987dcba5c34">  542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_MMARVALID              0x00000080</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a650ea0275a5d5efe8cac9488ba4e7771">  543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_MSTKERR                0x00000010</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a59d0ceab40fb32c00f011e864e035465">  544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_MUNSTKERR              0x00000008</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a1da531f20303a60e76587ff9516d9c74">  545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_DACCVIOL               0x00000002</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a595cc99f230f4ef1827b207909db87c7">  546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_CFSR_IACCVIOL               0x00000001</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                                                <span class="comment">/* ------------ HARD FAULT STATUS REG BITS ------------ */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8452e6d5c245edec682bccae48225358">  549</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_HFSR_DEBUGEVT               0x80000000</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4296452e50afead6b757da7971693e8f">  550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_HFSR_FORCED                 0x40000000</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a8be3685cabc86ef690e70766de0398ce">  551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_HFSR_VECTTBL                0x00000002</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                                                <span class="comment">/* ------------ DEBUG FAULT STATUS REG BITS ----------- */</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a02f845e614ed72c28fc13e8ed5067480">  554</a></span>&#160;<span class="preprocessor">#define  CPU_REG_NVIC_DFSR_EXTERNAL               0x00000010</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a192086de4670f10b95d03818ae2e7e7f">  555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_DFSR_VCATCH                 0x00000008</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a23948aa9404147ba617cedbf009355cf">  556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_DFSR_DWTTRAP                0x00000004</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a4eae20ef05325bfee313b3532c675a93">  557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_DFSR_BKPT                   0x00000002</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#abd01ec4e0724b6ff833100fb674995a6">  558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CPU_REG_NVIC_DFSR_HALTED                 0x00000001</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">*                                          CPU REGISTER MASK</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="code" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html#a0520036596d147679e7a35846b4118ee">  567</a></span>&#160;<span class="preprocessor">#define  CPU_MSK_NVIC_ICSR_VECT_ACTIVE            0x000001FF</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">*                                        CONFIGURATION ERRORS</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#ifndef  CPU_CFG_ADDR_SIZE</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_ADDR_SIZE              not #define&#39;d in &#39;cpu.h&#39;               &quot;</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]&quot;</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]&quot;</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]&quot;</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#elif  ((CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_08) &amp;&amp; \</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">        (CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_16) &amp;&amp; \</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">        (CPU_CFG_ADDR_SIZE != CPU_WORD_SIZE_32))</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_ADDR_SIZE        illegally #define&#39;d in &#39;cpu.h&#39;               &quot;</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]&quot;</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]&quot;</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]&quot;</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#ifndef  CPU_CFG_DATA_SIZE</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_DATA_SIZE              not #define&#39;d in &#39;cpu.h&#39;               &quot;</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]&quot;</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]&quot;</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]&quot;</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#elif  ((CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_08) &amp;&amp; \</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">        (CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_16) &amp;&amp; \</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">        (CPU_CFG_DATA_SIZE != CPU_WORD_SIZE_32))</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_DATA_SIZE        illegally #define&#39;d in &#39;cpu.h&#39;               &quot;</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_WORD_SIZE_08   8-bit alignment]&quot;</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_16  16-bit alignment]&quot;</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_WORD_SIZE_32  32-bit alignment]&quot;</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#ifndef  CPU_CFG_ENDIAN_TYPE</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_ENDIAN_TYPE            not #define&#39;d in &#39;cpu.h&#39;   &quot;</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_ENDIAN_TYPE_BIG   ]&quot;</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_ENDIAN_TYPE_LITTLE]&quot;</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#elif  ((CPU_CFG_ENDIAN_TYPE != CPU_ENDIAN_TYPE_BIG   ) &amp;&amp; \</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">        (CPU_CFG_ENDIAN_TYPE != CPU_ENDIAN_TYPE_LITTLE))</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_ENDIAN_TYPE      illegally #define&#39;d in &#39;cpu.h&#39;   &quot;</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_ENDIAN_TYPE_BIG   ]&quot;</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_ENDIAN_TYPE_LITTLE]&quot;</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#ifndef  CPU_CFG_STK_GROWTH</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_STK_GROWTH             not #define&#39;d in &#39;cpu.h&#39;    &quot;</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_STK_GROWTH_LO_TO_HI]&quot;</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_STK_GROWTH_HI_TO_LO]&quot;</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#elif  ((CPU_CFG_STK_GROWTH != CPU_STK_GROWTH_LO_TO_HI) &amp;&amp; \</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">        (CPU_CFG_STK_GROWTH != CPU_STK_GROWTH_HI_TO_LO))</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_STK_GROWTH       illegally #define&#39;d in &#39;cpu.h&#39;    &quot;</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_STK_GROWTH_LO_TO_HI]&quot;</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_STK_GROWTH_HI_TO_LO]&quot;</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#ifndef  CPU_CFG_CRITICAL_METHOD</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_CRITICAL_METHOD        not #define&#39;d in &#39;cpu.h&#39;             &quot;</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_CRITICAL_METHOD_INT_DIS_EN  ]&quot;</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_CRITICAL_METHOD_STATUS_STK  ]&quot;</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_CRITICAL_METHOD_STATUS_LOCAL]&quot;</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#elif  ((CPU_CFG_CRITICAL_METHOD != CPU_CRITICAL_METHOD_INT_DIS_EN  ) &amp;&amp; \</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">        (CPU_CFG_CRITICAL_METHOD != CPU_CRITICAL_METHOD_STATUS_STK  ) &amp;&amp; \</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">        (CPU_CFG_CRITICAL_METHOD != CPU_CRITICAL_METHOD_STATUS_LOCAL))</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;CPU_CFG_CRITICAL_METHOD  illegally #define&#39;d in &#39;cpu.h&#39;             &quot;</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [MUST be  CPU_CRITICAL_METHOD_INT_DIS_EN  ]&quot;</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_CRITICAL_METHOD_STATUS_STK  ]&quot;</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error  &quot;                         [     ||  CPU_CRITICAL_METHOD_STATUS_LOCAL]&quot;</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/*$PAGE*/</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">*                                             MODULE END</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">*********************************************************************************************************</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#endif                                                          </span><span class="comment">/* End of CPU module include.                           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c8fa76d8dc1b9e06ff8aeb3121608b1b.html">software</a></li><li class="navelem"><a class="el" href="dir_d7bc705864eeb6391c61e3009f1e82be.html">ucos_iii</a></li><li class="navelem"><a class="el" href="dir_c7d668b3fcd550dc4f7b31c08fc6c53a.html">lpc_ucos_iii</a></li><li class="navelem"><a class="el" href="dir_2d70dd4fafab636e535754a92bce188c.html">uC-CPU</a></li><li class="navelem"><a class="el" href="dir_e1d96d3752bb2dc3e4849bec961b1bab.html">ARM-Cortex-M3</a></li><li class="navelem"><a class="el" href="dir_1cb0606ccf701d453478307e0dc0d4a2.html">GCC</a></li><li class="navelem"><a class="el" href="lpc__ucos__iii_2u_c-_c_p_u_2_a_r_m-_cortex-_m3_2_g_c_c_2cpu_8h.html">cpu.h</a></li>
    <li class="footer">Generated on Fri May 10 2013 10:42:25 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
