<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sysid_control_slave_agent_rsp_fifo" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_agent" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_agent" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_agent" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_translator" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_uart.vhd"
   type="VHDL"
   library="uart" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_sysid.v"
   type="VERILOG"
   library="sysid" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_sys_clk_timer.vhd"
   type="VHDL"
   library="sys_clk_timer" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_sw_pio.vhd"
   type="VHDL"
   library="sw_pio" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_onchip_mem.hex"
   type="HEX"
   library="onchip_mem" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_onchip_mem.vhd"
   type="VHDL"
   library="onchip_mem" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_led_pio.vhd"
   type="VHDL"
   library="led_pio" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd"
   type="VHDL"
   library="ledtoggle_inst_uart_pins_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_conduit_bfm_0003.vhd"
   type="VHDL"
   library="ledtoggle_inst_uart_pins_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd"
   type="VHDL"
   library="ledtoggle_inst_sw_pin_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_conduit_bfm_0002.vhd"
   type="VHDL"
   library="ledtoggle_inst_sw_pin_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="ledtoggle_inst_reset_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="ledtoggle_inst_led_pin_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_conduit_bfm.vhd"
   type="VHDL"
   library="ledtoggle_inst_led_pin_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="ledtoggle_inst_clk_bfm" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/submodules/ledtoggle.vhd"
   type="VHDL"
   library="ledtoggle_inst" />
 <file
   path="ledtoggle/testbench/ledtoggle_tb/simulation/ledtoggle_tb.vhd"
   type="VHDL" />
 <topLevel name="ledtoggle_tb" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="ledtoggle_tb.ledtoggle_inst.onchip_mem"
   modelPath="ledtoggle_tb.ledtoggle_inst.onchip_mem" />
</simPackage>
