# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do light_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {light_7_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module light
# 
# Top level modules:
# 	light
# 
do {C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q5/Q5_add16bit.do}
# vsim +altera -do Lab1_Q5_add16bit_run_msim_gate_vhdl.do -l msim_transcript -gui -t ns work.lab1_q5_add16bit 
# ** Error: (vsim-3170) Could not find 'C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q2/introtutorial/simulation/modelsim/gate_work.lab1_q5_add16bit'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO C:\Users\Trevor\Documents\School\EECE 277 (FPGA)\HW1\Q5\Q5_add16bit.do PAUSED at line 2
