{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635547783417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635547783418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 07:49:43 2021 " "Processing started: Sat Oct 30 07:49:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635547783418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547783418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547783418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635547783820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635547783820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator_5ch " "Found entity 1: wts_tone_generator_5ch" {  } { { "../rtl/wts_tone_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793175 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_selector.v(48) " "Verilog HDL warning at wts_selector.v(48): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635547793176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_selector " "Found entity 1: wts_selector" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator_4ch " "Found entity 1: wts_noise_generator_4ch" {  } { { "../rtl/wts_noise_generator_4ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator_5ch " "Found entity 1: wts_adsr_envelope_generator_5ch" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_virtual_rom_controller " "Found entity 1: wts_virtual_rom_controller" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator " "Found entity 1: wts_tone_generator" {  } { { "../rtl/wts_tone_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_timer " "Found entity 1: wts_timer" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793186 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1302) " "Verilog HDL Expression warning at wts_register.v(1302): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635547793189 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1303) " "Verilog HDL Expression warning at wts_register.v(1303): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635547793189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_register " "Found entity 1: wts_register" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_ram " "Found entity 1: wts_ram" {  } { { "../rtl/wts_ram.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator " "Found entity 1: wts_noise_generator" {  } { { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_core " "Found entity 1: wts_core" {  } { { "../rtl/wts_core.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_volume " "Found entity 1: wts_channel_volume" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_part " "Found entity 1: wts_channel_part" {  } { { "../rtl/wts_channel_part.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_mixer " "Found entity 1: wts_channel_mixer" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator " "Found entity 1: wts_adsr_envelope_generator" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793207 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_for_cartridge.v(60) " "Verilog HDL warning at wts_for_cartridge.v(60): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635547793208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_for_cartridge " "Found entity 1: wts_for_cartridge" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547793208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_bank_en wts_virtual_rom_controller.v(108) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(108): created implicit net for \"w_bank_en\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_rom_mode wts_virtual_rom_controller.v(112) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(112): created implicit net for \"w_rom_mode\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_reset wts_channel_mixer.v(601) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(601): created implicit net for \"address_reset\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 601 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_half_timing0 wts_channel_mixer.v(603) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(603): created implicit net for \"w_half_timing0\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 603 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793209 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_half_timing1 wts_channel_mixer.v(622) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(622): created implicit net for \"w_half_timing1\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 622 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wts_for_cartridge " "Elaborating entity \"wts_for_cartridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635547793336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_core wts_core:u_wts_core " "Elaborating entity \"wts_core\" for hierarchy \"wts_core:u_wts_core\"" {  } { { "../rtl/wts_for_cartridge.v" "u_wts_core" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_mixer wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer " "Elaborating entity \"wts_channel_mixer\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\"" {  } { { "../rtl/wts_core.v" "u_wts_channel_mixer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sram_id_d wts_channel_mixer.v(251) " "Verilog HDL or VHDL warning at wts_channel_mixer.v(251): object \"ff_sram_id_d\" assigned a value but never read" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635547793354 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_adsr_envelope_generator_5ch wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0 " "Elaborating entity \"wts_adsr_envelope_generator_5ch\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_adsr_envelope_generator_5ch_0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 wts_adsr_envelope_generator_5ch.v(257) " "Verilog HDL assignment warning at wts_adsr_envelope_generator_5ch.v(257): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793398 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 wts_adsr_envelope_generator_5ch.v(261) " "Verilog HDL assignment warning at wts_adsr_envelope_generator_5ch.v(261): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793399 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 wts_adsr_envelope_generator_5ch.v(265) " "Verilog HDL assignment warning at wts_adsr_envelope_generator_5ch.v(265): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793399 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 wts_adsr_envelope_generator_5ch.v(269) " "Verilog HDL assignment warning at wts_adsr_envelope_generator_5ch.v(269): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793399 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 wts_adsr_envelope_generator_5ch.v(273) " "Verilog HDL assignment warning at wts_adsr_envelope_generator_5ch.v(273): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793399 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_ar_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_ar_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_ar_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793428 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_ar_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_sl_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_sl_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_sl_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793435 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_volume_selector0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_key_on_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_key_on_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_key_on_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793438 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_on_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_state_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_state_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_state_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793443 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_state_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_counter_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_counter_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_counter_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793445 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_counter_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_level_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_selector:u_level_selector\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_level_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793447 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_level_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_adsr_envelope_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_adsr_envelope_generator:u_adsr_envelope_generator " "Elaborating entity \"wts_adsr_envelope_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\"" {  } { { "../rtl/wts_adsr_envelope_generator_5ch.v" "u_adsr_envelope_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 wts_adsr_envelope_generator.v(129) " "Verilog HDL assignment warning at wts_adsr_envelope_generator.v(129): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793467 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_adsr_envelope_generator:u_adsr_envelope_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_noise_generator_4ch wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch " "Elaborating entity \"wts_noise_generator_4ch\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\"" {  } { { "../rtl/wts_channel_mixer.v" "u_wts_noise_generator_4ch" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_selector:u_noise_channel_selector0 " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_selector:u_noise_channel_selector0\"" {  } { { "../rtl/wts_noise_generator_4ch.v" "u_noise_channel_selector0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793502 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_channel_selector0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_noise_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_noise_generator:u_noise_generator0 " "Elaborating entity \"wts_noise_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_noise_generator_4ch:u_wts_noise_generator_4ch\|wts_noise_generator:u_noise_generator0\"" {  } { { "../rtl/wts_noise_generator_4ch.v" "u_noise_generator0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_tone_generator_5ch wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0 " "Elaborating entity \"wts_tone_generator_5ch\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_tone_generator_5ch_0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_selector:u_wave_address_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_selector:u_wave_address_selector\"" {  } { { "../rtl/wts_tone_generator_5ch.v" "u_wave_address_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793517 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_sl_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_selector wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_selector:u_wave_frequency_count_selector " "Elaborating entity \"wts_selector\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_selector:u_wave_frequency_count_selector\"" {  } { { "../rtl/wts_tone_generator_5ch.v" "u_wave_frequency_count_selector" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wts_selector.v(48) " "Verilog HDL assignment warning at wts_selector.v(48): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/wts_selector.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793520 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_frequency_count_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_tone_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_tone_generator:u_tone_generator " "Elaborating entity \"wts_tone_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_tone_generator_5ch:u_tone_generator_5ch_0\|wts_tone_generator:u_tone_generator\"" {  } { { "../rtl/wts_tone_generator_5ch.v" "u_tone_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_ram wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00 " "Elaborating entity \"wts_ram\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ram00" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_volume wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0 " "Elaborating entity \"wts_channel_volume\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_channel_volume0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_timer wts_core:u_wts_core\|wts_timer:u_wts_timer " "Elaborating entity \"wts_timer\" for hierarchy \"wts_core:u_wts_core\|wts_timer:u_wts_timer\"" {  } { { "../rtl/wts_core.v" "u_wts_timer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_timer.v(48) " "Verilog HDL assignment warning at wts_timer.v(48): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793563 "|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_timer.v(68) " "Verilog HDL assignment warning at wts_timer.v(68): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635547793563 "|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_register wts_core:u_wts_core\|wts_register:u_wts_register " "Elaborating entity \"wts_register\" for hierarchy \"wts_core:u_wts_core\|wts_register:u_wts_register\"" {  } { { "../rtl/wts_core.v" "u_wts_register" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547793567 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_ar_d0 wts_register.v(606) " "Verilog HDL Always Construct warning at wts_register.v(606): inferring latch(es) for variable \"reg_ar_d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635547793586 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[0\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[0\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[1\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[1\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[2\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[2\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[3\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[3\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[4\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[4\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[5\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[5\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[6\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[6\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[7\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[7\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547793587 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|address_reset " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|address_reset\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "address_reset" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 601 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope0\[7\] " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope0\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "w_envelope0\[7\]" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope0\[6\] " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope0\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "w_envelope0\[6\]" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope0\[5\] " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope0\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "w_envelope0\[5\]" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope1\[7\] " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope1\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "w_envelope1\[7\]" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope1\[6\] " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope1\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "w_envelope1\[6\]" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope1\[5\] " "Net \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|w_envelope1\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/wts_channel_mixer.v" "w_envelope1\[5\]" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635547793882 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1635547793882 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635547794665 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635547794666 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635547795924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635547795924 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635547795924 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635547795925 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635547795925 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635547795925 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635547795925 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635547795925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547796013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796013 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635547796013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547796078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547796078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547796125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635547796125 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635547796125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nds " "Found entity 1: mult_nds" {  } { { "db/mult_nds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_nds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635547796186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547796186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635547796517 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 34 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 479 -1 0 } } { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 746 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 38 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 39 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 47 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 48 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 45 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 46 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 309 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 327 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 345 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 273 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 291 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 71 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 51 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 306 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 324 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 342 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 270 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 288 -1 0 } } { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 59 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 308 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 326 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 344 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 272 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 290 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 271 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 289 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 325 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 307 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 343 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 310 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 328 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 346 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 274 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 292 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635547796563 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635547796564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635547797386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547800354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635547800642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635547800642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3035 " "Implemented 3035 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635547800919 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635547800919 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635547800919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2951 " "Implemented 2951 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635547800919 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635547800919 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1635547800919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635547800919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635547800963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 07:50:00 2021 " "Processing ended: Sat Oct 30 07:50:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635547800963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635547800963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635547800963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635547800963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1635547802334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635547802334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 07:50:01 2021 " "Processing started: Sat Oct 30 07:50:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635547802334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1635547802334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1635547802335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1635547802484 ""}
{ "Info" "0" "" "Project  = wave_table_sound" {  } {  } 0 0 "Project  = wave_table_sound" 0 0 "Fitter" 0 0 1635547802485 ""}
{ "Info" "0" "" "Revision = wave_table_sound" {  } {  } 0 0 "Revision = wave_table_sound" 0 0 "Fitter" 0 0 1635547802485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1635547802617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1635547802617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wave_table_sound 10M04SAE144C8G " "Selected device 10M04SAE144C8G for design \"wave_table_sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635547802654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635547802699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635547802699 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635547802855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1635547802864 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1635547803024 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635547803040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635547803040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635547803040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635547803040 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635547803040 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635547803050 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635547803050 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1635547803051 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1635547803051 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1635547803051 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1635547803051 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635547803053 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1635547803113 ""}
{ "Info" "ISTA_SDC_FOUND" "wave_table_sound.out.sdc " "Reading SDC File: 'wave_table_sound.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1635547804021 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1635547804065 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635547804065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635547804065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.000          clk " "  44.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635547804065 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1635547804065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635547804354 ""}  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 0 { 0 ""} 0 4639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635547804354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635547804997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635547805000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635547805000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635547805005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635547805014 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635547805021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635547805239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635547805243 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1635547805243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635547805243 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635547805396 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1635547805407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635547806207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635547806715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635547806742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635547807525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635547807525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635547808367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/hra/Documents/github/wave_table_sound/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1635547809815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635547809815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1635547810076 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1635547810076 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635547810076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635547810080 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635547810319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635547810346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635547811519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635547811521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635547813013 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635547813906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.fit.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635547814297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5597 " "Peak virtual memory: 5597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635547815241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 07:50:15 2021 " "Processing ended: Sat Oct 30 07:50:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635547815241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635547815241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635547815241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635547815241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1635547816327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635547816327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 07:50:16 2021 " "Processing started: Sat Oct 30 07:50:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635547816327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1635547816327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1635547816328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1635547816649 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1635547817065 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1635547817097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635547817419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 07:50:17 2021 " "Processing ended: Sat Oct 30 07:50:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635547817419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635547817419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635547817419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1635547817419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1635547818426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635547818427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 07:50:18 2021 " "Processing started: Sat Oct 30 07:50:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635547818427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1635547818427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_pow --read_settings_files=off --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1635547818427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1635547818735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1635547818740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1635547818740 ""}
{ "Info" "ISTA_SDC_FOUND" "wave_table_sound.out.sdc " "Reading SDC File: 'wave_table_sound.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1635547819186 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1635547819265 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1635547819269 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1635547819313 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1635547819502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1635547819560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1635547821044 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "2.323 millions of transitions / sec " "Average toggle rate for this design is 2.323 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1635547821825 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "133.17 mW " "Total thermal power estimate for the design is 133.17 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1635547821950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635547822199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 07:50:22 2021 " "Processing ended: Sat Oct 30 07:50:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635547822199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635547822199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635547822199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1635547822199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1635547823381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635547823382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 07:50:23 2021 " "Processing started: Sat Oct 30 07:50:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635547823382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1635547823382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wave_table_sound -c wave_table_sound " "Command: quartus_sta wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1635547823382 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1635547823488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1635547823724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1635547823724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547823761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547823761 ""}
{ "Info" "ISTA_SDC_FOUND" "wave_table_sound.out.sdc " "Reading SDC File: 'wave_table_sound.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1635547824001 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1635547824046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1635547824060 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1635547824088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.830 " "Worst-case setup slack is 19.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.830               0.000 clk  " "   19.830               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547824105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk  " "    0.280               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547824120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635547824128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635547824132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 21.455 " "Worst-case minimum pulse width slack is 21.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.455               0.000 clk  " "   21.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547824138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547824138 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547824176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547824176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547824176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547824176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 82.402 ns " "Worst Case Available Settling Time: 82.402 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547824176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547824176 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635547824176 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1635547824181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1635547824207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1635547825787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.667 " "Worst-case setup slack is 20.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.667               0.000 clk  " "   20.667               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547826004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 clk  " "    0.254               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547826018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635547826027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635547826031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 21.471 " "Worst-case minimum pulse width slack is 21.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.471               0.000 clk  " "   21.471               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547826039 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 82.650 ns " "Worst Case Available Settling Time: 82.650 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826066 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826066 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635547826066 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1635547826070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 34.556 " "Worst-case setup slack is 34.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.556               0.000 clk  " "   34.556               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547826297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clk  " "    0.098               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547826309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635547826316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1635547826319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 21.403 " "Worst-case minimum pulse width slack is 21.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.403               0.000 clk  " "   21.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635547826328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1635547826328 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 85.573 ns " "Worst Case Available Settling Time: 85.573 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1635547826361 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1635547826361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1635547827211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1635547827233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635547827327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 07:50:27 2021 " "Processing ended: Sat Oct 30 07:50:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635547827327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635547827327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635547827327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1635547827327 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1635547827981 ""}
