Running: /home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/testbench_isim_beh.exe -prj /home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCntl_Unit-Logic.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/UXCtrl_tb_vhd.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97948 KB
Fuse CPU Usage: 1510 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity UXCntl_Unit [uxcntl_unit_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/robert/UMD_RISC-16G5/Lab2/Code/RPNCalc/testbench_isim_beh.exe
Fuse Memory Usage: 673684 KB
Fuse CPU Usage: 1660 ms
GCC CPU Usage: 260 ms
