===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.5323 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.2103 (  7.8%)    5.2103 ( 13.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    4.0389 (  6.1%)    4.0389 ( 10.8%)    Parse modules
    1.1126 (  1.7%)    1.1126 (  3.0%)    Verify circuit
   58.1158 ( 87.3%)   30.2522 ( 80.6%)  'firrtl.circuit' Pipeline
    1.1548 (  1.7%)    1.1548 (  3.1%)    LowerFIRRTLAnnotations
    5.2063 (  7.8%)    2.7335 (  7.3%)    'firrtl.module' Pipeline
    1.6451 (  2.5%)    0.8752 (  2.3%)      DropName
    3.5611 (  5.4%)    1.8583 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1954 (  0.3%)    0.1006 (  0.3%)    'firrtl.module' Pipeline
    0.1954 (  0.3%)    0.1006 (  0.3%)      LowerCHIRRTLPass
    0.3193 (  0.5%)    0.3193 (  0.9%)    InferWidths
    1.0326 (  1.6%)    1.0326 (  2.8%)    MemToRegOfVec
    1.7183 (  2.6%)    1.7183 (  4.6%)    InferResets
    0.1861 (  0.3%)    0.1861 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.2897 (  0.4%)    0.2897 (  0.8%)    WireDFT
    1.5408 (  2.3%)    0.8757 (  2.3%)    'firrtl.module' Pipeline
    1.5408 (  2.3%)    0.8757 (  2.3%)      FlattenMemory
    1.6080 (  2.4%)    1.6080 (  4.3%)    LowerFIRRTLTypes
    5.5994 (  8.4%)    3.1678 (  8.4%)    'firrtl.module' Pipeline
    4.1331 (  6.2%)    2.2890 (  6.1%)      ExpandWhens
    1.4663 (  2.2%)    0.8788 (  2.3%)      SFCCompat
    2.1583 (  3.2%)    2.1583 (  5.8%)    Inliner
    1.7718 (  2.7%)    0.9406 (  2.5%)    'firrtl.module' Pipeline
    1.7717 (  2.7%)    0.9406 (  2.5%)      RandomizeRegisterInit
    1.5543 (  2.3%)    1.5543 (  4.1%)    CheckCombCycles
    0.3084 (  0.5%)    0.3084 (  0.8%)      (A) circt::firrtl::InstanceGraph
    9.5853 ( 14.4%)    5.2726 ( 14.0%)    'firrtl.module' Pipeline
    9.1580 ( 13.8%)    5.0341 ( 13.4%)      Canonicalizer
    0.4272 (  0.6%)    0.2384 (  0.6%)      InferReadWrite
    0.1925 (  0.3%)    0.1925 (  0.5%)    PrefixModules
    0.0756 (  0.1%)    0.0756 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.0512 (  1.6%)    1.0512 (  2.8%)    IMConstProp
    0.0639 (  0.1%)    0.0639 (  0.2%)    AddSeqMemPorts
    0.0638 (  0.1%)    0.0638 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2366 (  0.4%)    0.2366 (  0.6%)    CreateSiFiveMetadata
    0.0320 (  0.0%)    0.0320 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0230 (  0.0%)    0.0230 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3693 (  0.6%)    0.3693 (  1.0%)    SymbolDCE
    0.0664 (  0.1%)    0.0664 (  0.2%)    BlackBoxReader
    0.0664 (  0.1%)    0.0664 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.9646 (  6.0%)    2.1170 (  5.6%)    'firrtl.module' Pipeline
    0.3184 (  0.5%)    0.1678 (  0.4%)      DropName
    3.6462 (  5.5%)    1.9491 (  5.2%)      Canonicalizer
    0.8943 (  1.3%)    0.8943 (  2.4%)    IMDeadCodeElim
    0.0682 (  0.1%)    0.0682 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0274 (  0.0%)    0.0274 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1716 (  0.3%)    0.1716 (  0.5%)    LowerXMR
    0.0222 (  0.0%)    0.0222 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4776 (  0.7%)    0.4776 (  1.3%)  LowerFIRRTLToHW
    0.0216 (  0.0%)    0.0216 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.4882 (  0.7%)    0.4555 (  1.2%)  'hw.module' Pipeline
    0.1548 (  0.2%)    0.1422 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.2128 (  0.3%)    0.1966 (  0.5%)    Canonicalizer
    0.0665 (  0.1%)    0.0646 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0539 (  0.1%)    0.0521 (  0.1%)    LowerSeqFIRRTLToSV
    0.1070 (  0.2%)    0.1070 (  0.3%)  HWMemSimImpl
    0.3841 (  0.6%)    0.3298 (  0.9%)  'hw.module' Pipeline
    0.1228 (  0.2%)    0.1063 (  0.3%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.1636 (  0.2%)    0.1449 (  0.4%)    Canonicalizer
    0.0738 (  0.1%)    0.0642 (  0.2%)    CSE
    0.0007 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.0159 (  0.0%)    0.0105 (  0.0%)    HWCleanup
    0.0917 (  0.1%)    0.0750 (  0.2%)  'hw.module' Pipeline
    0.0074 (  0.0%)    0.0051 (  0.0%)    HWLegalizeModules
    0.0789 (  0.1%)    0.0672 (  0.2%)    PrettifyVerilog
    0.0679 (  0.1%)    0.0679 (  0.2%)  StripDebugInfoWithPred
    0.5126 (  0.8%)    0.5126 (  1.4%)  ExportVerilog
    0.3526 (  0.5%)    0.1703 (  0.5%)  'builtin.module' Pipeline
    0.1823 (  0.3%)    0.1531 (  0.4%)    'hw.module' Pipeline
    0.1800 (  0.3%)    0.1520 (  0.4%)      PrepareForEmission
   -0.1609 ( -0.2%)   -0.1609 ( -0.4%)  Rest
   66.5421 (100.0%)   37.5323 (100.0%)  Total

{
  totalTime: 37.584,
  maxMemory: 1075130368
}
