{
  "module_name": "tlv320aic32x4.h",
  "hash_id": "f9ab8d9bb1a771274be9a3cd2b7d2f4bcca5a9863829649856b773104b1b7e7a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tlv320aic32x4.h",
  "human_readable_source": " \n \n\n\n#ifndef _TLV320AIC32X4_H\n#define _TLV320AIC32X4_H\n\nstruct device;\nstruct regmap_config;\n\nenum aic32x4_type {\n\tAIC32X4_TYPE_AIC32X4 = 0,\n\tAIC32X4_TYPE_AIC32X6,\n\tAIC32X4_TYPE_TAS2505,\n};\n\nextern const struct regmap_config aic32x4_regmap_config;\nint aic32x4_probe(struct device *dev, struct regmap *regmap);\nvoid aic32x4_remove(struct device *dev);\nint aic32x4_register_clocks(struct device *dev, const char *mclk_name);\n\n \n\n#define AIC32X4_REG(page, reg)\t((page * 128) + reg)\n\n#define\tAIC32X4_PSEL\t\tAIC32X4_REG(0, 0)\n\n#define\tAIC32X4_RESET\t\tAIC32X4_REG(0, 1)\n#define\tAIC32X4_CLKMUX\t\tAIC32X4_REG(0, 4)\n#define\tAIC32X4_PLLPR\t\tAIC32X4_REG(0, 5)\n#define\tAIC32X4_PLLJ\t\tAIC32X4_REG(0, 6)\n#define\tAIC32X4_PLLDMSB\t\tAIC32X4_REG(0, 7)\n#define\tAIC32X4_PLLDLSB\t\tAIC32X4_REG(0, 8)\n#define\tAIC32X4_NDAC\t\tAIC32X4_REG(0, 11)\n#define\tAIC32X4_MDAC\t\tAIC32X4_REG(0, 12)\n#define AIC32X4_DOSRMSB\t\tAIC32X4_REG(0, 13)\n#define AIC32X4_DOSRLSB\t\tAIC32X4_REG(0, 14)\n#define\tAIC32X4_NADC\t\tAIC32X4_REG(0, 18)\n#define\tAIC32X4_MADC\t\tAIC32X4_REG(0, 19)\n#define AIC32X4_AOSR\t\tAIC32X4_REG(0, 20)\n#define AIC32X4_CLKMUX2\t\tAIC32X4_REG(0, 25)\n#define AIC32X4_CLKOUTM\t\tAIC32X4_REG(0, 26)\n#define AIC32X4_IFACE1\t\tAIC32X4_REG(0, 27)\n#define AIC32X4_IFACE2\t\tAIC32X4_REG(0, 28)\n#define AIC32X4_IFACE3\t\tAIC32X4_REG(0, 29)\n#define AIC32X4_BCLKN\t\tAIC32X4_REG(0, 30)\n#define AIC32X4_IFACE4\t\tAIC32X4_REG(0, 31)\n#define AIC32X4_IFACE5\t\tAIC32X4_REG(0, 32)\n#define AIC32X4_IFACE6\t\tAIC32X4_REG(0, 33)\n#define AIC32X4_GPIOCTL\t\tAIC32X4_REG(0, 52)\n#define AIC32X4_DOUTCTL\t\tAIC32X4_REG(0, 53)\n#define AIC32X4_DINCTL\t\tAIC32X4_REG(0, 54)\n#define AIC32X4_MISOCTL\t\tAIC32X4_REG(0, 55)\n#define AIC32X4_SCLKCTL\t\tAIC32X4_REG(0, 56)\n#define AIC32X4_DACSPB\t\tAIC32X4_REG(0, 60)\n#define AIC32X4_ADCSPB\t\tAIC32X4_REG(0, 61)\n#define AIC32X4_DACSETUP\tAIC32X4_REG(0, 63)\n#define AIC32X4_DACMUTE\t\tAIC32X4_REG(0, 64)\n#define AIC32X4_LDACVOL\t\tAIC32X4_REG(0, 65)\n#define AIC32X4_RDACVOL\t\tAIC32X4_REG(0, 66)\n#define AIC32X4_ADCSETUP\tAIC32X4_REG(0, 81)\n#define\tAIC32X4_ADCFGA\t\tAIC32X4_REG(0, 82)\n#define AIC32X4_LADCVOL\t\tAIC32X4_REG(0, 83)\n#define AIC32X4_RADCVOL\t\tAIC32X4_REG(0, 84)\n#define AIC32X4_LAGC1\t\tAIC32X4_REG(0, 86)\n#define AIC32X4_LAGC2\t\tAIC32X4_REG(0, 87)\n#define AIC32X4_LAGC3\t\tAIC32X4_REG(0, 88)\n#define AIC32X4_LAGC4\t\tAIC32X4_REG(0, 89)\n#define AIC32X4_LAGC5\t\tAIC32X4_REG(0, 90)\n#define AIC32X4_LAGC6\t\tAIC32X4_REG(0, 91)\n#define AIC32X4_LAGC7\t\tAIC32X4_REG(0, 92)\n#define AIC32X4_RAGC1\t\tAIC32X4_REG(0, 94)\n#define AIC32X4_RAGC2\t\tAIC32X4_REG(0, 95)\n#define AIC32X4_RAGC3\t\tAIC32X4_REG(0, 96)\n#define AIC32X4_RAGC4\t\tAIC32X4_REG(0, 97)\n#define AIC32X4_RAGC5\t\tAIC32X4_REG(0, 98)\n#define AIC32X4_RAGC6\t\tAIC32X4_REG(0, 99)\n#define AIC32X4_RAGC7\t\tAIC32X4_REG(0, 100)\n\n#define AIC32X4_PWRCFG\t\tAIC32X4_REG(1, 1)\n#define AIC32X4_LDOCTL\t\tAIC32X4_REG(1, 2)\n#define AIC32X4_LPLAYBACK\tAIC32X4_REG(1, 3)\n#define AIC32X4_RPLAYBACK\tAIC32X4_REG(1, 4)\n#define AIC32X4_OUTPWRCTL\tAIC32X4_REG(1, 9)\n#define AIC32X4_CMMODE\t\tAIC32X4_REG(1, 10)\n#define AIC32X4_HPLROUTE\tAIC32X4_REG(1, 12)\n#define AIC32X4_HPRROUTE\tAIC32X4_REG(1, 13)\n#define AIC32X4_LOLROUTE\tAIC32X4_REG(1, 14)\n#define AIC32X4_LORROUTE\tAIC32X4_REG(1, 15)\n#define\tAIC32X4_HPLGAIN\t\tAIC32X4_REG(1, 16)\n#define\tAIC32X4_HPRGAIN\t\tAIC32X4_REG(1, 17)\n#define\tAIC32X4_LOLGAIN\t\tAIC32X4_REG(1, 18)\n#define\tAIC32X4_LORGAIN\t\tAIC32X4_REG(1, 19)\n#define AIC32X4_HEADSTART\tAIC32X4_REG(1, 20)\n#define TAS2505_SPK\t\tAIC32X4_REG(1, 45)\n#define TAS2505_SPKVOL1\t\tAIC32X4_REG(1, 46)\n#define TAS2505_SPKVOL2\t\tAIC32X4_REG(1, 48)\n#define AIC32X4_MICBIAS\t\tAIC32X4_REG(1, 51)\n#define AIC32X4_LMICPGAPIN\tAIC32X4_REG(1, 52)\n#define AIC32X4_LMICPGANIN\tAIC32X4_REG(1, 54)\n#define AIC32X4_RMICPGAPIN\tAIC32X4_REG(1, 55)\n#define AIC32X4_RMICPGANIN\tAIC32X4_REG(1, 57)\n#define AIC32X4_FLOATINGINPUT\tAIC32X4_REG(1, 58)\n#define AIC32X4_LMICPGAVOL\tAIC32X4_REG(1, 59)\n#define AIC32X4_RMICPGAVOL\tAIC32X4_REG(1, 60)\n#define TAS2505_REFPOWERUP\tAIC32X4_REG(1, 122)\n#define AIC32X4_REFPOWERUP\tAIC32X4_REG(1, 123)\n\n \n\n \n#define AIC32X4_PLL_CLKIN_MASK\t\tGENMASK(3, 2)\n#define AIC32X4_PLL_CLKIN_SHIFT\t\t(2)\n#define AIC32X4_PLL_CLKIN_MCLK\t\t(0x00)\n#define AIC32X4_PLL_CLKIN_BCKL\t\t(0x01)\n#define AIC32X4_PLL_CLKIN_GPIO1\t\t(0x02)\n#define AIC32X4_PLL_CLKIN_DIN\t\t(0x03)\n#define AIC32X4_CODEC_CLKIN_MASK\tGENMASK(1, 0)\n#define AIC32X4_CODEC_CLKIN_SHIFT\t(0)\n#define AIC32X4_CODEC_CLKIN_MCLK\t(0x00)\n#define AIC32X4_CODEC_CLKIN_BCLK\t(0x01)\n#define AIC32X4_CODEC_CLKIN_GPIO1\t(0x02)\n#define AIC32X4_CODEC_CLKIN_PLL\t\t(0x03)\n\n \n#define AIC32X4_PLLEN\t\t\tBIT(7)\n#define AIC32X4_PLL_P_MASK\t\tGENMASK(6, 4)\n#define AIC32X4_PLL_P_SHIFT\t\t(4)\n#define AIC32X4_PLL_R_MASK\t\tGENMASK(3, 0)\n\n \n#define AIC32X4_NDACEN\t\t\tBIT(7)\n#define AIC32X4_NDAC_MASK\t\tGENMASK(6, 0)\n\n \n#define AIC32X4_MDACEN\t\t\tBIT(7)\n#define AIC32X4_MDAC_MASK\t\tGENMASK(6, 0)\n\n \n#define AIC32X4_NADCEN\t\t\tBIT(7)\n#define AIC32X4_NADC_MASK\t\tGENMASK(6, 0)\n\n \n#define AIC32X4_MADCEN\t\t\tBIT(7)\n#define AIC32X4_MADC_MASK\t\tGENMASK(6, 0)\n\n \n#define AIC32X4_BCLKEN\t\t\tBIT(7)\n#define AIC32X4_BCLK_MASK\t\tGENMASK(6, 0)\n\n \n#define AIC32X4_IFACE1_DATATYPE_MASK\tGENMASK(7, 6)\n#define AIC32X4_IFACE1_DATATYPE_SHIFT\t(6)\n#define AIC32X4_I2S_MODE\t\t(0x00)\n#define AIC32X4_DSP_MODE\t\t(0x01)\n#define AIC32X4_RIGHT_JUSTIFIED_MODE\t(0x02)\n#define AIC32X4_LEFT_JUSTIFIED_MODE\t(0x03)\n#define AIC32X4_IFACE1_DATALEN_MASK\tGENMASK(5, 4)\n#define AIC32X4_IFACE1_DATALEN_SHIFT\t(4)\n#define AIC32X4_WORD_LEN_16BITS\t\t(0x00)\n#define AIC32X4_WORD_LEN_20BITS\t\t(0x01)\n#define AIC32X4_WORD_LEN_24BITS\t\t(0x02)\n#define AIC32X4_WORD_LEN_32BITS\t\t(0x03)\n#define AIC32X4_IFACE1_MASTER_MASK\tGENMASK(3, 2)\n#define AIC32X4_BCLKMASTER\t\tBIT(2)\n#define AIC32X4_WCLKMASTER\t\tBIT(3)\n\n \n#define AIC32X4_DATA_OFFSET_MASK\tGENMASK(7, 0)\n\n \n#define AIC32X4_BCLKINV_MASK\t\tBIT(3)\n#define AIC32X4_BDIVCLK_MASK\t\tGENMASK(1, 0)\n#define AIC32X4_BDIVCLK_SHIFT\t\t(0)\n#define AIC32X4_DAC2BCLK\t\t(0x00)\n#define AIC32X4_DACMOD2BCLK\t\t(0x01)\n#define AIC32X4_ADC2BCLK\t\t(0x02)\n#define AIC32X4_ADCMOD2BCLK\t\t(0x03)\n\n \n#define AIC32X4_DAC_CHAN_MASK\t\tGENMASK(5, 2)\n#define AIC32X4_LDAC2RCHN\t\tBIT(5)\n#define AIC32X4_LDAC2LCHN\t\tBIT(4)\n#define AIC32X4_RDAC2LCHN\t\tBIT(3)\n#define AIC32X4_RDAC2RCHN\t\tBIT(2)\n\n \n#define AIC32X4_MUTEON\t\t\t0x0C\n\n \n#define AIC32X4_LADC_EN\t\t\tBIT(7)\n#define AIC32X4_RADC_EN\t\t\tBIT(6)\n\n \n#define AIC32X4_AVDDWEAKDISABLE\t\tBIT(3)\n\n \n#define AIC32X4_LDOCTLEN\t\tBIT(0)\n\n \n#define AIC32X4_LDOIN_18_36\t\tBIT(0)\n#define AIC32X4_LDOIN2HP\t\tBIT(1)\n\n \n#define AIC32X4_MICBIAS_LDOIN\t\tBIT(3)\n#define AIC32X4_MICBIAS_2075V\t\t0x60\n#define AIC32x4_MICBIAS_MASK            GENMASK(6, 3)\n\n \n#define AIC32X4_LMICPGANIN_IN2R_10K\t0x10\n#define AIC32X4_LMICPGANIN_CM1L_10K\t0x40\n\n \n#define AIC32X4_RMICPGANIN_IN1L_10K\t0x10\n#define AIC32X4_RMICPGANIN_CM1R_10K\t0x40\n\n \n#define AIC32X4_REFPOWERUP_SLOW\t\t0x04\n#define AIC32X4_REFPOWERUP_40MS\t\t0x05\n#define AIC32X4_REFPOWERUP_80MS\t\t0x06\n#define AIC32X4_REFPOWERUP_120MS\t0x07\n\n \n#define AIC32X4_DIVEN\t\t\tBIT(7)\n#define AIC32X4_DIV_MASK\t\tGENMASK(6, 0)\n#define AIC32X4_DIV_MAX\t\t\t128\n\n \n#define AIC32X4_MAX_DOSR_FREQ\t\t6200000\n#define AIC32X4_MIN_DOSR_FREQ\t\t2800000\n#define AIC32X4_MAX_CODEC_CLKIN_FREQ    110000000\n#define AIC32X4_MAX_PLL_CLKIN\t\t20000000\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}