# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_rx.srcs/sources_1/new/rx_uart.vhd" \
"../../../../uart_rx.srcs/sim_1/new/tb_uart_rx.vhd" \

# Do not sort compile order
nosort
