#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri May 12 11:38:58 2017
# Process ID: 2701
# Current directory: /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1
# Command line: vivado -log top_level.vds -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/top_level.vds
# Journal file: /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.277 ; gain = 155.137 ; free physical = 12044 ; free virtual = 21349
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:77]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'refclk_ibuf' to cell 'IBUFDS_GTE2' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:330]
INFO: [Synth 8-3491] module 'pcie_7x_0' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:5' bound to instance 'pcie_0' of component 'pcie_7x_0' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:348]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/pcie_7x_0_stub.vhdl:93]
	Parameter AXI_BUS_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'app' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:38' bound to instance 'app_0' of component 'app' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:391]
INFO: [Synth 8-638] synthesizing module 'app' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:116]
	Parameter AXI_BUS_WIDTH bound to: 64 - type: integer 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter axis_rx_tkeep_width_c bound to: 8 - type: integer 
	Parameter axis_rx_tuser_width_c bound to: 22 - type: integer 
	Parameter wb_address_width_c bound to: 32 - type: integer 
	Parameter wb_data_width_c bound to: 32 - type: integer 
	Parameter address_mask_c bound to: 32'b00000000000011111111111111111111 
INFO: [Synth 8-3491] module 'simple_counter' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:36' bound to instance 'cnt' of component 'simple_counter' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:471]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (1#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd:44]
INFO: [Synth 8-3491] module 'p2l_decoder' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/p2l_decoder.vhd:7' bound to instance 'p2l_dec_comp' of component 'p2l_decoder' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:479]
INFO: [Synth 8-638] synthesizing module 'p2l_decoder' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/p2l_decoder.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'p2l_decoder' (2#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/p2l_decoder.vhd:41]
	Parameter g_ACK_TIMEOUT bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'wbmaster32' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/wbmaster32.vhd:51' bound to instance 'wb32' of component 'wbmaster32' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:511]
INFO: [Synth 8-638] synthesizing module 'wbmaster32' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/wbmaster32.vhd:127]
	Parameter g_ACK_TIMEOUT bound to: 100 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
	Parameter g_data_width bound to: 64 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'generic_async_fifo' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:34' bound to instance 'cmp_fifo_to_wb' of component 'generic_async_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/wbmaster32.vhd:347]
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:87]
	Parameter g_data_width bound to: 64 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'fifo_64x512' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_64x512_stub.vhdl:5' bound to instance 'cmp_fifo_64x512' of component 'fifo_64x512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:195]
INFO: [Synth 8-638] synthesizing module 'fifo_64x512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_64x512_stub.vhdl:24]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:203]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo' (3#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:87]
	Parameter g_data_width bound to: 64 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'generic_async_fifo' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:34' bound to instance 'cmp_from_wb_fifo' of component 'generic_async_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/wbmaster32.vhd:388]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/wbmaster32.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'wbmaster32' (4#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/wbmaster32.vhd:127]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bram_wbs32' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/bcf_bram32.vhd:29' bound to instance 'csr_ram' of component 'bram_wbs32' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:628]
INFO: [Synth 8-638] synthesizing module 'bram_wbs32' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/bcf_bram32.vhd:53]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_wbs32' (5#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/bcf_bram32.vhd:53]
INFO: [Synth 8-3491] module 'dma_controller' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:43' bound to instance 'dma_ctrl' of component 'dma_controller' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:653]
INFO: [Synth 8-638] synthesizing module 'dma_controller' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:102]
INFO: [Synth 8-3491] module 'dma_controller_wb_slave' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd:17' bound to instance 'dma_controller_wb_slave_0' of component 'dma_controller_wb_slave' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:234]
INFO: [Synth 8-638] synthesizing module 'dma_controller_wb_slave' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dma_controller_wb_slave' (6#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd:69]
WARNING: [Synth 8-3848] Net dma_stat in module/entity dma_controller does not have driver. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'dma_controller' (7#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/dma_controller.vhd:102]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'debugregisters' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/debugregisters.vhd:36' bound to instance 'dbg_reg_comp' of component 'debugregisters' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:712]
INFO: [Synth 8-638] synthesizing module 'debugregisters' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/debugregisters.vhd:70]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debugregisters' (8#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/debugregisters.vhd:70]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'p2l_dma_master' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:47' bound to instance 'p2l_dma' of component 'p2l_dma_master' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:741]
INFO: [Synth 8-638] synthesizing module 'p2l_dma_master' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:134]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
	Parameter g_data_width bound to: 96 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'generic_async_fifo' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:34' bound to instance 'cmp_to_wb_fifo' of component 'generic_async_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:547]
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo__parameterized2' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:87]
	Parameter g_data_width bound to: 96 - type: integer 
	Parameter g_size bound to: 512 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 0 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'fifo_96x512' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_96x512_stub.vhdl:5' bound to instance 'cmp_fifo_96x512' of component 'fifo_96x512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:213]
INFO: [Synth 8-638] synthesizing module 'fifo_96x512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_96x512_stub.vhdl:23]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:221]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo__parameterized2' (8#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'p2l_dma_master' (9#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd:134]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 64 - type: integer 
	Parameter wb_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'l2p_dma_master' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:18' bound to instance 'l2p_dma' of component 'l2p_dma_master' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:828]
INFO: [Synth 8-638] synthesizing module 'l2p_dma_master' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:97]
	Parameter g_BYTE_SWAP bound to: 0 - type: bool 
	Parameter axis_data_width_c bound to: 64 - type: integer 
	Parameter wb_address_width_c bound to: 64 - type: integer 
	Parameter wb_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/common/gn4124_core_pkg.vhd:101]
WARNING: [Synth 8-614] signal 'l2p_64b_address' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:372]
WARNING: [Synth 8-614] signal 'byte_swap_c' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:372]
WARNING: [Synth 8-614] signal 'data_fifo_dout_1' is read in the process but is not in the sensitivity list [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:372]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:459]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:463]
INFO: [Synth 8-3491] module 'l2p_fifo' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:5' bound to instance 'cmp_addr_fifo' of component 'l2p_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:619]
INFO: [Synth 8-638] synthesizing module 'l2p_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:23]
INFO: [Synth 8-3491] module 'l2p_fifo64' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/l2p_fifo64_stub.vhdl:5' bound to instance 'U0' of component 'l2p_fifo64' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:48]
INFO: [Synth 8-638] synthesizing module 'l2p_fifo64' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/l2p_fifo64_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'l2p_fifo' (10#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:23]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:627]
INFO: [Synth 8-3491] module 'l2p_fifo' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:5' bound to instance 'cmp_data_fifo' of component 'l2p_fifo' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:636]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:644]
INFO: [Synth 8-256] done synthesizing module 'l2p_dma_master' (11#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:97]
	Parameter axis_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'l2p_arbiter' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:46' bound to instance 'arbiter' of component 'l2p_arbiter' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:895]
INFO: [Synth 8-638] synthesizing module 'l2p_arbiter' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:103]
	Parameter axis_data_width_c bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'l2p_arbiter' (12#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/Downloads/l2p_arbiter.vhd:103]
	Parameter g_BYTE_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter g_MASK_SIZE bound to: 8 - type: integer 
	Parameter g_DATA_PORT_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ddr3_ctrl_wb' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:9' bound to instance 'cmp_ddr3_ctrl_wb' of component 'ddr3_ctrl_wb' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:973]
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl_wb' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:76]
	Parameter g_BYTE_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter g_MASK_SIZE bound to: 8 - type: integer 
	Parameter g_DATA_PORT_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fifo_315x16' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_315x16_stub.vhdl:5' bound to instance 'fifo_wb_write' of component 'fifo_315x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:438]
INFO: [Synth 8-638] synthesizing module 'fifo_315x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_315x16_stub.vhdl:20]
INFO: [Synth 8-3491] module 'fifo_27x16' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_27x16_stub.vhdl:5' bound to instance 'fifo_wb_read_addr' of component 'fifo_27x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:630]
INFO: [Synth 8-638] synthesizing module 'fifo_27x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_27x16_stub.vhdl:20]
INFO: [Synth 8-3491] module 'fifo_4x16' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_4x16_stub.vhdl:5' bound to instance 'fifo_wb_read_mask' of component 'fifo_4x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:643]
INFO: [Synth 8-638] synthesizing module 'fifo_4x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_4x16_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fifo_256x16' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_256x16_stub.vhdl:5' bound to instance 'fifo_wb_read_data' of component 'fifo_256x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:657]
INFO: [Synth 8-638] synthesizing module 'fifo_256x16' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/fifo_256x16_stub.vhdl:21]
INFO: [Synth 8-3491] module 'qword_swap_512' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/qword_swap_512.vhd:34' bound to instance 'qword_rd_swap_comp' of component 'qword_swap_512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:743]
INFO: [Synth 8-638] synthesizing module 'qword_swap_512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/qword_swap_512.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/qword_swap_512.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'qword_swap_512' (13#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/qword_swap_512.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl_wb' (14#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:76]
WARNING: [Synth 8-5640] Port 'device_temp_o' is missing in component declaration [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/new/app_package.vhd:480]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/mig_7series_0_stub.vhdl:5' bound to instance 'u_mig_7series_0' of component 'mig_7series_0' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1019]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/mig_7series_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'ila_axis' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_axis_stub.vhdl:5' bound to instance 'axis_debug' of component 'ila_axis' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1189]
INFO: [Synth 8-638] synthesizing module 'ila_axis' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_axis_stub.vhdl:35]
INFO: [Synth 8-3491] module 'ila_wsh_pipe' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_wsh_pipe_stub.vhdl:5' bound to instance 'pipelined_wishbone_debug' of component 'ila_wsh_pipe' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1254]
INFO: [Synth 8-638] synthesizing module 'ila_wsh_pipe' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_wsh_pipe_stub.vhdl:28]
INFO: [Synth 8-3491] module 'ila_l2p_dma' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_l2p_dma_stub.vhdl:5' bound to instance 'l2p_debug' of component 'ila_l2p_dma' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'ila_l2p_dma' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_l2p_dma_stub.vhdl:54]
INFO: [Synth 8-3491] module 'ila_ddr' declared at '/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_ddr_stub.vhdl:5' bound to instance 'ddr_debug' of component 'ila_ddr' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'ila_ddr' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/realtime/ila_ddr_stub.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'app' (15#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'top_level' (16#1) [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:77]
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port ddr_sr_active_i
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port ddr_ref_ack_i
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port ddr_zq_ack_i
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port ddr_ui_clk_sync_rst_i
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port ddr_init_calib_complete_i
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port wb_addr_i[31]
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port wb_addr_i[30]
WARNING: [Synth 8-3331] design ddr3_ctrl_wb has unconnected port wb_addr_i[29]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_target_addr_i[2]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_target_addr_i[1]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_target_addr_i[0]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[31]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[30]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[29]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[28]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[27]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[26]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[25]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[24]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[23]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[22]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[21]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[20]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[19]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[18]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[17]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[16]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[2]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[1]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_len_i[0]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_byte_swap_i[2]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_byte_swap_i[1]
WARNING: [Synth 8-3331] design l2p_dma_master has unconnected port dma_ctrl_byte_swap_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_carrier_addr_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_carrier_addr_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_carrier_addr_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_len_i[31]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_len_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_len_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_byte_swap_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_byte_swap_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port dma_ctrl_byte_swap_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_data_valid_i
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[7]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[6]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[5]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[4]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[3]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[2]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[1]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port pd_pdm_be_i[0]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[63]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[62]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[61]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[60]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[59]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[58]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[57]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[56]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[55]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[54]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[53]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[52]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[51]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[50]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[49]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[48]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[47]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[46]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[45]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[44]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[43]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[42]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[41]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[40]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[39]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[38]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[37]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[36]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[35]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[34]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[33]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[32]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[31]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[30]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[29]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[28]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[27]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[26]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[25]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[24]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[23]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[22]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[21]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[20]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[19]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[18]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[17]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[16]
WARNING: [Synth 8-3331] design p2l_dma_master has unconnected port p2l_dma_dat_i[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.723 ; gain = 227.582 ; free physical = 11969 ; free virtual = 21276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1202.723 ; gain = 227.582 ; free physical = 11968 ; free virtual = 21275
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_256x16' instantiated as 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_data' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:657]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_27x16' instantiated as 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_addr' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:630]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_315x16' instantiated as 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_write' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:438]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_4x16' instantiated as 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_mask' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:643]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_64x512' instantiated as 'app_0/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512'. 2 instances of this cell are unresolved black boxes. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:195]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_96x512' instantiated as 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd:213]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_axis' instantiated as 'app_0/dbg_0.axis_debug' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1189]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_ddr' instantiated as 'app_0/dbg_5.ddr_debug' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1355]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_l2p_dma' instantiated as 'app_0/dbg_4.l2p_debug' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1303]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_wsh_pipe' instantiated as 'app_0/dbg_2.pipelined_wishbone_debug' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1254]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'l2p_fifo64' instantiated as 'app_0/l2p_dma/cmp_addr_fifo/U0'. 2 instances of this cell are unresolved black boxes. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mig_7series_0' instantiated as 'app_0/dma_ddr3_gen.u_mig_7series_0' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/top/app.vhd:1019]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pcie_7x_0' instantiated as 'pcie_0' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd:348]
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp/pcie_7x_0_in_context.xdc] for cell 'pcie_0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp/pcie_7x_0_in_context.xdc] for cell 'pcie_0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_2/l2p_fifo64_in_context.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_2/l2p_fifo64_in_context.xdc] for cell 'app_0/l2p_dma/cmp_addr_fifo/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_2/l2p_fifo64_in_context.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_2/l2p_fifo64_in_context.xdc] for cell 'app_0/l2p_dma/cmp_data_fifo/U0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_3/ila_axis_in_context.xdc] for cell 'app_0/dbg_0.axis_debug'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_3/ila_axis_in_context.xdc] for cell 'app_0/dbg_0.axis_debug'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_5/ila_wsh_pipe_in_context.xdc] for cell 'app_0/dbg_2.pipelined_wishbone_debug'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_5/ila_wsh_pipe_in_context.xdc] for cell 'app_0/dbg_2.pipelined_wishbone_debug'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_7/fifo_96x512_in_context.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_7/fifo_96x512_in_context.xdc] for cell 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_8/ila_l2p_dma_in_context.xdc] for cell 'app_0/dbg_4.l2p_debug'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_8/ila_l2p_dma_in_context.xdc] for cell 'app_0/dbg_4.l2p_debug'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_10/fifo_64x512_in_context.xdc] for cell 'app_0/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_10/fifo_64x512_in_context.xdc] for cell 'app_0/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_10/fifo_64x512_in_context.xdc] for cell 'app_0/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_10/fifo_64x512_in_context.xdc] for cell 'app_0/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc] for cell 'app_0/dma_ddr3_gen.u_mig_7series_0'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc] for cell 'app_0/dma_ddr3_gen.u_mig_7series_0'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_12/fifo_256x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_data'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_12/fifo_256x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_data'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_13/fifo_315x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_write'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_13/fifo_315x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_write'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_14/fifo_27x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_addr'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_14/fifo_27x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_addr'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_15/fifo_4x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_mask'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_15/fifo_4x16_in_context.xdc] for cell 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_mask'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_16/ila_ddr_in_context.xdc] for cell 'app_0/dbg_5.ddr_debug'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_16/ila_ddr_in_context.xdc] for cell 'app_0/dbg_5.ddr_debug'
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc]
WARNING: [Constraints 18-633] Creating clock pcie_clk with 2 sources. [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc:2]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/new/project_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/Documents/ddr3.xdc]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/Documents/ddr3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/constrs_1/imports/Documents/ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1566.832 ; gain = 0.004 ; free physical = 11694 ; free virtual = 21001
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dbg_0.axis_debug' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dbg_2.pipelined_wishbone_debug' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dbg_4.l2p_debug' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dbg_5.ddr_debug' at clock pin 'clk' is different from the actual clock period '7.500', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_addr' at clock pin 'rd_clk' is different from the actual clock period '7.500', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_data' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_read_mask' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/dma_ddr3_gen.cmp_ddr3_ctrl_wb/fifo_wb_write' at clock pin 'rd_clk' is different from the actual clock period '7.500', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/l2p_dma/cmp_addr_fifo/U0' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/l2p_dma/cmp_data_fifo/U0' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/p2l_dma/cmp_to_wb_fifo/gen_fifo_96bit.cmp_fifo_96x512' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'app_0/wb32/cmp_from_wb_fifo/gen_fifo_64bit.cmp_fifo_64x512' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11693 ; free virtual = 21000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11693 ; free virtual = 21000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for clk200_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk200_n. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for clk200_p. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk200_p. (constraint file  /home/asautaux/yarr/project_pcie_6/project_pcie_6.runs/synth_1/.Xil/Vivado-2701-spikepig.dhcp.lbl.gov/dcp_11/mig_7series_0_in_context.xdc, line 236).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11693 ; free virtual = 21000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'p2l_decoder'
INFO: [Synth 8-5546] ROM "pd_op_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlp_type_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header_type_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pd_wbm_target_mrd_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pd_wbm_target_mwr_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_type_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pd_wbm_hdr_tag_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "payload_length_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wb_ack_timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dma_ctrl_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_stat_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_cstart_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_hstartl_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_hstarth_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_len_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_nextl_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_nexth_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_attrib_lw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dma_ctrl_current_state_reg' in module 'dma_controller'
INFO: [Synth 8-5545] ROM "dma_error_irq" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dma_ctrl_carrier_addr_o" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "dma_ctrl_abort_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_ctrl_start_next_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dma_ctrl_current_state" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "dma_ctrl_current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'p2l_dma_current_state_reg' in module 'p2l_dma_master'
INFO: [Synth 8-5545] ROM "l2p_64b_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "l2p_lbe_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pdm_arb_tlast_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pdm_arb_tkeep_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pdm_arb_tvalid_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pdm_arb_tdata_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2p_len_header" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_busy_error" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "target_addr_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'fifo_rst_t_reg' into 'l2p_edb_o_reg' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:232]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd:578]
INFO: [Synth 8-802] inferred FSM for state register 'l2p_dma_current_state_reg' in module 'l2p_dma_master'
INFO: [Synth 8-5545] ROM "l2p_64b_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "s_l2p_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "l2p_dma_cyc_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ldm_arb_tlast_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2p_timeout_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2p_edb_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_fifo_rd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2p_address_h" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_ctrl_error_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2p_last_packet" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l2p_dma_current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ddr_wdf_end_o_reg' into 'ddr_wdf_wren_o_reg' [/home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/imports/ddr3-core/ddr3_ctrl_wb.vhd:714]
INFO: [Synth 8-5546] ROM "wb_wr_addr_shift_a[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_wr_qmask_shift_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_write_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_rd_addr_shift_a[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_rd_qmask_shift_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_read_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_wr_addr_shift_a[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_wr_qmask_shift_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_write_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_rd_addr_shift_a[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_rd_qmask_shift_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_read_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ddr_cmd_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  hd0_rx |                              001 |                              001
                  hd1_rx |                              010 |                              010
                 data_rx |                              100 |                              100
             lastdata_rx |                              011 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'sequential' in module 'p2l_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                dma_idle |                              000 |                              000
      dma_start_transfer |                              001 |                              001
            dma_transfer |                              010 |                              010
         dma_start_chain |                              011 |                              011
               dma_chain |                              100 |                              100
               dma_abort |                              101 |                              110
               dma_error |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dma_ctrl_current_state_reg' using encoding 'sequential' in module 'dma_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                p2l_idle |                              000 |                              000
              p2l_header |                              001 |                              001
            p2l_header_1 |                              010 |                              010
            p2l_header_2 |                              011 |                              011
p2l_wait_read_completion |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p2l_dma_current_state_reg' using encoding 'sequential' in module 'p2l_dma_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                l2p_idle |                              000 |                              000
               l2p_setup |                              001 |                              001
            l2p_header_0 |                              010 |                              010
            l2p_header_1 |                              011 |                              011
                l2p_data |                              100 |                              101
               l2p_error |                              101 |                              111
           l2p_last_data |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'l2p_dma_current_state_reg' using encoding 'sequential' in module 'l2p_dma_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11690 ; free virtual = 20998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 15    
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 31    
	               32 Bit    Registers := 106   
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 17    
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 138   
+---Muxes : 
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 31    
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     29 Bit        Muxes := 22    
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	  10 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 25    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 185   
	  19 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 27    
	  10 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module p2l_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
Module wbmaster32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 7     
Module bram_wbs32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module dma_controller_wb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 28    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 73    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  10 Input      1 Bit        Muxes := 18    
Module dma_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 16    
Module debugregisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module p2l_dma_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module l2p_dma_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   7 Input     13 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module l2p_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module ddr3_ctrl_wb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 16    
	               29 Bit    Registers := 16    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     29 Bit        Muxes := 19    
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 19    
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 2     
Module app 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11690 ; free virtual = 20998
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pd_wbm_target_mrd_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pd_wbm_target_mwr_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_ack_timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dma_error_irq" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dma_ctrl_carrier_addr_o" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "l2p_64b_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "l2p_lbe_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "l2p_64b_address" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "s_l2p_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_read_wait_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_rd_addr_shift_a[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_wr_addr_shift_a[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_write_wait_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11690 ; free virtual = 20997
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.832 ; gain = 591.691 ; free physical = 11690 ; free virtual = 20997

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'app_0/wb32/from_wb_fifo_din_reg[0]' (FDCE) to 'app_0/wb32/from_wb_fifo_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'app_0/wb32/from_wb_fifo_din_reg[1]' (FDCE) to 'app_0/wb32/from_wb_fifo_din_reg[7]'
WARNING: [Synth 8-3332] Sequential element (wb32/wb_sel_t_reg[3]) is unused and will be removed from module app.
WARNING: [Synth 8-3332] Sequential element (wb32/wb_sel_t_reg[2]) is unused and will be removed from module app.
WARNING: [Synth 8-3332] Sequential element (wb32/wb_sel_t_reg[1]) is unused and will be removed from module app.
WARNING: [Synth 8-3332] Sequential element (wb32/wb_sel_t_reg[0]) is unused and will be removed from module app.
WARNING: [Synth 8-3332] Sequential element (wb32/from_wb_fifo_din_reg[1]) is unused and will be removed from module app.
WARNING: [Synth 8-3332] Sequential element (wb32/from_wb_fifo_din_reg[0]) is unused and will be removed from module app.
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[0]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[1]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[1]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[2]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[2]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[3]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[3]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[4]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[5]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[5]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[6]' (FDCE) to 'app_0/p2l_dec_comp/pd_wbm_hdr_tag_s_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/p2l_dec_comp/\pd_wbm_hdr_tag_s_reg[7] )
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[0]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[1]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[20]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[21]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[22]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[23]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[24]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[25]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[26]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[27]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[28]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[29]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[30]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[31]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[32]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[33]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[34]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[35]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[36]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[37]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[38]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[39]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[40]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[41]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[42]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[43]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[44]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[45]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[46]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[47]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[48]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[49]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[50]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[51]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[52]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[53]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[54]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[55]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[56]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[57]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[58]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[59]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[60]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[61]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dec_comp/address_s_reg[62]' (FDCE) to 'app_0/p2l_dec_comp/address_s_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/p2l_dec_comp/\address_s_reg[63] )
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[23]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[22]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[21]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_s_reg[20]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[63]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[62]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[61]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[60]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[59]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[58]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[57]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[56]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[55]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[54]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[53]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[52]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[51]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[50]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[49]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[48]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[47]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[46]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[45]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[44]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[43]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[42]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[41]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[40]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[39]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[38]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[37]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[36]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[35]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[34]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[33]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[32]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[31]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[30]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[29]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[28]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[27]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[26]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[25]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[24]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[23]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[22]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[21]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[20]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[1]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (address_s_reg[0]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[7]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[6]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[5]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[4]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[3]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[2]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[1]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_wbm_hdr_tag_s_reg[0]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_pdm_keep_1_s_reg[3]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_pdm_keep_1_s_reg[2]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_pdm_keep_1_s_reg[1]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (pd_pdm_keep_1_s_reg[0]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[31]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[30]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[29]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[28]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[27]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[26]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[25]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[24]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[23]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[22]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[21]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[20]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[19]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[18]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[17]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[16]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[15]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[14]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[13]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[12]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[11]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[10]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[9]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[8]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[7]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[6]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[5]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[4]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[3]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[2]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[1]) is unused and will be removed from module p2l_decoder.
WARNING: [Synth 8-3332] Sequential element (s_axis_rx_tdata_1_s_reg[0]) is unused and will be removed from module p2l_decoder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_controller_wb_slave_0/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/dma_ctrl/\dma_stat_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[3]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[4]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[5]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[6]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[7]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[8]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[9]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[10]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[11]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[12]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[13]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[14]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[15]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[16]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[16]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[17]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[18]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[18]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[19]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[20]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[21]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[21]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[22]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[22]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[23]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[24]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[24]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[25]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[25]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[26]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[26]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[27]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[27]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[28]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[28]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[29]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[29]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[30]'
INFO: [Synth 8-3886] merging instance 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[30]' (FDCE) to 'app_0/dma_ctrl/dma_controller_wb_slave_0/dma_stat_int_read_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/p2l_dma/\to_wb_fifo_din_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/p2l_dma/\to_wb_fifo_din_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/p2l_dma/\to_wb_fifo_din_reg[95] )
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_stb_t_reg' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[0]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[1]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[2]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[3]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[4]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[5]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/p2l_dma_sel_o_reg[6]' (FDC) to 'app_0/p2l_dma/p2l_dma_sel_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[0]' (FDPE) to 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[1]' (FDPE) to 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[2]' (FDPE) to 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[4]' (FDPE) to 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[5]' (FDPE) to 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[6]' (FDPE) to 'app_0/p2l_dma/pdm_arb_tkeep_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'app_0/l2p_dma/addr_fifo_din_reg[32]' (FDCE) to 'app_0/l2p_dma/addr_fifo_din_reg[33]'
INFO: [Synth 8-3886] merging instance 'app_0/l2p_dma/addr_fifo_din_reg[33]' (FDCE) to 'app_0/l2p_dma/addr_fifo_din_reg[34]'
INFO: [Synth 8-3886] merging instance 'app_0/l2p_dma/addr_fifo_din_reg[34]' (FDCE) to 'app_0/l2p_dma/addr_fifo_din_reg[35]'
INFO: [Synth 8-3886] merging instance 'app_0/l2p_dma/addr_fifo_din_reg[35]' (FDCE) to 'app_0/l2p_dma/addr_fifo_din_reg[36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/l2p_dma/\addr_fifo_din_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/l2p_dma/\l2p_len_header_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/\dma_ddr3_gen.cmp_ddr3_ctrl_wb /\ddr_cmd_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (app_0/l2p_dma/\l2p_len_header_reg[9] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.836 ; gain = 591.695 ; free physical = 11669 ; free virtual = 20976
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.836 ; gain = 591.695 ; free physical = 11669 ; free virtual = 20976

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_0/user_clk_out' to pin 'pcie_0/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'app_0/dma_ddr3_gen.u_mig_7series_0/ui_clk' to pin 'app_0/dma_ddr3_gen.u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1580.832 ; gain = 605.691 ; free physical = 11653 ; free virtual = 20960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1603.844 ; gain = 628.703 ; free physical = 11630 ; free virtual = 20937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dma_controller | dma_controller_wb_slave_0/ack_sreg_reg[1] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pcie_7x_0     |         1|
|2     |fifo_96x512   |         1|
|3     |l2p_fifo64    |         2|
|4     |fifo_315x16   |         1|
|5     |fifo_27x16    |         1|
|6     |fifo_4x16     |         1|
|7     |fifo_256x16   |         1|
|8     |mig_7series_0 |         1|
|9     |ila_axis      |         1|
|10    |ila_wsh_pipe  |         1|
|11    |ila_l2p_dma   |         1|
|12    |ila_ddr       |         1|
|13    |fifo_64x512   |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fifo_256x16_bbox    |     1|
|2     |fifo_27x16_bbox     |     1|
|3     |fifo_315x16_bbox    |     1|
|4     |fifo_4x16_bbox      |     1|
|5     |fifo_64x512_bbox    |     1|
|6     |fifo_64x512_bbox__2 |     1|
|7     |fifo_96x512_bbox    |     1|
|8     |ila_axis_bbox       |     1|
|9     |ila_ddr_bbox        |     1|
|10    |ila_l2p_dma_bbox    |     1|
|11    |ila_wsh_pipe_bbox   |     1|
|12    |l2p_fifo64_bbox     |     1|
|13    |l2p_fifo64_bbox__2  |     1|
|14    |mig_7series_0_bbox  |     1|
|15    |pcie_7x_0_bbox      |     1|
|16    |CARRY4              |   181|
|17    |IBUFDS_GTE2         |     1|
|18    |LUT1                |   730|
|19    |LUT2                |  1238|
|20    |LUT3                |  1057|
|21    |LUT4                |   393|
|22    |LUT5                |   578|
|23    |LUT6                |  1172|
|24    |MUXF7               |   197|
|25    |MUXF8               |    32|
|26    |SRL16E              |     1|
|27    |FDCE                |  4861|
|28    |FDPE                |  1297|
|29    |FDRE                |   193|
|30    |IBUF                |    15|
|31    |OBUF                |    11|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------------+------+
|      |Instance                            |Module                             |Cells |
+------+------------------------------------+-----------------------------------+------+
|1     |top                                 |                                   | 14387|
|2     |  app_0                             |app                                | 14039|
|3     |    p2l_dec_comp                    |p2l_decoder                        |   477|
|4     |    dma_ctrl                        |dma_controller                     |  1920|
|5     |      dma_controller_wb_slave_0     |dma_controller_wb_slave            |  1349|
|6     |    p2l_dma                         |p2l_dma_master                     |  1252|
|7     |      cmp_to_wb_fifo                |generic_async_fifo__parameterized2 |   103|
|8     |    l2p_dma                         |l2p_dma_master                     |  1120|
|9     |      cmp_addr_fifo                 |l2p_fifo                           |    74|
|10    |      cmp_data_fifo                 |l2p_fifo_1                         |   191|
|11    |    arbiter                         |l2p_arbiter                        |   235|
|12    |    \dma_ddr3_gen.cmp_ddr3_ctrl_wb  |ddr3_ctrl_wb                       |  5309|
|13    |    cnt                             |simple_counter                     |    66|
|14    |    csr_ram                         |bram_wbs32                         |  1473|
|15    |    dbg_reg_comp                    |debugregisters                     |   769|
|16    |    wb32                            |wbmaster32                         |   736|
|17    |      cmp_fifo_to_wb                |generic_async_fifo                 |    71|
|18    |      cmp_from_wb_fifo              |generic_async_fifo_0               |    71|
+------+------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.398 ; gain = 659.258 ; free physical = 11599 ; free virtual = 20906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 529 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1634.398 ; gain = 204.008 ; free physical = 11599 ; free virtual = 20906
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.406 ; gain = 659.266 ; free physical = 11600 ; free virtual = 20907
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
384 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.406 ; gain = 580.707 ; free physical = 11600 ; free virtual = 20907
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1666.418 ; gain = 0.000 ; free physical = 11599 ; free virtual = 20908
INFO: [Common 17-206] Exiting Vivado at Fri May 12 11:39:49 2017...
