IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 29.45        
Core2: 67.86        Core3: 20.27        
Core4: 26.75        Core5: 31.61        
Core6: 58.26        Core7: 20.19        
Core8: 54.00        Core9: 42.46        
Core10: 68.67        Core11: 48.91        
Core12: 42.91        Core13: 50.57        
Core14: 34.38        Core15: 29.94        
Core16: 75.38        Core17: 20.29        
Core18: 28.62        Core19: 28.04        
Core20: 28.38        Core21: 16.70        
Core22: 71.95        Core23: 18.65        
Core24: 70.47        Core25: 19.89        
Core26: 55.40        Core27: 22.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.69
Socket1: 24.12
DDR read Latency(ns)
Socket0: 174.79
Socket1: 409.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.76        Core1: 30.17        
Core2: 62.33        Core3: 20.14        
Core4: 26.41        Core5: 45.24        
Core6: 48.81        Core7: 20.44        
Core8: 21.90        Core9: 42.84        
Core10: 64.92        Core11: 46.95        
Core12: 43.06        Core13: 43.12        
Core14: 38.72        Core15: 31.72        
Core16: 75.43        Core17: 20.54        
Core18: 28.98        Core19: 27.74        
Core20: 27.31        Core21: 16.77        
Core22: 70.36        Core23: 18.27        
Core24: 65.83        Core25: 20.13        
Core26: 53.50        Core27: 21.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.62
Socket1: 23.34
DDR read Latency(ns)
Socket0: 174.15
Socket1: 407.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 28.31        
Core2: 58.04        Core3: 19.98        
Core4: 24.72        Core5: 42.57        
Core6: 45.08        Core7: 20.03        
Core8: 53.11        Core9: 38.45        
Core10: 55.54        Core11: 46.87        
Core12: 33.29        Core13: 17.20        
Core14: 36.89        Core15: 30.78        
Core16: 76.00        Core17: 19.73        
Core18: 27.79        Core19: 27.22        
Core20: 27.47        Core21: 16.23        
Core22: 66.83        Core23: 17.65        
Core24: 47.42        Core25: 20.31        
Core26: 53.20        Core27: 18.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.17
Socket1: 19.09
DDR read Latency(ns)
Socket0: 168.12
Socket1: 398.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.17        Core1: 29.83        
Core2: 58.94        Core3: 20.35        
Core4: 26.08        Core5: 38.00        
Core6: 59.18        Core7: 20.21        
Core8: 56.17        Core9: 44.51        
Core10: 67.23        Core11: 47.88        
Core12: 41.56        Core13: 48.92        
Core14: 38.66        Core15: 31.25        
Core16: 74.68        Core17: 20.74        
Core18: 28.36        Core19: 27.78        
Core20: 27.34        Core21: 15.69        
Core22: 70.65        Core23: 18.68        
Core24: 65.53        Core25: 20.04        
Core26: 53.13        Core27: 23.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.73
Socket1: 23.97
DDR read Latency(ns)
Socket0: 175.15
Socket1: 398.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.57        Core1: 29.96        
Core2: 46.18        Core3: 20.58        
Core4: 26.24        Core5: 36.77        
Core6: 56.12        Core7: 20.06        
Core8: 57.70        Core9: 41.79        
Core10: 62.46        Core11: 46.88        
Core12: 42.69        Core13: 35.11        
Core14: 37.50        Core15: 31.52        
Core16: 75.75        Core17: 20.87        
Core18: 28.47        Core19: 27.92        
Core20: 27.52        Core21: 16.55        
Core22: 69.91        Core23: 18.45        
Core24: 65.46        Core25: 20.61        
Core26: 52.49        Core27: 23.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.05
Socket1: 22.69
DDR read Latency(ns)
Socket0: 171.24
Socket1: 406.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 29.74        
Core2: 37.59        Core3: 19.97        
Core4: 25.40        Core5: 40.05        
Core6: 57.02        Core7: 20.52        
Core8: 50.53        Core9: 38.77        
Core10: 56.25        Core11: 46.33        
Core12: 42.09        Core13: 16.43        
Core14: 36.51        Core15: 31.81        
Core16: 75.82        Core17: 20.70        
Core18: 27.15        Core19: 27.85        
Core20: 26.08        Core21: 16.53        
Core22: 66.18        Core23: 17.95        
Core24: 61.67        Core25: 20.30        
Core26: 48.78        Core27: 23.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.36
Socket1: 19.63
DDR read Latency(ns)
Socket0: 166.93
Socket1: 382.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.54        Core1: 39.80        
Core2: 28.61        Core3: 14.43        
Core4: 16.06        Core5: 40.63        
Core6: 32.10        Core7: 16.40        
Core8: 54.07        Core9: 30.29        
Core10: 42.92        Core11: 40.70        
Core12: 30.56        Core13: 13.27        
Core14: 30.42        Core15: 41.85        
Core16: 44.05        Core17: 16.37        
Core18: 16.30        Core19: 25.78        
Core20: 16.13        Core21: 22.25        
Core22: 45.82        Core23: 34.28        
Core24: 28.09        Core25: 16.42        
Core26: 40.86        Core27: 14.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 18.21
DDR read Latency(ns)
Socket0: 155.79
Socket1: 263.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.61        Core1: 44.59        
Core2: 27.82        Core3: 15.95        
Core4: 25.22        Core5: 40.72        
Core6: 35.43        Core7: 27.51        
Core8: 41.69        Core9: 39.27        
Core10: 40.67        Core11: 37.60        
Core12: 30.91        Core13: 13.82        
Core14: 29.14        Core15: 43.38        
Core16: 41.23        Core17: 15.97        
Core18: 16.21        Core19: 28.11        
Core20: 15.54        Core21: 27.47        
Core22: 46.72        Core23: 32.14        
Core24: 27.95        Core25: 16.22        
Core26: 42.11        Core27: 49.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.39
Socket1: 25.72
DDR read Latency(ns)
Socket0: 168.26
Socket1: 181.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 44.71        
Core2: 28.13        Core3: 16.03        
Core4: 32.90        Core5: 41.33        
Core6: 37.13        Core7: 28.39        
Core8: 42.43        Core9: 41.67        
Core10: 40.58        Core11: 45.39        
Core12: 31.54        Core13: 16.62        
Core14: 27.05        Core15: 30.95        
Core16: 40.82        Core17: 16.31        
Core18: 15.53        Core19: 26.59        
Core20: 15.45        Core21: 28.18        
Core22: 47.26        Core23: 34.44        
Core24: 26.94        Core25: 15.91        
Core26: 38.84        Core27: 50.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.56
Socket1: 26.99
DDR read Latency(ns)
Socket0: 174.64
Socket1: 182.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.32        Core1: 44.01        
Core2: 28.25        Core3: 16.35        
Core4: 45.57        Core5: 39.84        
Core6: 37.22        Core7: 15.43        
Core8: 36.84        Core9: 39.69        
Core10: 38.46        Core11: 41.05        
Core12: 29.95        Core13: 13.35        
Core14: 26.88        Core15: 43.87        
Core16: 38.88        Core17: 16.74        
Core18: 14.83        Core19: 26.57        
Core20: 15.19        Core21: 24.69        
Core22: 45.05        Core23: 31.36        
Core24: 27.02        Core25: 15.46        
Core26: 29.38        Core27: 45.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.60
Socket1: 23.37
DDR read Latency(ns)
Socket0: 172.89
Socket1: 191.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.64        Core1: 44.07        
Core2: 27.84        Core3: 17.58        
Core4: 43.90        Core5: 38.45        
Core6: 36.44        Core7: 17.57        
Core8: 38.55        Core9: 40.01        
Core10: 40.54        Core11: 38.62        
Core12: 29.57        Core13: 13.77        
Core14: 28.54        Core15: 45.22        
Core16: 41.43        Core17: 18.10        
Core18: 17.58        Core19: 24.68        
Core20: 17.54        Core21: 28.21        
Core22: 47.05        Core23: 33.46        
Core24: 28.06        Core25: 17.68        
Core26: 39.38        Core27: 47.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.77
Socket1: 25.46
DDR read Latency(ns)
Socket0: 168.72
Socket1: 179.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.03        Core1: 44.42        
Core2: 28.58        Core3: 17.38        
Core4: 43.84        Core5: 41.29        
Core6: 35.85        Core7: 17.64        
Core8: 39.09        Core9: 39.42        
Core10: 40.40        Core11: 48.61        
Core12: 31.11        Core13: 13.67        
Core14: 28.11        Core15: 40.94        
Core16: 41.52        Core17: 17.82        
Core18: 17.81        Core19: 28.32        
Core20: 17.22        Core21: 27.80        
Core22: 46.48        Core23: 30.78        
Core24: 27.99        Core25: 17.47        
Core26: 39.31        Core27: 47.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.79
Socket1: 25.07
DDR read Latency(ns)
Socket0: 167.50
Socket1: 179.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.42        Core1: 28.90        
Core2: 53.08        Core3: 16.92        
Core4: 19.01        Core5: 40.98        
Core6: 31.28        Core7: 35.30        
Core8: 49.66        Core9: 37.33        
Core10: 75.85        Core11: 42.34        
Core12: 32.46        Core13: 22.96        
Core14: 45.10        Core15: 42.21        
Core16: 60.60        Core17: 16.79        
Core18: 19.71        Core19: 27.50        
Core20: 20.65        Core21: 22.74        
Core22: 61.70        Core23: 18.15        
Core24: 69.18        Core25: 17.01        
Core26: 61.68        Core27: 48.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.78
Socket1: 25.25
DDR read Latency(ns)
Socket0: 151.10
Socket1: 266.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.00        Core1: 27.54        
Core2: 38.06        Core3: 16.58        
Core4: 19.42        Core5: 45.76        
Core6: 32.21        Core7: 33.19        
Core8: 43.94        Core9: 44.64        
Core10: 77.61        Core11: 50.46        
Core12: 32.59        Core13: 21.06        
Core14: 44.63        Core15: 42.26        
Core16: 63.76        Core17: 17.59        
Core18: 20.49        Core19: 26.57        
Core20: 20.95        Core21: 25.98        
Core22: 63.34        Core23: 18.03        
Core24: 69.26        Core25: 16.91        
Core26: 59.86        Core27: 42.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.29
Socket1: 24.21
DDR read Latency(ns)
Socket0: 149.29
Socket1: 322.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.66        Core1: 28.97        
Core2: 47.98        Core3: 16.80        
Core4: 17.54        Core5: 43.45        
Core6: 30.42        Core7: 32.03        
Core8: 53.90        Core9: 46.25        
Core10: 69.84        Core11: 40.27        
Core12: 33.40        Core13: 19.57        
Core14: 40.76        Core15: 43.06        
Core16: 58.06        Core17: 17.61        
Core18: 19.62        Core19: 22.47        
Core20: 19.92        Core21: 27.24        
Core22: 59.38        Core23: 17.28        
Core24: 64.61        Core25: 17.59        
Core26: 57.13        Core27: 50.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.13
Socket1: 25.58
DDR read Latency(ns)
Socket0: 152.82
Socket1: 232.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 28.80        
Core2: 53.90        Core3: 23.58        
Core4: 20.99        Core5: 48.79        
Core6: 32.03        Core7: 23.85        
Core8: 74.30        Core9: 49.01        
Core10: 57.26        Core11: 58.22        
Core12: 32.84        Core13: 19.81        
Core14: 44.36        Core15: 42.79        
Core16: 54.38        Core17: 23.24        
Core18: 23.00        Core19: 26.96        
Core20: 24.10        Core21: 29.02        
Core22: 62.50        Core23: 20.62        
Core24: 62.89        Core25: 21.85        
Core26: 59.98        Core27: 54.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.49
Socket1: 28.52
DDR read Latency(ns)
Socket0: 164.22
Socket1: 191.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.11        Core1: 29.50        
Core2: 34.46        Core3: 21.39        
Core4: 21.41        Core5: 31.73        
Core6: 30.73        Core7: 21.28        
Core8: 56.06        Core9: 47.54        
Core10: 56.46        Core11: 41.69        
Core12: 33.88        Core13: 14.66        
Core14: 44.77        Core15: 45.86        
Core16: 53.12        Core17: 22.04        
Core18: 24.26        Core19: 30.57        
Core20: 24.67        Core21: 25.55        
Core22: 62.26        Core23: 19.98        
Core24: 60.75        Core25: 20.88        
Core26: 56.20        Core27: 54.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.58
Socket1: 25.92
DDR read Latency(ns)
Socket0: 163.37
Socket1: 205.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.76        Core1: 29.27        
Core2: 53.02        Core3: 21.31        
Core4: 22.09        Core5: 46.76        
Core6: 31.77        Core7: 22.04        
Core8: 49.68        Core9: 46.92        
Core10: 57.38        Core11: 39.60        
Core12: 25.16        Core13: 16.06        
Core14: 44.98        Core15: 41.98        
Core16: 57.06        Core17: 21.78        
Core18: 24.42        Core19: 29.28        
Core20: 25.00        Core21: 25.87        
Core22: 63.43        Core23: 19.93        
Core24: 61.16        Core25: 20.68        
Core26: 56.63        Core27: 55.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.00
Socket1: 25.65
DDR read Latency(ns)
Socket0: 160.60
Socket1: 227.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.22        Core1: 44.59        
Core2: 63.79        Core3: 21.74        
Core4: 23.10        Core5: 33.78        
Core6: 29.06        Core7: 25.92        
Core8: 72.36        Core9: 55.08        
Core10: 64.57        Core11: 58.81        
Core12: 30.03        Core13: 24.40        
Core14: 36.31        Core15: 52.22        
Core16: 74.35        Core17: 24.29        
Core18: 26.64        Core19: 39.48        
Core20: 24.18        Core21: 31.31        
Core22: 51.52        Core23: 63.10        
Core24: 51.11        Core25: 23.04        
Core26: 43.49        Core27: 16.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.47
Socket1: 32.71
DDR read Latency(ns)
Socket0: 159.49
Socket1: 178.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.93        Core1: 43.88        
Core2: 62.48        Core3: 21.93        
Core4: 25.04        Core5: 33.91        
Core6: 28.39        Core7: 27.43        
Core8: 61.68        Core9: 56.61        
Core10: 68.75        Core11: 48.15        
Core12: 31.67        Core13: 37.48        
Core14: 26.75        Core15: 51.20        
Core16: 75.36        Core17: 25.23        
Core18: 23.93        Core19: 37.76        
Core20: 26.08        Core21: 30.16        
Core22: 54.23        Core23: 62.20        
Core24: 54.33        Core25: 23.01        
Core26: 43.80        Core27: 16.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.00
Socket1: 34.04
DDR read Latency(ns)
Socket0: 157.18
Socket1: 179.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.40        Core1: 38.21        
Core2: 60.05        Core3: 25.07        
Core4: 24.38        Core5: 35.14        
Core6: 29.43        Core7: 28.88        
Core8: 63.42        Core9: 51.03        
Core10: 60.26        Core11: 44.86        
Core12: 34.94        Core13: 34.24        
Core14: 35.18        Core15: 41.78        
Core16: 87.61        Core17: 26.86        
Core18: 23.75        Core19: 37.19        
Core20: 26.10        Core21: 36.00        
Core22: 53.31        Core23: 64.67        
Core24: 50.61        Core25: 26.11        
Core26: 40.98        Core27: 37.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.10
Socket1: 38.84
DDR read Latency(ns)
Socket0: 158.99
Socket1: 180.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.91        Core1: 41.35        
Core2: 58.90        Core3: 25.40        
Core4: 23.45        Core5: 33.04        
Core6: 28.01        Core7: 29.17        
Core8: 58.81        Core9: 43.29        
Core10: 65.80        Core11: 42.39        
Core12: 36.25        Core13: 33.23        
Core14: 35.19        Core15: 45.58        
Core16: 95.11        Core17: 26.68        
Core18: 22.01        Core19: 32.05        
Core20: 24.72        Core21: 31.52        
Core22: 53.25        Core23: 61.40        
Core24: 50.55        Core25: 25.80        
Core26: 45.21        Core27: 35.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.75
Socket1: 36.93
DDR read Latency(ns)
Socket0: 159.48
Socket1: 190.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.67        Core1: 44.38        
Core2: 61.95        Core3: 23.63        
Core4: 24.10        Core5: 34.23        
Core6: 29.16        Core7: 27.76        
Core8: 73.85        Core9: 51.71        
Core10: 61.36        Core11: 52.62        
Core12: 34.10        Core13: 21.96        
Core14: 35.05        Core15: 49.57        
Core16: 90.62        Core17: 25.49        
Core18: 23.13        Core19: 38.41        
Core20: 24.88        Core21: 32.98        
Core22: 53.41        Core23: 63.62        
Core24: 58.40        Core25: 25.18        
Core26: 39.63        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.16
Socket1: 35.88
DDR read Latency(ns)
Socket0: 158.34
Socket1: 183.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.36        Core1: 47.39        
Core2: 62.45        Core3: 23.91        
Core4: 25.57        Core5: 34.44        
Core6: 28.78        Core7: 27.66        
Core8: 78.77        Core9: 57.34        
Core10: 64.21        Core11: 24.04        
Core12: 30.89        Core13: 16.83        
Core14: 36.33        Core15: 56.69        
Core16: 74.48        Core17: 25.81        
Core18: 24.19        Core19: 40.65        
Core20: 26.31        Core21: 34.29        
Core22: 52.65        Core23: 63.11        
Core24: 57.96        Core25: 24.27        
Core26: 43.84        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.48
Socket1: 35.41
DDR read Latency(ns)
Socket0: 158.05
Socket1: 174.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.86        Core1: 27.78        
Core2: 42.34        Core3: 23.82        
Core4: 18.55        Core5: 41.11        
Core6: 32.72        Core7: 22.63        
Core8: 40.61        Core9: 50.50        
Core10: 56.50        Core11: 42.34        
Core12: 26.15        Core13: 16.49        
Core14: 30.35        Core15: 41.52        
Core16: 45.91        Core17: 25.00        
Core18: 21.53        Core19: 32.31        
Core20: 21.52        Core21: 32.68        
Core22: 49.88        Core23: 51.56        
Core24: 41.17        Core25: 21.96        
Core26: 31.46        Core27: 18.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.34
Socket1: 27.67
DDR read Latency(ns)
Socket0: 180.25
Socket1: 151.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.31        Core1: 40.86        
Core2: 39.43        Core3: 25.35        
Core4: 19.71        Core5: 52.48        
Core6: 31.29        Core7: 23.65        
Core8: 41.00        Core9: 55.86        
Core10: 56.66        Core11: 44.13        
Core12: 25.97        Core13: 16.65        
Core14: 30.59        Core15: 43.67        
Core16: 46.89        Core17: 23.27        
Core18: 22.64        Core19: 34.03        
Core20: 22.37        Core21: 33.72        
Core22: 50.24        Core23: 63.47        
Core24: 47.07        Core25: 22.82        
Core26: 31.31        Core27: 18.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.89
Socket1: 29.55
DDR read Latency(ns)
Socket0: 178.37
Socket1: 151.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.54        Core1: 40.76        
Core2: 38.53        Core3: 25.88        
Core4: 19.13        Core5: 47.96        
Core6: 31.18        Core7: 24.18        
Core8: 35.13        Core9: 49.87        
Core10: 55.38        Core11: 44.15        
Core12: 25.89        Core13: 17.08        
Core14: 29.78        Core15: 44.55        
Core16: 47.10        Core17: 23.87        
Core18: 22.58        Core19: 30.97        
Core20: 22.78        Core21: 34.48        
Core22: 50.68        Core23: 63.71        
Core24: 45.82        Core25: 23.38        
Core26: 31.43        Core27: 18.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.83
Socket1: 29.84
DDR read Latency(ns)
Socket0: 180.40
Socket1: 152.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.28        Core1: 44.88        
Core2: 42.93        Core3: 26.42        
Core4: 19.84        Core5: 50.80        
Core6: 34.69        Core7: 24.70        
Core8: 41.93        Core9: 54.53        
Core10: 57.17        Core11: 35.44        
Core12: 26.49        Core13: 17.39        
Core14: 27.23        Core15: 45.52        
Core16: 47.66        Core17: 24.05        
Core18: 23.10        Core19: 34.45        
Core20: 22.59        Core21: 36.17        
Core22: 51.33        Core23: 73.24        
Core24: 43.67        Core25: 23.75        
Core26: 30.52        Core27: 18.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.72
Socket1: 31.60
DDR read Latency(ns)
Socket0: 177.43
Socket1: 152.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.00        Core1: 43.85        
Core2: 42.47        Core3: 22.37        
Core4: 28.04        Core5: 43.57        
Core6: 38.26        Core7: 21.15        
Core8: 39.75        Core9: 27.49        
Core10: 56.97        Core11: 41.98        
Core12: 26.01        Core13: 15.54        
Core14: 29.82        Core15: 42.77        
Core16: 45.59        Core17: 21.36        
Core18: 20.63        Core19: 32.91        
Core20: 20.32        Core21: 32.06        
Core22: 49.83        Core23: 71.54        
Core24: 46.05        Core25: 34.94        
Core26: 29.92        Core27: 17.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.66
Socket1: 29.68
DDR read Latency(ns)
Socket0: 174.07
Socket1: 151.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.01        Core1: 40.54        
Core2: 49.60        Core3: 20.48        
Core4: 33.26        Core5: 49.36        
Core6: 36.03        Core7: 18.58        
Core8: 35.35        Core9: 51.88        
Core10: 54.10        Core11: 33.40        
Core12: 26.53        Core13: 16.23        
Core14: 28.61        Core15: 41.65        
Core16: 44.09        Core17: 18.65        
Core18: 18.29        Core19: 27.16        
Core20: 18.69        Core21: 29.61        
Core22: 49.84        Core23: 68.90        
Core24: 45.95        Core25: 40.76        
Core26: 29.76        Core27: 16.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.45
Socket1: 28.04
DDR read Latency(ns)
Socket0: 180.61
Socket1: 155.22
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.42        Core1: 32.18        
Core2: 81.72        Core3: 19.32        
Core4: 30.34        Core5: 49.86        
Core6: 75.37        Core7: 21.50        
Core8: 71.26        Core9: 47.49        
Core10: 96.93        Core11: 49.41        
Core12: 48.46        Core13: 32.66        
Core14: 49.68        Core15: 50.37        
Core16: 96.34        Core17: 18.99        
Core18: 32.02        Core19: 44.72        
Core20: 33.22        Core21: 22.35        
Core22: 98.15        Core23: 64.33        
Core24: 84.99        Core25: 19.05        
Core26: 48.02        Core27: 36.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.91
Socket1: 32.50
DDR read Latency(ns)
Socket0: 150.19
Socket1: 900.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.99        Core1: 30.43        
Core2: 74.04        Core3: 17.12        
Core4: 26.47        Core5: 51.04        
Core6: 56.45        Core7: 24.07        
Core8: 68.19        Core9: 42.73        
Core10: 89.80        Core11: 51.79        
Core12: 47.01        Core13: 32.05        
Core14: 44.83        Core15: 47.31        
Core16: 90.52        Core17: 18.03        
Core18: 28.50        Core19: 40.29        
Core20: 30.00        Core21: 21.12        
Core22: 93.60        Core23: 54.69        
Core24: 81.78        Core25: 18.47        
Core26: 78.76        Core27: 35.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.78
Socket1: 30.25
DDR read Latency(ns)
Socket0: 149.98
Socket1: 944.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.19        Core1: 32.78        
Core2: 75.61        Core3: 18.32        
Core4: 24.95        Core5: 46.10        
Core6: 70.87        Core7: 25.43        
Core8: 68.06        Core9: 28.56        
Core10: 87.34        Core11: 51.85        
Core12: 46.28        Core13: 25.03        
Core14: 43.80        Core15: 44.46        
Core16: 88.16        Core17: 18.10        
Core18: 26.99        Core19: 39.89        
Core20: 27.45        Core21: 20.20        
Core22: 90.79        Core23: 62.58        
Core24: 94.50        Core25: 17.83        
Core26: 77.52        Core27: 34.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.52
Socket1: 29.99
DDR read Latency(ns)
Socket0: 150.86
Socket1: 958.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.61        Core1: 32.41        
Core2: 74.85        Core3: 19.64        
Core4: 30.69        Core5: 51.53        
Core6: 77.29        Core7: 22.25        
Core8: 69.75        Core9: 48.77        
Core10: 90.99        Core11: 52.94        
Core12: 49.34        Core13: 22.79        
Core14: 48.52        Core15: 48.90        
Core16: 94.01        Core17: 19.37        
Core18: 31.79        Core19: 41.99        
Core20: 33.80        Core21: 25.06        
Core22: 97.41        Core23: 70.62        
Core24: 100.30        Core25: 19.23        
Core26: 81.70        Core27: 36.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.85
Socket1: 32.32
DDR read Latency(ns)
Socket0: 150.21
Socket1: 743.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.71        Core1: 34.54        
Core2: 77.37        Core3: 19.19        
Core4: 31.21        Core5: 51.26        
Core6: 78.71        Core7: 22.00        
Core8: 70.61        Core9: 49.18        
Core10: 93.25        Core11: 52.46        
Core12: 42.85        Core13: 32.22        
Core14: 47.38        Core15: 49.53        
Core16: 95.18        Core17: 20.00        
Core18: 33.38        Core19: 31.53        
Core20: 34.25        Core21: 24.57        
Core22: 98.33        Core23: 77.39        
Core24: 91.82        Core25: 19.40        
Core26: 45.06        Core27: 33.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.91
Socket1: 34.21
DDR read Latency(ns)
Socket0: 152.33
Socket1: 775.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 36.63        
Core2: 73.61        Core3: 19.75        
Core4: 30.39        Core5: 52.09        
Core6: 73.04        Core7: 22.59        
Core8: 70.10        Core9: 48.87        
Core10: 96.74        Core11: 53.42        
Core12: 48.47        Core13: 45.91        
Core14: 42.71        Core15: 47.89        
Core16: 95.05        Core17: 19.61        
Core18: 32.86        Core19: 43.52        
Core20: 33.47        Core21: 23.29        
Core22: 98.09        Core23: 87.30        
Core24: 80.67        Core25: 19.47        
Core26: 85.66        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 71.65
Socket1: 38.43
DDR read Latency(ns)
Socket0: 156.16
Socket1: 809.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.10        Core1: 27.41        
Core2: 52.67        Core3: 19.68        
Core4: 24.75        Core5: 36.75        
Core6: 44.47        Core7: 21.32        
Core8: 47.16        Core9: 45.20        
Core10: 70.12        Core11: 56.88        
Core12: 42.65        Core13: 61.43        
Core14: 31.45        Core15: 44.40        
Core16: 70.47        Core17: 18.83        
Core18: 26.55        Core19: 36.90        
Core20: 24.96        Core21: 22.09        
Core22: 51.01        Core23: 58.29        
Core24: 38.06        Core25: 19.60        
Core26: 35.06        Core27: 23.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.96
Socket1: 33.27
DDR read Latency(ns)
Socket0: 168.06
Socket1: 523.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 28.76        
Core2: 48.85        Core3: 19.54        
Core4: 23.89        Core5: 53.45        
Core6: 35.10        Core7: 20.85        
Core8: 45.41        Core9: 44.42        
Core10: 69.47        Core11: 45.19        
Core12: 42.48        Core13: 59.75        
Core14: 30.24        Core15: 35.39        
Core16: 69.36        Core17: 18.85        
Core18: 26.01        Core19: 36.25        
Core20: 24.88        Core21: 21.15        
Core22: 57.57        Core23: 57.06        
Core24: 36.45        Core25: 19.48        
Core26: 50.70        Core27: 20.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.07
Socket1: 32.64
DDR read Latency(ns)
Socket0: 166.54
Socket1: 555.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.62        Core1: 29.57        
Core2: 53.00        Core3: 20.35        
Core4: 24.60        Core5: 39.72        
Core6: 47.21        Core7: 21.94        
Core8: 54.44        Core9: 42.43        
Core10: 61.35        Core11: 32.54        
Core12: 44.57        Core13: 36.82        
Core14: 31.26        Core15: 41.71        
Core16: 74.19        Core17: 19.32        
Core18: 26.82        Core19: 33.92        
Core20: 25.34        Core21: 37.97        
Core22: 70.02        Core23: 56.74        
Core24: 30.50        Core25: 20.29        
Core26: 69.51        Core27: 22.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.78
Socket1: 32.65
DDR read Latency(ns)
Socket0: 161.73
Socket1: 530.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.57        Core1: 27.96        
Core2: 53.12        Core3: 18.40        
Core4: 24.25        Core5: 39.63        
Core6: 36.16        Core7: 19.93        
Core8: 38.77        Core9: 40.55        
Core10: 60.01        Core11: 53.21        
Core12: 44.21        Core13: 13.60        
Core14: 30.95        Core15: 43.42        
Core16: 70.75        Core17: 18.28        
Core18: 25.78        Core19: 31.74        
Core20: 25.50        Core21: 17.14        
Core22: 53.27        Core23: 53.86        
Core24: 34.45        Core25: 18.23        
Core26: 72.85        Core27: 21.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.65
Socket1: 23.11
DDR read Latency(ns)
Socket0: 151.05
Socket1: 485.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.56        Core1: 28.85        
Core2: 51.61        Core3: 22.17        
Core4: 26.24        Core5: 48.49        
Core6: 48.05        Core7: 23.82        
Core8: 60.49        Core9: 44.49        
Core10: 68.95        Core11: 54.77        
Core12: 43.38        Core13: 46.76        
Core14: 32.16        Core15: 46.60        
Core16: 76.47        Core17: 21.44        
Core18: 28.90        Core19: 36.39        
Core20: 26.90        Core21: 57.80        
Core22: 56.42        Core23: 64.30        
Core24: 37.21        Core25: 22.21        
Core26: 78.43        Core27: 22.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.76
Socket1: 40.32
DDR read Latency(ns)
Socket0: 177.00
Socket1: 429.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.57        Core1: 28.05        
Core2: 51.49        Core3: 21.36        
Core4: 25.51        Core5: 35.17        
Core6: 47.27        Core7: 22.33        
Core8: 39.86        Core9: 32.96        
Core10: 67.84        Core11: 46.21        
Core12: 42.31        Core13: 73.70        
Core14: 31.55        Core15: 44.52        
Core16: 74.81        Core17: 20.13        
Core18: 28.05        Core19: 33.52        
Core20: 26.36        Core21: 45.79        
Core22: 59.50        Core23: 60.13        
Core24: 32.89        Core25: 20.81        
Core26: 69.13        Core27: 23.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.39
Socket1: 40.28
DDR read Latency(ns)
Socket0: 172.16
Socket1: 491.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.14        Core1: 25.89        
Core2: 48.50        Core3: 19.84        
Core4: 18.75        Core5: 27.96        
Core6: 32.97        Core7: 19.93        
Core8: 49.04        Core9: 41.06        
Core10: 44.99        Core11: 34.84        
Core12: 23.77        Core13: 16.73        
Core14: 36.10        Core15: 36.31        
Core16: 72.70        Core17: 20.99        
Core18: 18.08        Core19: 25.89        
Core20: 21.10        Core21: 25.26        
Core22: 55.27        Core23: 19.57        
Core24: 51.02        Core25: 19.54        
Core26: 52.07        Core27: 29.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.39
Socket1: 21.76
DDR read Latency(ns)
Socket0: 162.05
Socket1: 220.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.51        Core1: 28.18        
Core2: 47.57        Core3: 23.24        
Core4: 20.01        Core5: 33.00        
Core6: 31.66        Core7: 23.08        
Core8: 38.13        Core9: 45.20        
Core10: 45.84        Core11: 57.64        
Core12: 28.32        Core13: 19.79        
Core14: 45.42        Core15: 47.29        
Core16: 65.79        Core17: 21.82        
Core18: 18.74        Core19: 28.43        
Core20: 21.93        Core21: 31.49        
Core22: 44.85        Core23: 30.79        
Core24: 49.67        Core25: 19.70        
Core26: 56.59        Core27: 31.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.65
Socket1: 26.40
DDR read Latency(ns)
Socket0: 174.91
Socket1: 202.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.92        Core1: 29.12        
Core2: 47.36        Core3: 25.49        
Core4: 20.60        Core5: 31.63        
Core6: 30.47        Core7: 24.75        
Core8: 42.16        Core9: 50.65        
Core10: 54.16        Core11: 58.42        
Core12: 28.33        Core13: 19.47        
Core14: 37.44        Core15: 48.48        
Core16: 71.03        Core17: 23.96        
Core18: 20.04        Core19: 27.28        
Core20: 21.20        Core21: 35.94        
Core22: 47.94        Core23: 33.92        
Core24: 49.89        Core25: 21.70        
Core26: 53.87        Core27: 33.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.56
Socket1: 28.63
DDR read Latency(ns)
Socket0: 199.31
Socket1: 195.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 34.04        
Core2: 48.65        Core3: 32.41        
Core4: 21.34        Core5: 34.42        
Core6: 29.06        Core7: 31.59        
Core8: 40.93        Core9: 45.13        
Core10: 45.55        Core11: 24.04        
Core12: 34.21        Core13: 18.38        
Core14: 39.74        Core15: 47.01        
Core16: 91.52        Core17: 29.17        
Core18: 20.70        Core19: 32.75        
Core20: 22.97        Core21: 51.48        
Core22: 48.02        Core23: 70.61        
Core24: 46.33        Core25: 29.46        
Core26: 56.78        Core27: 37.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.64
Socket1: 39.53
DDR read Latency(ns)
Socket0: 204.59
Socket1: 202.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.07        Core1: 38.40        
Core2: 47.92        Core3: 35.85        
Core4: 22.17        Core5: 36.91        
Core6: 28.45        Core7: 34.88        
Core8: 49.80        Core9: 49.91        
Core10: 48.23        Core11: 40.59        
Core12: 33.33        Core13: 18.59        
Core14: 39.25        Core15: 44.92        
Core16: 96.22        Core17: 32.60        
Core18: 21.88        Core19: 36.83        
Core20: 22.98        Core21: 58.60        
Core22: 48.47        Core23: 88.24        
Core24: 31.29        Core25: 34.36        
Core26: 55.90        Core27: 40.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.92
Socket1: 44.83
DDR read Latency(ns)
Socket0: 221.45
Socket1: 206.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.54        Core1: 37.34        
Core2: 46.29        Core3: 36.29        
Core4: 21.97        Core5: 30.95        
Core6: 28.80        Core7: 34.41        
Core8: 40.47        Core9: 47.02        
Core10: 43.16        Core11: 50.21        
Core12: 34.09        Core13: 18.62        
Core14: 39.21        Core15: 48.21        
Core16: 95.85        Core17: 31.90        
Core18: 20.47        Core19: 36.49        
Core20: 23.61        Core21: 58.28        
Core22: 46.78        Core23: 89.52        
Core24: 49.97        Core25: 33.92        
Core26: 59.92        Core27: 39.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.19
Socket1: 44.46
DDR read Latency(ns)
Socket0: 207.10
Socket1: 206.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 55.58        
Core2: 53.78        Core3: 29.45        
Core4: 28.91        Core5: 81.08        
Core6: 45.62        Core7: 28.98        
Core8: 59.59        Core9: 67.20        
Core10: 69.08        Core11: 58.08        
Core12: 46.90        Core13: 27.50        
Core14: 48.74        Core15: 64.78        
Core16: 72.64        Core17: 28.93        
Core18: 31.15        Core19: 38.87        
Core20: 31.30        Core21: 86.13        
Core22: 100.69        Core23: 72.39        
Core24: 66.66        Core25: 27.62        
Core26: 59.25        Core27: 41.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.13
Socket1: 52.82
DDR read Latency(ns)
Socket0: 177.70
Socket1: 165.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.86        Core1: 55.02        
Core2: 52.47        Core3: 27.43        
Core4: 28.63        Core5: 71.64        
Core6: 42.75        Core7: 37.10        
Core8: 53.97        Core9: 67.38        
Core10: 66.30        Core11: 53.23        
Core12: 47.86        Core13: 26.29        
Core14: 51.07        Core15: 31.20        
Core16: 71.23        Core17: 28.27        
Core18: 30.71        Core19: 37.21        
Core20: 31.38        Core21: 69.90        
Core22: 89.82        Core23: 96.71        
Core24: 65.61        Core25: 26.59        
Core26: 53.54        Core27: 39.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.26
Socket1: 53.42
DDR read Latency(ns)
Socket0: 169.68
Socket1: 178.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 53.91        
Core2: 49.30        Core3: 26.42        
Core4: 28.38        Core5: 66.81        
Core6: 42.55        Core7: 36.69        
Core8: 52.44        Core9: 70.92        
Core10: 66.14        Core11: 69.73        
Core12: 38.81        Core13: 23.96        
Core14: 50.58        Core15: 68.28        
Core16: 68.27        Core17: 26.72        
Core18: 29.24        Core19: 33.23        
Core20: 30.18        Core21: 69.09        
Core22: 85.99        Core23: 89.08        
Core24: 65.12        Core25: 25.74        
Core26: 50.24        Core27: 36.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.46
Socket1: 51.54
DDR read Latency(ns)
Socket0: 167.22
Socket1: 176.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.02        Core1: 60.95        
Core2: 60.06        Core3: 32.91        
Core4: 34.67        Core5: 77.13        
Core6: 44.07        Core7: 33.30        
Core8: 61.02        Core9: 82.48        
Core10: 72.46        Core11: 50.95        
Core12: 50.44        Core13: 29.80        
Core14: 52.08        Core15: 79.85        
Core16: 81.77        Core17: 33.65        
Core18: 36.84        Core19: 37.13        
Core20: 37.25        Core21: 86.42        
Core22: 88.10        Core23: 100.74        
Core24: 68.79        Core25: 34.08        
Core26: 55.36        Core27: 32.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.76
Socket1: 59.83
DDR read Latency(ns)
Socket0: 175.38
Socket1: 169.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.15        Core1: 54.47        
Core2: 57.39        Core3: 31.04        
Core4: 33.36        Core5: 76.65        
Core6: 42.67        Core7: 32.16        
Core8: 55.39        Core9: 80.57        
Core10: 71.89        Core11: 44.53        
Core12: 48.89        Core13: 25.13        
Core14: 49.88        Core15: 67.84        
Core16: 77.18        Core17: 32.63        
Core18: 35.42        Core19: 28.32        
Core20: 35.31        Core21: 85.94        
Core22: 93.19        Core23: 78.34        
Core24: 69.36        Core25: 31.51        
Core26: 56.06        Core27: 40.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.52
Socket1: 55.09
DDR read Latency(ns)
Socket0: 178.33
Socket1: 167.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.00        Core1: 62.11        
Core2: 59.12        Core3: 32.13        
Core4: 35.59        Core5: 72.78        
Core6: 45.32        Core7: 31.75        
Core8: 57.66        Core9: 84.97        
Core10: 73.99        Core11: 54.55        
Core12: 49.92        Core13: 30.29        
Core14: 35.17        Core15: 81.77        
Core16: 86.56        Core17: 33.39        
Core18: 36.42        Core19: 37.39        
Core20: 37.18        Core21: 88.95        
Core22: 74.58        Core23: 96.82        
Core24: 65.13        Core25: 33.85        
Core26: 54.20        Core27: 25.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.62
Socket1: 58.84
DDR read Latency(ns)
Socket0: 176.97
Socket1: 166.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.26        Core1: 30.03        
Core2: 53.88        Core3: 16.90        
Core4: 26.74        Core5: 37.35        
Core6: 53.97        Core7: 17.37        
Core8: 43.75        Core9: 31.63        
Core10: 57.88        Core11: 23.34        
Core12: 30.72        Core13: 32.87        
Core14: 51.63        Core15: 44.20        
Core16: 58.26        Core17: 17.44        
Core18: 22.37        Core19: 38.45        
Core20: 23.46        Core21: 19.93        
Core22: 64.44        Core23: 20.13        
Core24: 40.11        Core25: 18.58        
Core26: 59.94        Core27: 32.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.45
Socket1: 23.16
DDR read Latency(ns)
Socket0: 146.22
Socket1: 284.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.51        Core1: 30.92        
Core2: 50.97        Core3: 18.01        
Core4: 26.24        Core5: 39.63        
Core6: 41.44        Core7: 17.43        
Core8: 44.50        Core9: 34.57        
Core10: 58.52        Core11: 34.87        
Core12: 24.49        Core13: 31.58        
Core14: 50.08        Core15: 43.74        
Core16: 70.17        Core17: 19.31        
Core18: 23.13        Core19: 38.65        
Core20: 23.06        Core21: 20.51        
Core22: 64.73        Core23: 20.19        
Core24: 41.23        Core25: 19.64        
Core26: 66.45        Core27: 32.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.33
Socket1: 23.64
DDR read Latency(ns)
Socket0: 148.35
Socket1: 298.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.95        Core1: 30.49        
Core2: 31.07        Core3: 17.91        
Core4: 26.13        Core5: 40.71        
Core6: 42.86        Core7: 17.89        
Core8: 44.37        Core9: 34.48        
Core10: 58.88        Core11: 35.58        
Core12: 32.31        Core13: 33.65        
Core14: 51.31        Core15: 43.14        
Core16: 69.45        Core17: 19.19        
Core18: 23.52        Core19: 37.06        
Core20: 23.32        Core21: 20.78        
Core22: 65.31        Core23: 20.41        
Core24: 42.00        Core25: 19.22        
Core26: 65.46        Core27: 36.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.54
Socket1: 24.67
DDR read Latency(ns)
Socket0: 149.99
Socket1: 297.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.41        Core1: 30.81        
Core2: 63.92        Core3: 18.70        
Core4: 27.89        Core5: 46.68        
Core6: 42.79        Core7: 18.04        
Core8: 43.51        Core9: 35.87        
Core10: 57.33        Core11: 36.16        
Core12: 30.23        Core13: 30.80        
Core14: 49.27        Core15: 43.57        
Core16: 56.92        Core17: 19.65        
Core18: 23.89        Core19: 40.52        
Core20: 24.20        Core21: 21.13        
Core22: 67.63        Core23: 20.53        
Core24: 38.09        Core25: 18.64        
Core26: 69.88        Core27: 50.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.09
Socket1: 26.75
DDR read Latency(ns)
Socket0: 156.29
Socket1: 273.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.56        Core1: 31.47        
Core2: 38.82        Core3: 19.33        
Core4: 27.59        Core5: 44.71        
Core6: 41.38        Core7: 18.67        
Core8: 45.63        Core9: 36.47        
Core10: 57.79        Core11: 35.76        
Core12: 30.70        Core13: 30.88        
Core14: 50.08        Core15: 43.74        
Core16: 69.91        Core17: 20.48        
Core18: 24.56        Core19: 36.36        
Core20: 24.58        Core21: 22.40        
Core22: 67.74        Core23: 18.77        
Core24: 39.13        Core25: 19.67        
Core26: 79.03        Core27: 51.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.34
Socket1: 26.98
DDR read Latency(ns)
Socket0: 157.21
Socket1: 268.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.45        Core1: 30.23        
Core2: 58.79        Core3: 17.27        
Core4: 25.28        Core5: 33.74        
Core6: 39.94        Core7: 18.11        
Core8: 43.58        Core9: 34.30        
Core10: 54.76        Core11: 41.42        
Core12: 25.99        Core13: 24.83        
Core14: 45.96        Core15: 42.35        
Core16: 63.11        Core17: 19.53        
Core18: 22.61        Core19: 26.89        
Core20: 21.44        Core21: 22.48        
Core22: 61.17        Core23: 20.72        
Core24: 34.66        Core25: 18.51        
Core26: 67.52        Core27: 27.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.26
Socket1: 22.45
DDR read Latency(ns)
Socket0: 151.99
Socket1: 317.21
