#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_00000000010cfab0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000000000113d920_0 .var "clk", 0 0;
v000000000113e640_0 .var "direction", 1 0;
v000000000113ed20_0 .net "outx", 4 0, v000000000113e8c0_0;  1 drivers
v000000000113efa0_0 .net "outy", 4 0, v000000000113f0e0_0;  1 drivers
v000000000113dd80_0 .var "steps", 1 0;
S_00000000010cfc40 .scope module, "uut" "grid" 2 7, 3 1 0, S_00000000010cfab0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "direction";
    .port_info 1 /INPUT 2 "steps";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 5 "outx";
    .port_info 4 /OUTPUT 5 "outy";
v000000000113e3c0_0 .var "a", 4 0;
v000000000113e820_0 .var "b", 4 0;
v000000000113d9c0_0 .net "carry", 0 0, L_0000000001140760;  1 drivers
v000000000113edc0_0 .net "clk", 0 0, v000000000113d920_0;  1 drivers
v000000000113e140_0 .net "direction", 1 0, v000000000113e640_0;  1 drivers
v000000000113e500_0 .var "opcode", 0 0;
v000000000113e5a0_0 .net "out", 4 0, L_000000000113f540;  1 drivers
v000000000113e8c0_0 .var "outx", 4 0;
v000000000113f0e0_0 .var "outy", 4 0;
v000000000113e320_0 .net "over", 0 0, L_0000000001141250;  1 drivers
v000000000113f180_0 .net "steps", 1 0, v000000000113dd80_0;  1 drivers
E_00000000010e0360 .event posedge, v000000000113edc0_0;
S_00000000010cfdd0 .scope module, "AS" "five_bit_as" 3 26, 4 1 0, S_00000000010cfc40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 5 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "overflow";
L_0000000001141250 .functor XOR 1, L_0000000001140760, L_000000000113f400, C4<0>, C4<0>;
v000000000113e6e0_0 .net *"_ivl_49", 0 0, L_000000000113f400;  1 drivers
v000000000113dce0_0 .net "carry_out", 0 0, L_0000000001140760;  alias, 1 drivers
v000000000113d740_0 .net "intermediate_carry", 3 0, L_000000000113e280;  1 drivers
v000000000113d7e0_0 .net "opcode", 0 0, v000000000113e500_0;  1 drivers
v000000000113d880_0 .net "overflow", 0 0, L_0000000001141250;  alias, 1 drivers
v000000000113e460_0 .net "sum", 4 0, L_000000000113f540;  alias, 1 drivers
v000000000113e780_0 .net "x", 4 0, v000000000113e3c0_0;  1 drivers
v000000000113eaa0_0 .net "y", 4 0, v000000000113e820_0;  1 drivers
L_000000000113f220 .part v000000000113e3c0_0, 0, 1;
L_000000000113e960 .part v000000000113e820_0, 0, 1;
L_000000000113f040 .part v000000000113e3c0_0, 1, 1;
L_000000000113ea00 .part v000000000113e820_0, 1, 1;
L_000000000113f360 .part L_000000000113e280, 0, 1;
L_000000000113da60 .part v000000000113e3c0_0, 2, 1;
L_000000000113eb40 .part v000000000113e820_0, 2, 1;
L_000000000113f2c0 .part L_000000000113e280, 1, 1;
L_000000000113e1e0 .part v000000000113e3c0_0, 3, 1;
L_000000000113db00 .part v000000000113e820_0, 3, 1;
L_000000000113de20 .part L_000000000113e280, 2, 1;
L_000000000113e280 .concat8 [ 1 1 1 1], L_00000000010e4b00, L_00000000010e47f0, L_00000000010e4710, L_0000000001140d10;
L_000000000113dec0 .part v000000000113e3c0_0, 4, 1;
L_000000000113ef00 .part v000000000113e820_0, 4, 1;
L_000000000113ebe0 .part L_000000000113e280, 3, 1;
LS_000000000113f540_0_0 .concat8 [ 1 1 1 1], L_00000000010e4fd0, L_00000000010e5270, L_00000000010e4940, L_0000000001140ed0;
LS_000000000113f540_0_4 .concat8 [ 1 0 0 0], L_0000000001140ca0;
L_000000000113f540 .concat8 [ 4 1 0 0], LS_000000000113f540_0_0, LS_000000000113f540_0_4;
L_000000000113f400 .part L_000000000113e280, 3, 1;
S_00000000010bb830 .scope module, "FA0" "one_bit_as" 4 16, 5 1 0, S_00000000010cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000010e53c0 .functor XOR 1, v000000000113e500_0, L_000000000113e960, C4<0>, C4<0>;
L_00000000010e4cc0 .functor XOR 1, L_000000000113f220, L_00000000010e53c0, C4<0>, C4<0>;
L_00000000010e4fd0 .functor XOR 1, L_00000000010e4cc0, v000000000113e500_0, C4<0>, C4<0>;
L_00000000010e4a90 .functor XOR 1, v000000000113e500_0, L_000000000113e960, C4<0>, C4<0>;
L_00000000010e4be0 .functor AND 1, L_000000000113f220, L_00000000010e4a90, C4<1>, C4<1>;
L_00000000010e49b0 .functor XOR 1, v000000000113e500_0, L_000000000113e960, C4<0>, C4<0>;
L_00000000010e4a20 .functor AND 1, L_00000000010e49b0, v000000000113e500_0, C4<1>, C4<1>;
L_00000000010e5430 .functor OR 1, L_00000000010e4be0, L_00000000010e4a20, C4<0>, C4<0>;
L_00000000010e5200 .functor AND 1, L_000000000113f220, v000000000113e500_0, C4<1>, C4<1>;
L_00000000010e4b00 .functor OR 1, L_00000000010e5430, L_00000000010e5200, C4<0>, C4<0>;
v00000000010d1ad0_0 .net *"_ivl_0", 0 0, L_00000000010e53c0;  1 drivers
v00000000010d1c10_0 .net *"_ivl_10", 0 0, L_00000000010e49b0;  1 drivers
v00000000010d1e90_0 .net *"_ivl_12", 0 0, L_00000000010e4a20;  1 drivers
v00000000010d1f30_0 .net *"_ivl_14", 0 0, L_00000000010e5430;  1 drivers
v00000000010d1530_0 .net *"_ivl_16", 0 0, L_00000000010e5200;  1 drivers
v00000000010d22f0_0 .net *"_ivl_2", 0 0, L_00000000010e4cc0;  1 drivers
v00000000010d2390_0 .net *"_ivl_6", 0 0, L_00000000010e4a90;  1 drivers
v00000000010d2430_0 .net *"_ivl_8", 0 0, L_00000000010e4be0;  1 drivers
v00000000010d24d0_0 .net "a", 0 0, L_000000000113f220;  1 drivers
v00000000010d2570_0 .net "b", 0 0, L_000000000113e960;  1 drivers
v00000000010d2750_0 .net "cin", 0 0, v000000000113e500_0;  alias, 1 drivers
v00000000010d2930_0 .net "cout", 0 0, L_00000000010e4b00;  1 drivers
v00000000010d29d0_0 .net "opcode", 0 0, v000000000113e500_0;  alias, 1 drivers
v00000000010d2bb0_0 .net "sum", 0 0, L_00000000010e4fd0;  1 drivers
S_00000000010bb9c0 .scope module, "FA1" "one_bit_as" 4 17, 5 1 0, S_00000000010cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000010e4b70 .functor XOR 1, v000000000113e500_0, L_000000000113ea00, C4<0>, C4<0>;
L_00000000010e4e80 .functor XOR 1, L_000000000113f040, L_00000000010e4b70, C4<0>, C4<0>;
L_00000000010e5270 .functor XOR 1, L_00000000010e4e80, L_000000000113f360, C4<0>, C4<0>;
L_00000000010e5040 .functor XOR 1, v000000000113e500_0, L_000000000113ea00, C4<0>, C4<0>;
L_00000000010e5120 .functor AND 1, L_000000000113f040, L_00000000010e5040, C4<1>, C4<1>;
L_00000000010e4860 .functor XOR 1, v000000000113e500_0, L_000000000113ea00, C4<0>, C4<0>;
L_00000000010e48d0 .functor AND 1, L_00000000010e4860, L_000000000113f360, C4<1>, C4<1>;
L_00000000010e4d30 .functor OR 1, L_00000000010e5120, L_00000000010e48d0, C4<0>, C4<0>;
L_00000000010e4da0 .functor AND 1, L_000000000113f040, L_000000000113f360, C4<1>, C4<1>;
L_00000000010e47f0 .functor OR 1, L_00000000010e4d30, L_00000000010e4da0, C4<0>, C4<0>;
v00000000010d2d90_0 .net *"_ivl_0", 0 0, L_00000000010e4b70;  1 drivers
v00000000010d2e30_0 .net *"_ivl_10", 0 0, L_00000000010e4860;  1 drivers
v00000000010d0f90_0 .net *"_ivl_12", 0 0, L_00000000010e48d0;  1 drivers
v00000000010adbe0_0 .net *"_ivl_14", 0 0, L_00000000010e4d30;  1 drivers
v00000000010add20_0 .net *"_ivl_16", 0 0, L_00000000010e4da0;  1 drivers
v00000000010ae040_0 .net *"_ivl_2", 0 0, L_00000000010e4e80;  1 drivers
v000000000113c590_0 .net *"_ivl_6", 0 0, L_00000000010e5040;  1 drivers
v000000000113c8b0_0 .net *"_ivl_8", 0 0, L_00000000010e5120;  1 drivers
v000000000113c450_0 .net "a", 0 0, L_000000000113f040;  1 drivers
v000000000113c9f0_0 .net "b", 0 0, L_000000000113ea00;  1 drivers
v000000000113c1d0_0 .net "cin", 0 0, L_000000000113f360;  1 drivers
v000000000113c270_0 .net "cout", 0 0, L_00000000010e47f0;  1 drivers
v000000000113d530_0 .net "opcode", 0 0, v000000000113e500_0;  alias, 1 drivers
v000000000113c630_0 .net "sum", 0 0, L_00000000010e5270;  1 drivers
S_00000000010bbb50 .scope module, "FA2" "one_bit_as" 4 18, 5 1 0, S_00000000010cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000010e4e10 .functor XOR 1, v000000000113e500_0, L_000000000113eb40, C4<0>, C4<0>;
L_00000000010e4780 .functor XOR 1, L_000000000113da60, L_00000000010e4e10, C4<0>, C4<0>;
L_00000000010e4940 .functor XOR 1, L_00000000010e4780, L_000000000113f2c0, C4<0>, C4<0>;
L_00000000010e54a0 .functor XOR 1, v000000000113e500_0, L_000000000113eb40, C4<0>, C4<0>;
L_00000000010e4ef0 .functor AND 1, L_000000000113da60, L_00000000010e54a0, C4<1>, C4<1>;
L_00000000010e4f60 .functor XOR 1, v000000000113e500_0, L_000000000113eb40, C4<0>, C4<0>;
L_00000000010e52e0 .functor AND 1, L_00000000010e4f60, L_000000000113f2c0, C4<1>, C4<1>;
L_00000000010e5510 .functor OR 1, L_00000000010e4ef0, L_00000000010e52e0, C4<0>, C4<0>;
L_00000000010e4630 .functor AND 1, L_000000000113da60, L_000000000113f2c0, C4<1>, C4<1>;
L_00000000010e4710 .functor OR 1, L_00000000010e5510, L_00000000010e4630, C4<0>, C4<0>;
v000000000113c310_0 .net *"_ivl_0", 0 0, L_00000000010e4e10;  1 drivers
v000000000113c6d0_0 .net *"_ivl_10", 0 0, L_00000000010e4f60;  1 drivers
v000000000113cd10_0 .net *"_ivl_12", 0 0, L_00000000010e52e0;  1 drivers
v000000000113bb90_0 .net *"_ivl_14", 0 0, L_00000000010e5510;  1 drivers
v000000000113bcd0_0 .net *"_ivl_16", 0 0, L_00000000010e4630;  1 drivers
v000000000113c770_0 .net *"_ivl_2", 0 0, L_00000000010e4780;  1 drivers
v000000000113d5d0_0 .net *"_ivl_6", 0 0, L_00000000010e54a0;  1 drivers
v000000000113c3b0_0 .net *"_ivl_8", 0 0, L_00000000010e4ef0;  1 drivers
v000000000113c810_0 .net "a", 0 0, L_000000000113da60;  1 drivers
v000000000113c4f0_0 .net "b", 0 0, L_000000000113eb40;  1 drivers
v000000000113cc70_0 .net "cin", 0 0, L_000000000113f2c0;  1 drivers
v000000000113c130_0 .net "cout", 0 0, L_00000000010e4710;  1 drivers
v000000000113cef0_0 .net "opcode", 0 0, v000000000113e500_0;  alias, 1 drivers
v000000000113ce50_0 .net "sum", 0 0, L_00000000010e4940;  1 drivers
S_00000000010def40 .scope module, "FA3" "one_bit_as" 4 19, 5 1 0, S_00000000010cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001140a70 .functor XOR 1, v000000000113e500_0, L_000000000113db00, C4<0>, C4<0>;
L_0000000001140e60 .functor XOR 1, L_000000000113e1e0, L_0000000001140a70, C4<0>, C4<0>;
L_0000000001140ed0 .functor XOR 1, L_0000000001140e60, L_000000000113de20, C4<0>, C4<0>;
L_0000000001141090 .functor XOR 1, v000000000113e500_0, L_000000000113db00, C4<0>, C4<0>;
L_0000000001140c30 .functor AND 1, L_000000000113e1e0, L_0000000001141090, C4<1>, C4<1>;
L_00000000011413a0 .functor XOR 1, v000000000113e500_0, L_000000000113db00, C4<0>, C4<0>;
L_0000000001140d80 .functor AND 1, L_00000000011413a0, L_000000000113de20, C4<1>, C4<1>;
L_0000000001141100 .functor OR 1, L_0000000001140c30, L_0000000001140d80, C4<0>, C4<0>;
L_0000000001140df0 .functor AND 1, L_000000000113e1e0, L_000000000113de20, C4<1>, C4<1>;
L_0000000001140d10 .functor OR 1, L_0000000001141100, L_0000000001140df0, C4<0>, C4<0>;
v000000000113d030_0 .net *"_ivl_0", 0 0, L_0000000001140a70;  1 drivers
v000000000113bc30_0 .net *"_ivl_10", 0 0, L_00000000011413a0;  1 drivers
v000000000113c950_0 .net *"_ivl_12", 0 0, L_0000000001140d80;  1 drivers
v000000000113cdb0_0 .net *"_ivl_14", 0 0, L_0000000001141100;  1 drivers
v000000000113d0d0_0 .net *"_ivl_16", 0 0, L_0000000001140df0;  1 drivers
v000000000113bf50_0 .net *"_ivl_2", 0 0, L_0000000001140e60;  1 drivers
v000000000113d350_0 .net *"_ivl_6", 0 0, L_0000000001141090;  1 drivers
v000000000113b7d0_0 .net *"_ivl_8", 0 0, L_0000000001140c30;  1 drivers
v000000000113b730_0 .net "a", 0 0, L_000000000113e1e0;  1 drivers
v000000000113b9b0_0 .net "b", 0 0, L_000000000113db00;  1 drivers
v000000000113cbd0_0 .net "cin", 0 0, L_000000000113de20;  1 drivers
v000000000113ca90_0 .net "cout", 0 0, L_0000000001140d10;  1 drivers
v000000000113d210_0 .net "opcode", 0 0, v000000000113e500_0;  alias, 1 drivers
v000000000113d3f0_0 .net "sum", 0 0, L_0000000001140ed0;  1 drivers
S_00000000010df0d0 .scope module, "FA4" "one_bit_as" 4 20, 5 1 0, S_00000000010cfdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001140fb0 .functor XOR 1, v000000000113e500_0, L_000000000113ef00, C4<0>, C4<0>;
L_0000000001140840 .functor XOR 1, L_000000000113dec0, L_0000000001140fb0, C4<0>, C4<0>;
L_0000000001140ca0 .functor XOR 1, L_0000000001140840, L_000000000113ebe0, C4<0>, C4<0>;
L_00000000011414f0 .functor XOR 1, v000000000113e500_0, L_000000000113ef00, C4<0>, C4<0>;
L_0000000001141020 .functor AND 1, L_000000000113dec0, L_00000000011414f0, C4<1>, C4<1>;
L_0000000001140bc0 .functor XOR 1, v000000000113e500_0, L_000000000113ef00, C4<0>, C4<0>;
L_0000000001141170 .functor AND 1, L_0000000001140bc0, L_000000000113ebe0, C4<1>, C4<1>;
L_00000000011411e0 .functor OR 1, L_0000000001141020, L_0000000001141170, C4<0>, C4<0>;
L_0000000001140a00 .functor AND 1, L_000000000113dec0, L_000000000113ebe0, C4<1>, C4<1>;
L_0000000001140760 .functor OR 1, L_00000000011411e0, L_0000000001140a00, C4<0>, C4<0>;
v000000000113bd70_0 .net *"_ivl_0", 0 0, L_0000000001140fb0;  1 drivers
v000000000113cb30_0 .net *"_ivl_10", 0 0, L_0000000001140bc0;  1 drivers
v000000000113cf90_0 .net *"_ivl_12", 0 0, L_0000000001141170;  1 drivers
v000000000113d170_0 .net *"_ivl_14", 0 0, L_00000000011411e0;  1 drivers
v000000000113d2b0_0 .net *"_ivl_16", 0 0, L_0000000001140a00;  1 drivers
v000000000113b870_0 .net *"_ivl_2", 0 0, L_0000000001140840;  1 drivers
v000000000113be10_0 .net *"_ivl_6", 0 0, L_00000000011414f0;  1 drivers
v000000000113beb0_0 .net *"_ivl_8", 0 0, L_0000000001141020;  1 drivers
v000000000113d490_0 .net "a", 0 0, L_000000000113dec0;  1 drivers
v000000000113b910_0 .net "b", 0 0, L_000000000113ef00;  1 drivers
v000000000113ba50_0 .net "cin", 0 0, L_000000000113ebe0;  1 drivers
v000000000113baf0_0 .net "cout", 0 0, L_0000000001140760;  alias, 1 drivers
v000000000113bff0_0 .net "opcode", 0 0, v000000000113e500_0;  alias, 1 drivers
v000000000113c090_0 .net "sum", 0 0, L_0000000001140ca0;  1 drivers
    .scope S_00000000010cfc40;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000113e8c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000113f0e0_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_00000000010cfc40;
T_1 ;
    %wait E_00000000010e0360;
    %load/vec4 v000000000113e140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000113f180_0;
    %pad/u 5;
    %assign/vec4 v000000000113e820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000113e500_0, 0;
    %load/vec4 v000000000113e8c0_0;
    %store/vec4 v000000000113e3c0_0, 0, 5;
    %delay 1, 0;
    %load/vec4 v000000000113e5a0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000000000113e8c0_0, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000113e5a0_0;
    %store/vec4 v000000000113e8c0_0, 0, 5;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000113e140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000000000113f180_0;
    %pad/u 5;
    %assign/vec4 v000000000113e820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000113e500_0, 0;
    %load/vec4 v000000000113e8c0_0;
    %store/vec4 v000000000113e3c0_0, 0, 5;
    %delay 1, 0;
    %load/vec4 v000000000113e5a0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000113e8c0_0, 0, 5;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000000000113e5a0_0;
    %store/vec4 v000000000113e8c0_0, 0, 5;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000000000113e140_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000000000113f180_0;
    %pad/u 5;
    %assign/vec4 v000000000113e820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000113e500_0, 0;
    %load/vec4 v000000000113f0e0_0;
    %store/vec4 v000000000113e3c0_0, 0, 5;
    %delay 1, 0;
    %load/vec4 v000000000113e5a0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000000000113f0e0_0, 0, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000000000113e5a0_0;
    %store/vec4 v000000000113f0e0_0, 0, 5;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000000000113e140_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v000000000113f180_0;
    %pad/u 5;
    %assign/vec4 v000000000113e820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000113e500_0, 0;
    %load/vec4 v000000000113f0e0_0;
    %store/vec4 v000000000113e3c0_0, 0, 5;
    %delay 1, 0;
    %load/vec4 v000000000113e5a0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000113f0e0_0, 0, 5;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000000000113e5a0_0;
    %store/vec4 v000000000113f0e0_0, 0, 5;
T_1.15 ;
T_1.12 ;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010cfab0;
T_2 ;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113d920_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000113d920_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113d920_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000000010cfab0;
T_3 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 34 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 46 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 50 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 54 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 58 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000113dd80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000113e640_0, 0;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v000000000113ed20_0, v000000000113efa0_0, v000000000113dd80_0, v000000000113e640_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000010cfab0;
T_4 ;
    %delay 100, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "A4_Q2_grid_top.v";
    "A4_Q2_grid.v";
    "A4_Q2_five_bit_as.v";
    "A4_Q2_one_bit_as.v";
