0.6
2017.4
Dec 15 2017
21:07:18
D:/Code/Project/Vivado/VD_end.srcs/vending_machine.v,1661935665,verilog,,D:/Code/Project/Vivado/VD_end/VD_end.srcs/sim_2/new/tb_toplayer_2.v,,clk_50M;key_filter;sale;top_layer;vga_display;vga_driver,,,,,,,,
D:/Code/Project/Vivado/VD_end/VD_end.sim/sim_2/behav/xsim/glbl.v,1513215259,verilog,,,,,,,,,,,,
D:/Code/Project/Vivado/VD_end/VD_end.srcs/sim_2/new/tb_toplayer_2.v,1661944264,verilog,,,,tb_toplayer_2,,,,,,,,
D:/Code/Project/Vivado/VD_end/VD_end.srcs/sources_1/ip/image_rom/image_rom_sim_netlist.v,1661756865,verilog,,D:/Code/Project/Vivado/VD_end.srcs/vending_machine.v,,glbl;image_rom;image_rom_blk_mem_gen_generic_cstr;image_rom_blk_mem_gen_mux;image_rom_blk_mem_gen_prim_width;image_rom_blk_mem_gen_prim_width__parameterized0;image_rom_blk_mem_gen_prim_width__parameterized1;image_rom_blk_mem_gen_prim_width__parameterized2;image_rom_blk_mem_gen_prim_width__parameterized3;image_rom_blk_mem_gen_prim_width__parameterized4;image_rom_blk_mem_gen_prim_width__parameterized5;image_rom_blk_mem_gen_prim_width__parameterized6;image_rom_blk_mem_gen_prim_wrapper_init;image_rom_blk_mem_gen_prim_wrapper_init__parameterized0;image_rom_blk_mem_gen_prim_wrapper_init__parameterized1;image_rom_blk_mem_gen_prim_wrapper_init__parameterized2;image_rom_blk_mem_gen_prim_wrapper_init__parameterized3;image_rom_blk_mem_gen_prim_wrapper_init__parameterized4;image_rom_blk_mem_gen_prim_wrapper_init__parameterized5;image_rom_blk_mem_gen_prim_wrapper_init__parameterized6;image_rom_blk_mem_gen_top;image_rom_blk_mem_gen_v8_4_1;image_rom_blk_mem_gen_v8_4_1_synth,,,,,,,,
