Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 29 03:02:37 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    31          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: display/vga_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.597        0.000                      0                 7557        0.108        0.000                      0                 7557        9.500        0.000                       0                  3547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.597        0.000                      0                 7557        0.108        0.000                      0                 7557        9.500        0.000                       0                  3547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[13][15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.288ns  (logic 2.305ns (15.077%)  route 12.983ns (84.923%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.552     5.103    game/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  game/next_head_pos_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  game/next_head_pos_reg[0][0]_rep__2/Q
                         net (fo=64, routed)          3.313     8.873    game/next_head_pos_reg[0][0]_rep__2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.997 r  game/graph[0][0][5]_i_93/O
                         net (fo=1, routed)           0.000     8.997    game/graph[0][0][5]_i_93_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.206 r  game/graph_reg[0][0][5]_i_48/O
                         net (fo=1, routed)           0.000     9.206    game/graph_reg[0][0][5]_i_48_n_0
    SLICE_X34Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.294 r  game/graph_reg[0][0][5]_i_25/O
                         net (fo=1, routed)           1.466    10.759    game/graph_reg[0][0][5]_i_25_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.319    11.078 r  game/graph[0][0][5]_i_16/O
                         net (fo=1, routed)           0.000    11.078    game/graph[0][0][5]_i_16_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    11.323 r  game/graph_reg[0][0][5]_i_13/O
                         net (fo=1, routed)           0.000    11.323    game/graph_reg[0][0][5]_i_13_n_0
    SLICE_X47Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    11.427 r  game/graph_reg[0][0][5]_i_10/O
                         net (fo=264, routed)         2.289    13.716    game/graph_reg[0][0][5]_i_10_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.316    14.032 r  game/graph[3][0][3]_i_3/O
                         net (fo=622, routed)         3.042    17.074    game/graph[3][0][3]_i_3_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.118    17.192 r  game/graph[1][2][0]_i_4/O
                         net (fo=40, routed)          2.873    20.066    game/ram0/graph_reg[15][12][0]_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    20.392 r  game/ram0/graph[13][15][0]_i_1/O
                         net (fo=1, routed)           0.000    20.392    game/ram0_n_986
    SLICE_X29Y54         FDRE                                         r  game/graph_reg[13][15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.434    24.805    game/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  game/graph_reg[13][15][0]/C
                         clock pessimism              0.188    24.993    
                         clock uncertainty           -0.035    24.958    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.031    24.989    game/graph_reg[13][15][0]
  -------------------------------------------------------------------
                         required time                         24.989    
                         arrival time                         -20.392    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[14][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.294ns  (logic 2.305ns (15.071%)  route 12.989ns (84.929%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 24.824 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.552     5.103    game/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  game/next_head_pos_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  game/next_head_pos_reg[0][0]_rep__2/Q
                         net (fo=64, routed)          3.313     8.873    game/next_head_pos_reg[0][0]_rep__2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.997 r  game/graph[0][0][5]_i_93/O
                         net (fo=1, routed)           0.000     8.997    game/graph[0][0][5]_i_93_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.206 r  game/graph_reg[0][0][5]_i_48/O
                         net (fo=1, routed)           0.000     9.206    game/graph_reg[0][0][5]_i_48_n_0
    SLICE_X34Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.294 r  game/graph_reg[0][0][5]_i_25/O
                         net (fo=1, routed)           1.466    10.759    game/graph_reg[0][0][5]_i_25_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.319    11.078 r  game/graph[0][0][5]_i_16/O
                         net (fo=1, routed)           0.000    11.078    game/graph[0][0][5]_i_16_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    11.323 r  game/graph_reg[0][0][5]_i_13/O
                         net (fo=1, routed)           0.000    11.323    game/graph_reg[0][0][5]_i_13_n_0
    SLICE_X47Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    11.427 r  game/graph_reg[0][0][5]_i_10/O
                         net (fo=264, routed)         2.289    13.716    game/graph_reg[0][0][5]_i_10_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.316    14.032 r  game/graph[3][0][3]_i_3/O
                         net (fo=622, routed)         3.042    17.074    game/graph[3][0][3]_i_3_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.118    17.192 r  game/graph[1][2][0]_i_4/O
                         net (fo=40, routed)          2.879    20.071    game/ram0/graph_reg[15][12][0]_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.326    20.397 r  game/ram0/graph[14][4][0]_i_1/O
                         net (fo=1, routed)           0.000    20.397    game/ram0_n_1216
    SLICE_X44Y49         FDRE                                         r  game/graph_reg[14][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.452    24.824    game/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  game/graph_reg[14][4][0]/C
                         clock pessimism              0.180    25.004    
                         clock uncertainty           -0.035    24.968    
    SLICE_X44Y49         FDRE (Setup_fdre_C_D)        0.029    24.997    game/graph_reg[14][4][0]
  -------------------------------------------------------------------
                         required time                         24.997    
                         arrival time                         -20.397    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 game/graph_pos_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[2][13][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 1.912ns (12.771%)  route 13.060ns (87.229%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 24.791 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.569     5.121    game/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  game/graph_pos_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  game/graph_pos_reg[2]_rep/Q
                         net (fo=121, routed)         3.954     9.531    game/graph_pos_reg[2]_rep_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  game/food_gone_i_500/O
                         net (fo=1, routed)           0.000     9.655    game/food_gone_i_500_n_0
    SLICE_X61Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.872 f  game/food_gone_reg_i_282/O
                         net (fo=1, routed)           0.803    10.675    game/food_gone_reg_i_282_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I0_O)        0.299    10.974 f  game/food_gone_i_78/O
                         net (fo=1, routed)           0.705    11.679    game/food_gone_i_78_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.803 r  game/food_gone_i_25/O
                         net (fo=1, routed)           0.973    12.776    game/food_gone_i_25_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.900 f  game/food_gone_i_9/O
                         net (fo=1, routed)           1.051    13.951    game/food_gone_i_9_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.075 f  game/food_gone_i_3/O
                         net (fo=26, routed)          1.530    15.605    game/food_gone_i_3_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I1_O)        0.116    15.721 r  game/graph[2][0][5]_i_3/O
                         net (fo=15, routed)          2.953    18.674    game/graph[2][0][5]_i_3_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.328    19.002 r  game/graph[2][13][5]_i_1/O
                         net (fo=6, routed)           1.091    20.093    game/graph[2][13][5]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  game/graph_reg[2][13][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.420    24.791    game/clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  game/graph_reg[2][13][1]/C
                         clock pessimism              0.180    24.971    
                         clock uncertainty           -0.035    24.936    
    SLICE_X47Y73         FDRE (Setup_fdre_C_CE)      -0.205    24.731    game/graph_reg[2][13][1]
  -------------------------------------------------------------------
                         required time                         24.731    
                         arrival time                         -20.093    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[3][15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.236ns  (logic 2.305ns (15.129%)  route 12.931ns (84.871%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 24.801 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.552     5.103    game/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  game/next_head_pos_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  game/next_head_pos_reg[0][0]_rep__2/Q
                         net (fo=64, routed)          3.313     8.873    game/next_head_pos_reg[0][0]_rep__2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.997 r  game/graph[0][0][5]_i_93/O
                         net (fo=1, routed)           0.000     8.997    game/graph[0][0][5]_i_93_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.206 r  game/graph_reg[0][0][5]_i_48/O
                         net (fo=1, routed)           0.000     9.206    game/graph_reg[0][0][5]_i_48_n_0
    SLICE_X34Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.294 r  game/graph_reg[0][0][5]_i_25/O
                         net (fo=1, routed)           1.466    10.759    game/graph_reg[0][0][5]_i_25_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.319    11.078 r  game/graph[0][0][5]_i_16/O
                         net (fo=1, routed)           0.000    11.078    game/graph[0][0][5]_i_16_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    11.323 r  game/graph_reg[0][0][5]_i_13/O
                         net (fo=1, routed)           0.000    11.323    game/graph_reg[0][0][5]_i_13_n_0
    SLICE_X47Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    11.427 r  game/graph_reg[0][0][5]_i_10/O
                         net (fo=264, routed)         2.289    13.716    game/graph_reg[0][0][5]_i_10_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.316    14.032 r  game/graph[3][0][3]_i_3/O
                         net (fo=622, routed)         3.042    17.074    game/graph[3][0][3]_i_3_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.118    17.192 r  game/graph[1][2][0]_i_4/O
                         net (fo=40, routed)          2.821    20.013    game/ram0/graph_reg[15][12][0]_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I3_O)        0.326    20.339 r  game/ram0/graph[3][15][0]_i_1/O
                         net (fo=1, routed)           0.000    20.339    game/ram0_n_1016
    SLICE_X31Y60         FDRE                                         r  game/graph_reg[3][15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.430    24.801    game/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  game/graph_reg[3][15][0]/C
                         clock pessimism              0.188    24.989    
                         clock uncertainty           -0.035    24.954    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)        0.031    24.985    game/graph_reg[3][15][0]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -20.339    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[8][15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 2.305ns (15.127%)  route 12.933ns (84.873%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 24.802 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.552     5.103    game/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  game/next_head_pos_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  game/next_head_pos_reg[0][0]_rep__2/Q
                         net (fo=64, routed)          3.313     8.873    game/next_head_pos_reg[0][0]_rep__2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.997 r  game/graph[0][0][5]_i_93/O
                         net (fo=1, routed)           0.000     8.997    game/graph[0][0][5]_i_93_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.206 r  game/graph_reg[0][0][5]_i_48/O
                         net (fo=1, routed)           0.000     9.206    game/graph_reg[0][0][5]_i_48_n_0
    SLICE_X34Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.294 r  game/graph_reg[0][0][5]_i_25/O
                         net (fo=1, routed)           1.466    10.759    game/graph_reg[0][0][5]_i_25_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.319    11.078 r  game/graph[0][0][5]_i_16/O
                         net (fo=1, routed)           0.000    11.078    game/graph[0][0][5]_i_16_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    11.323 r  game/graph_reg[0][0][5]_i_13/O
                         net (fo=1, routed)           0.000    11.323    game/graph_reg[0][0][5]_i_13_n_0
    SLICE_X47Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    11.427 r  game/graph_reg[0][0][5]_i_10/O
                         net (fo=264, routed)         2.289    13.716    game/graph_reg[0][0][5]_i_10_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.316    14.032 r  game/graph[3][0][3]_i_3/O
                         net (fo=622, routed)         3.042    17.074    game/graph[3][0][3]_i_3_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.118    17.192 r  game/graph[1][2][0]_i_4/O
                         net (fo=40, routed)          2.823    20.015    game/ram0/graph_reg[15][12][0]_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.326    20.341 r  game/ram0/graph[8][15][0]_i_1/O
                         net (fo=1, routed)           0.000    20.341    game/ram0_n_1001
    SLICE_X30Y57         FDRE                                         r  game/graph_reg[8][15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.431    24.802    game/clk_IBUF_BUFG
    SLICE_X30Y57         FDRE                                         r  game/graph_reg[8][15][0]/C
                         clock pessimism              0.188    24.990    
                         clock uncertainty           -0.035    24.955    
    SLICE_X30Y57         FDRE (Setup_fdre_C_D)        0.079    25.034    game/graph_reg[8][15][0]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -20.341    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 game/graph_pos_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[5][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 1.946ns (12.974%)  route 13.053ns (87.026%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.569     5.121    game/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  game/graph_pos_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  game/graph_pos_reg[2]_rep/Q
                         net (fo=121, routed)         3.954     9.531    game/graph_pos_reg[2]_rep_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  game/food_gone_i_500/O
                         net (fo=1, routed)           0.000     9.655    game/food_gone_i_500_n_0
    SLICE_X61Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.872 f  game/food_gone_reg_i_282/O
                         net (fo=1, routed)           0.803    10.675    game/food_gone_reg_i_282_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I0_O)        0.299    10.974 f  game/food_gone_i_78/O
                         net (fo=1, routed)           0.705    11.679    game/food_gone_i_78_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.803 r  game/food_gone_i_25/O
                         net (fo=1, routed)           0.973    12.776    game/food_gone_i_25_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.900 f  game/food_gone_i_9/O
                         net (fo=1, routed)           1.051    13.951    game/food_gone_i_9_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.075 f  game/food_gone_i_3/O
                         net (fo=26, routed)          1.666    15.741    game/food_gone_i_3_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.150    15.891 f  game/graph[5][0][5]_i_3/O
                         net (fo=14, routed)          3.144    19.035    game/graph[5][0][5]_i_3_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.328    19.363 r  game/graph[5][3][5]_i_1/O
                         net (fo=6, routed)           0.757    20.120    game/graph[5][3][5]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  game/graph_reg[5][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.506    24.877    game/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  game/graph_reg[5][3][2]/C
                         clock pessimism              0.180    25.057    
                         clock uncertainty           -0.035    25.022    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205    24.817    game/graph_reg[5][3][2]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 game/graph_pos_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[5][3][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 1.946ns (12.974%)  route 13.053ns (87.026%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.569     5.121    game/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  game/graph_pos_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  game/graph_pos_reg[2]_rep/Q
                         net (fo=121, routed)         3.954     9.531    game/graph_pos_reg[2]_rep_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  game/food_gone_i_500/O
                         net (fo=1, routed)           0.000     9.655    game/food_gone_i_500_n_0
    SLICE_X61Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.872 f  game/food_gone_reg_i_282/O
                         net (fo=1, routed)           0.803    10.675    game/food_gone_reg_i_282_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I0_O)        0.299    10.974 f  game/food_gone_i_78/O
                         net (fo=1, routed)           0.705    11.679    game/food_gone_i_78_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.803 r  game/food_gone_i_25/O
                         net (fo=1, routed)           0.973    12.776    game/food_gone_i_25_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.900 f  game/food_gone_i_9/O
                         net (fo=1, routed)           1.051    13.951    game/food_gone_i_9_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.075 f  game/food_gone_i_3/O
                         net (fo=26, routed)          1.666    15.741    game/food_gone_i_3_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.150    15.891 f  game/graph[5][0][5]_i_3/O
                         net (fo=14, routed)          3.144    19.035    game/graph[5][0][5]_i_3_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.328    19.363 r  game/graph[5][3][5]_i_1/O
                         net (fo=6, routed)           0.757    20.120    game/graph[5][3][5]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  game/graph_reg[5][3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.506    24.877    game/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  game/graph_reg[5][3][4]/C
                         clock pessimism              0.180    25.057    
                         clock uncertainty           -0.035    25.022    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205    24.817    game/graph_reg[5][3][4]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 game/next_head_pos_reg[0][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[5][15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.170ns  (logic 2.305ns (15.195%)  route 12.865ns (84.805%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.552     5.103    game/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  game/next_head_pos_reg[0][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  game/next_head_pos_reg[0][0]_rep__2/Q
                         net (fo=64, routed)          3.313     8.873    game/next_head_pos_reg[0][0]_rep__2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.997 r  game/graph[0][0][5]_i_93/O
                         net (fo=1, routed)           0.000     8.997    game/graph[0][0][5]_i_93_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     9.206 r  game/graph_reg[0][0][5]_i_48/O
                         net (fo=1, routed)           0.000     9.206    game/graph_reg[0][0][5]_i_48_n_0
    SLICE_X34Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.294 r  game/graph_reg[0][0][5]_i_25/O
                         net (fo=1, routed)           1.466    10.759    game/graph_reg[0][0][5]_i_25_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.319    11.078 r  game/graph[0][0][5]_i_16/O
                         net (fo=1, routed)           0.000    11.078    game/graph[0][0][5]_i_16_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    11.323 r  game/graph_reg[0][0][5]_i_13/O
                         net (fo=1, routed)           0.000    11.323    game/graph_reg[0][0][5]_i_13_n_0
    SLICE_X47Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    11.427 r  game/graph_reg[0][0][5]_i_10/O
                         net (fo=264, routed)         2.289    13.716    game/graph_reg[0][0][5]_i_10_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.316    14.032 r  game/graph[3][0][3]_i_3/O
                         net (fo=622, routed)         3.042    17.074    game/graph[3][0][3]_i_3_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I0_O)        0.118    17.192 r  game/graph[1][2][0]_i_4/O
                         net (fo=40, routed)          2.755    19.947    game/ram0/graph_reg[15][12][0]_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.326    20.273 r  game/ram0/graph[5][15][0]_i_1/O
                         net (fo=1, routed)           0.000    20.273    game/ram0_n_1036
    SLICE_X29Y55         FDRE                                         r  game/graph_reg[5][15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.434    24.805    game/clk_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  game/graph_reg[5][15][0]/C
                         clock pessimism              0.188    24.993    
                         clock uncertainty           -0.035    24.958    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)        0.031    24.989    game/graph_reg[5][15][0]
  -------------------------------------------------------------------
                         required time                         24.989    
                         arrival time                         -20.273    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 game/graph_pos_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[5][3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.002ns  (logic 1.946ns (12.971%)  route 13.056ns (87.029%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.569     5.121    game/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  game/graph_pos_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  game/graph_pos_reg[2]_rep/Q
                         net (fo=121, routed)         3.954     9.531    game/graph_pos_reg[2]_rep_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  game/food_gone_i_500/O
                         net (fo=1, routed)           0.000     9.655    game/food_gone_i_500_n_0
    SLICE_X61Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.872 f  game/food_gone_reg_i_282/O
                         net (fo=1, routed)           0.803    10.675    game/food_gone_reg_i_282_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I0_O)        0.299    10.974 f  game/food_gone_i_78/O
                         net (fo=1, routed)           0.705    11.679    game/food_gone_i_78_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.803 r  game/food_gone_i_25/O
                         net (fo=1, routed)           0.973    12.776    game/food_gone_i_25_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.900 f  game/food_gone_i_9/O
                         net (fo=1, routed)           1.051    13.951    game/food_gone_i_9_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.075 f  game/food_gone_i_3/O
                         net (fo=26, routed)          1.666    15.741    game/food_gone_i_3_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.150    15.891 f  game/graph[5][0][5]_i_3/O
                         net (fo=14, routed)          3.144    19.035    game/graph[5][0][5]_i_3_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.328    19.363 r  game/graph[5][3][5]_i_1/O
                         net (fo=6, routed)           0.760    20.123    game/graph[5][3][5]_i_1_n_0
    SLICE_X60Y92         FDRE                                         r  game/graph_reg[5][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.504    24.875    game/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  game/graph_reg[5][3][0]/C
                         clock pessimism              0.180    25.055    
                         clock uncertainty           -0.035    25.020    
    SLICE_X60Y92         FDRE (Setup_fdre_C_CE)      -0.169    24.851    game/graph_reg[5][3][0]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 game/graph_pos_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_reg[5][3][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.002ns  (logic 1.946ns (12.971%)  route 13.056ns (87.029%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.569     5.121    game/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  game/graph_pos_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  game/graph_pos_reg[2]_rep/Q
                         net (fo=121, routed)         3.954     9.531    game/graph_pos_reg[2]_rep_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.655 f  game/food_gone_i_500/O
                         net (fo=1, routed)           0.000     9.655    game/food_gone_i_500_n_0
    SLICE_X61Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     9.872 f  game/food_gone_reg_i_282/O
                         net (fo=1, routed)           0.803    10.675    game/food_gone_reg_i_282_n_0
    SLICE_X61Y93         LUT5 (Prop_lut5_I0_O)        0.299    10.974 f  game/food_gone_i_78/O
                         net (fo=1, routed)           0.705    11.679    game/food_gone_i_78_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.803 r  game/food_gone_i_25/O
                         net (fo=1, routed)           0.973    12.776    game/food_gone_i_25_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.900 f  game/food_gone_i_9/O
                         net (fo=1, routed)           1.051    13.951    game/food_gone_i_9_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.075 f  game/food_gone_i_3/O
                         net (fo=26, routed)          1.666    15.741    game/food_gone_i_3_n_0
    SLICE_X34Y51         LUT5 (Prop_lut5_I1_O)        0.150    15.891 f  game/graph[5][0][5]_i_3/O
                         net (fo=14, routed)          3.144    19.035    game/graph[5][0][5]_i_3_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.328    19.363 r  game/graph[5][3][5]_i_1/O
                         net (fo=6, routed)           0.760    20.123    game/graph[5][3][5]_i_1_n_0
    SLICE_X60Y92         FDRE                                         r  game/graph_reg[5][3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        1.504    24.875    game/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  game/graph_reg[5][3][5]/C
                         clock pessimism              0.180    25.055    
                         clock uncertainty           -0.035    25.020    
    SLICE_X60Y92         FDRE (Setup_fdre_C_CE)      -0.169    24.851    game/graph_reg[5][3][5]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                  4.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.913%)  route 0.204ns (59.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.558     1.471    game/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  game/sram_addr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game/sram_addr1_reg[2]/Q
                         net (fo=1, routed)           0.204     1.816    game/ram0/Q[2]
    RAMB18_X1Y8          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.865     2.023    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.525    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.708    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 game/sram_addr1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/ram0/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.850%)  route 0.204ns (59.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.558     1.471    game/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  game/sram_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game/sram_addr1_reg[1]/Q
                         net (fo=1, routed)           0.204     1.817    game/ram0/Q[1]
    RAMB18_X1Y8          RAMB18E1                                     r  game/ram0/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.865     2.023    game/ram0/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  game/ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.525    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.708    game/ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 display/pixel_addr2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.065%)  route 0.229ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.563     1.476    display/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  display/pixel_addr2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/pixel_addr2_reg[4]/Q
                         net (fo=24, routed)          0.229     1.847    display/ram0/RAM_reg_1_11_1[4]
    RAMB36_X0Y3          RAMB36E1                                     r  display/ram0/RAM_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.873     2.031    display/ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  display/ram0/RAM_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.736    display/ram0/RAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 game/graph_pos_next_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_pos_reg[4]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.056%)  route 0.313ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.565     1.478    game/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  game/graph_pos_next_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  game/graph_pos_next_reg[1][0]/Q
                         net (fo=13, routed)          0.313     1.932    game/graph_pos_next_reg[1]_80[0]
    SLICE_X31Y52         FDRE                                         r  game/graph_pos_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.828     1.987    game/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  game/graph_pos_reg[4]_rep__2/C
                         clock pessimism             -0.245     1.742    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.070     1.812    game/graph_pos_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 game/is_dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/FSM_onehot_P_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.184ns (36.249%)  route 0.324ns (63.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.564     1.477    game/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  game/is_dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  game/is_dead_reg/Q
                         net (fo=5, routed)           0.324     1.942    game/is_dead
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.043     1.985 r  game/FSM_onehot_P[3]_i_1/O
                         net (fo=1, routed)           0.000     1.985    game/FSM_onehot_P[3]_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  game/FSM_onehot_P_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.834     1.992    game/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  game/FSM_onehot_P_reg[3]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.107     1.849    game/FSM_onehot_P_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 display/pixel_addr1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_0_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.285%)  route 0.259ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.567     1.480    display/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  display/pixel_addr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/pixel_addr1_reg[2]/Q
                         net (fo=24, routed)          0.259     1.880    display/ram0/RAM_reg_1_11_0[2]
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.875     2.033    display/ram0/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/CLKARDCLK
                         clock pessimism             -0.479     1.555    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.738    display/ram0/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 display/pixel_addr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_0_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.285%)  route 0.259ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.567     1.480    display/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  display/pixel_addr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/pixel_addr1_reg[3]/Q
                         net (fo=24, routed)          0.259     1.880    display/ram0/RAM_reg_1_11_0[3]
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.875     2.033    display/ram0/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/CLKARDCLK
                         clock pessimism             -0.479     1.555    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.738    display/ram0/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 display/pixel_addr1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_0_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.285%)  route 0.259ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.567     1.480    display/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  display/pixel_addr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/pixel_addr1_reg[5]/Q
                         net (fo=24, routed)          0.259     1.880    display/ram0/RAM_reg_1_11_0[5]
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.875     2.033    display/ram0/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/CLKARDCLK
                         clock pessimism             -0.479     1.555    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.738    display/ram0/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 display/pixel_addr1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.567     1.480    display/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  display/pixel_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  display/pixel_addr1_reg[1]/Q
                         net (fo=24, routed)          0.261     1.882    display/ram0/RAM_reg_1_11_0[1]
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.875     2.033    display/ram0/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/CLKARDCLK
                         clock pessimism             -0.479     1.555    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.738    display/ram0/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 display/pixel_addr1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display/ram0/RAM_reg_0_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.565     1.478    display/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  display/pixel_addr1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/pixel_addr1_reg[11]/Q
                         net (fo=24, routed)          0.266     1.885    display/ram0/RAM_reg_1_11_0[11]
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3546, routed)        0.875     2.033    display/ram0/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  display/ram0/RAM_reg_0_1/CLKARDCLK
                         clock pessimism             -0.479     1.555    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.738    display/ram0/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y8   game/ram0/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4   display/ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4   display/ram0/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2   display/ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2   display/ram0/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2   display/ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2   display/ram0/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4   display/ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4   display/ram0/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5   display/ram0/RAM_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y91  db0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y91  db0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y91  db0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y91  db0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y93  db0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y94  db0/counter_reg[13]/C



