Active-HDL 13.0.376.8320 2022-11-18 11:41:46

Elaboration top modules:
Architecture                  rtl(sum_v1)


-----------------------------------------------------------------------------------------------
Entity   | Architecture | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
sum_v1   | rtl          | homework_52 |      | 13.0.376.8320 (Windows64) | -O3 -2019
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
VHDL Package            | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
standard                | std         |      |                           | <unavailable>
TEXTIO                  | std         |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164          | ieee        |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD             | ieee        |      | 13.0.376.8320 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------------
homework_52             | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
-----------------------------------------------------------------------------------------------
