set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 80 }
set C_modelArgList {
	{ kernel_data_V_3_0 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_1 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_2 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_3 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_4 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_5 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_6 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_7 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_8 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_9 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_10 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_11 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_12 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_13 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_14 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_15 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_16 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_17 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_18 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_19 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_20 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_21 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_22 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_23 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_24 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_25 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_26 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_27 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_28 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_29 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_30 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_31 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_32 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_33 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_34 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_35 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_36 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_37 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_38 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_39 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_40 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_41 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_42 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_43 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_44 int 8 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_3_0", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_2", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_3", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_4", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_5", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_6", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_7", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_8", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_9", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_10", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_11", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_12", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_13", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_14", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_15", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_16", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_17", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_18", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_19", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_20", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_21", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_22", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_23", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_24", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_25", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_26", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_27", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_28", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_29", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_30", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_31", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_32", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_33", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_34", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_35", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_36", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_37", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_38", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_39", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_40", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_41", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_42", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_43", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_44", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 80} ]}
# RTL Port declarations: 
set portNum 61
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_3_0 sc_in sc_lv 8 signal 0 } 
	{ kernel_data_V_3_1 sc_in sc_lv 8 signal 1 } 
	{ kernel_data_V_3_2 sc_in sc_lv 8 signal 2 } 
	{ kernel_data_V_3_3 sc_in sc_lv 8 signal 3 } 
	{ kernel_data_V_3_4 sc_in sc_lv 8 signal 4 } 
	{ kernel_data_V_3_5 sc_in sc_lv 8 signal 5 } 
	{ kernel_data_V_3_6 sc_in sc_lv 8 signal 6 } 
	{ kernel_data_V_3_7 sc_in sc_lv 8 signal 7 } 
	{ kernel_data_V_3_8 sc_in sc_lv 8 signal 8 } 
	{ kernel_data_V_3_9 sc_in sc_lv 8 signal 9 } 
	{ kernel_data_V_3_10 sc_in sc_lv 8 signal 10 } 
	{ kernel_data_V_3_11 sc_in sc_lv 8 signal 11 } 
	{ kernel_data_V_3_12 sc_in sc_lv 8 signal 12 } 
	{ kernel_data_V_3_13 sc_in sc_lv 8 signal 13 } 
	{ kernel_data_V_3_14 sc_in sc_lv 8 signal 14 } 
	{ kernel_data_V_3_15 sc_in sc_lv 8 signal 15 } 
	{ kernel_data_V_3_16 sc_in sc_lv 8 signal 16 } 
	{ kernel_data_V_3_17 sc_in sc_lv 8 signal 17 } 
	{ kernel_data_V_3_18 sc_in sc_lv 8 signal 18 } 
	{ kernel_data_V_3_19 sc_in sc_lv 8 signal 19 } 
	{ kernel_data_V_3_20 sc_in sc_lv 8 signal 20 } 
	{ kernel_data_V_3_21 sc_in sc_lv 8 signal 21 } 
	{ kernel_data_V_3_22 sc_in sc_lv 8 signal 22 } 
	{ kernel_data_V_3_23 sc_in sc_lv 8 signal 23 } 
	{ kernel_data_V_3_24 sc_in sc_lv 8 signal 24 } 
	{ kernel_data_V_3_25 sc_in sc_lv 8 signal 25 } 
	{ kernel_data_V_3_26 sc_in sc_lv 8 signal 26 } 
	{ kernel_data_V_3_27 sc_in sc_lv 8 signal 27 } 
	{ kernel_data_V_3_28 sc_in sc_lv 8 signal 28 } 
	{ kernel_data_V_3_29 sc_in sc_lv 8 signal 29 } 
	{ kernel_data_V_3_30 sc_in sc_lv 8 signal 30 } 
	{ kernel_data_V_3_31 sc_in sc_lv 8 signal 31 } 
	{ kernel_data_V_3_32 sc_in sc_lv 8 signal 32 } 
	{ kernel_data_V_3_33 sc_in sc_lv 8 signal 33 } 
	{ kernel_data_V_3_34 sc_in sc_lv 8 signal 34 } 
	{ kernel_data_V_3_35 sc_in sc_lv 8 signal 35 } 
	{ kernel_data_V_3_36 sc_in sc_lv 8 signal 36 } 
	{ kernel_data_V_3_37 sc_in sc_lv 8 signal 37 } 
	{ kernel_data_V_3_38 sc_in sc_lv 8 signal 38 } 
	{ kernel_data_V_3_39 sc_in sc_lv 8 signal 39 } 
	{ kernel_data_V_3_40 sc_in sc_lv 8 signal 40 } 
	{ kernel_data_V_3_41 sc_in sc_lv 8 signal 41 } 
	{ kernel_data_V_3_42 sc_in sc_lv 8 signal 42 } 
	{ kernel_data_V_3_43 sc_in sc_lv 8 signal 43 } 
	{ kernel_data_V_3_44 sc_in sc_lv 8 signal 44 } 
	{ ap_return_0 sc_out sc_lv 8 signal -1 } 
	{ ap_return_1 sc_out sc_lv 8 signal -1 } 
	{ ap_return_2 sc_out sc_lv 8 signal -1 } 
	{ ap_return_3 sc_out sc_lv 8 signal -1 } 
	{ ap_return_4 sc_out sc_lv 8 signal -1 } 
	{ ap_return_5 sc_out sc_lv 8 signal -1 } 
	{ ap_return_6 sc_out sc_lv 8 signal -1 } 
	{ ap_return_7 sc_out sc_lv 8 signal -1 } 
	{ ap_return_8 sc_out sc_lv 8 signal -1 } 
	{ ap_return_9 sc_out sc_lv 8 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_2", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_3", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_4", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_5", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_6", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_7", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_8", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_9", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_10", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_11", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_12", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_13", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_14", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_15", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_16", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_17", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_18", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_19", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_20", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_21", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_22", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_23", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_24", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_25", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_26", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_27", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_28", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_29", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_30", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_31", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_32", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_33", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_34", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_35", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_35", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_36", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_36", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_37", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_37", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_38", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_38", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_39", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_39", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_40", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_40", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_41", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_41", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_42", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_42", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_43", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_43", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_44", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_44", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }} , 
 	{ "name": "ap_return_8", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_8", "role": "default" }} , 
 	{ "name": "ap_return_9", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_9", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "452", "EstimateLatencyMax" : "453",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_36", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_37", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_38", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_39", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_40", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_41", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_42", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_43", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_44", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_104_8_1_1_U175", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0 {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_3_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_35 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_36 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_37 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_38 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_39 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_40 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_41 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_42 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_43 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_44 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "452", "Max" : "453"}
	, {"Name" : "Interval", "Min" : "450", "Max" : "450"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_3_0 { ap_none {  { kernel_data_V_3_0 in_data 0 8 } } }
	kernel_data_V_3_1 { ap_none {  { kernel_data_V_3_1 in_data 0 8 } } }
	kernel_data_V_3_2 { ap_none {  { kernel_data_V_3_2 in_data 0 8 } } }
	kernel_data_V_3_3 { ap_none {  { kernel_data_V_3_3 in_data 0 8 } } }
	kernel_data_V_3_4 { ap_none {  { kernel_data_V_3_4 in_data 0 8 } } }
	kernel_data_V_3_5 { ap_none {  { kernel_data_V_3_5 in_data 0 8 } } }
	kernel_data_V_3_6 { ap_none {  { kernel_data_V_3_6 in_data 0 8 } } }
	kernel_data_V_3_7 { ap_none {  { kernel_data_V_3_7 in_data 0 8 } } }
	kernel_data_V_3_8 { ap_none {  { kernel_data_V_3_8 in_data 0 8 } } }
	kernel_data_V_3_9 { ap_none {  { kernel_data_V_3_9 in_data 0 8 } } }
	kernel_data_V_3_10 { ap_none {  { kernel_data_V_3_10 in_data 0 8 } } }
	kernel_data_V_3_11 { ap_none {  { kernel_data_V_3_11 in_data 0 8 } } }
	kernel_data_V_3_12 { ap_none {  { kernel_data_V_3_12 in_data 0 8 } } }
	kernel_data_V_3_13 { ap_none {  { kernel_data_V_3_13 in_data 0 8 } } }
	kernel_data_V_3_14 { ap_none {  { kernel_data_V_3_14 in_data 0 8 } } }
	kernel_data_V_3_15 { ap_none {  { kernel_data_V_3_15 in_data 0 8 } } }
	kernel_data_V_3_16 { ap_none {  { kernel_data_V_3_16 in_data 0 8 } } }
	kernel_data_V_3_17 { ap_none {  { kernel_data_V_3_17 in_data 0 8 } } }
	kernel_data_V_3_18 { ap_none {  { kernel_data_V_3_18 in_data 0 8 } } }
	kernel_data_V_3_19 { ap_none {  { kernel_data_V_3_19 in_data 0 8 } } }
	kernel_data_V_3_20 { ap_none {  { kernel_data_V_3_20 in_data 0 8 } } }
	kernel_data_V_3_21 { ap_none {  { kernel_data_V_3_21 in_data 0 8 } } }
	kernel_data_V_3_22 { ap_none {  { kernel_data_V_3_22 in_data 0 8 } } }
	kernel_data_V_3_23 { ap_none {  { kernel_data_V_3_23 in_data 0 8 } } }
	kernel_data_V_3_24 { ap_none {  { kernel_data_V_3_24 in_data 0 8 } } }
	kernel_data_V_3_25 { ap_none {  { kernel_data_V_3_25 in_data 0 8 } } }
	kernel_data_V_3_26 { ap_none {  { kernel_data_V_3_26 in_data 0 8 } } }
	kernel_data_V_3_27 { ap_none {  { kernel_data_V_3_27 in_data 0 8 } } }
	kernel_data_V_3_28 { ap_none {  { kernel_data_V_3_28 in_data 0 8 } } }
	kernel_data_V_3_29 { ap_none {  { kernel_data_V_3_29 in_data 0 8 } } }
	kernel_data_V_3_30 { ap_none {  { kernel_data_V_3_30 in_data 0 8 } } }
	kernel_data_V_3_31 { ap_none {  { kernel_data_V_3_31 in_data 0 8 } } }
	kernel_data_V_3_32 { ap_none {  { kernel_data_V_3_32 in_data 0 8 } } }
	kernel_data_V_3_33 { ap_none {  { kernel_data_V_3_33 in_data 0 8 } } }
	kernel_data_V_3_34 { ap_none {  { kernel_data_V_3_34 in_data 0 8 } } }
	kernel_data_V_3_35 { ap_none {  { kernel_data_V_3_35 in_data 0 8 } } }
	kernel_data_V_3_36 { ap_none {  { kernel_data_V_3_36 in_data 0 8 } } }
	kernel_data_V_3_37 { ap_none {  { kernel_data_V_3_37 in_data 0 8 } } }
	kernel_data_V_3_38 { ap_none {  { kernel_data_V_3_38 in_data 0 8 } } }
	kernel_data_V_3_39 { ap_none {  { kernel_data_V_3_39 in_data 0 8 } } }
	kernel_data_V_3_40 { ap_none {  { kernel_data_V_3_40 in_data 0 8 } } }
	kernel_data_V_3_41 { ap_none {  { kernel_data_V_3_41 in_data 0 8 } } }
	kernel_data_V_3_42 { ap_none {  { kernel_data_V_3_42 in_data 0 8 } } }
	kernel_data_V_3_43 { ap_none {  { kernel_data_V_3_43 in_data 0 8 } } }
	kernel_data_V_3_44 { ap_none {  { kernel_data_V_3_44 in_data 0 8 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 80 }
set C_modelArgList {
	{ kernel_data_V_3_0 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_1 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_2 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_3 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_4 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_5 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_6 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_7 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_8 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_9 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_10 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_11 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_12 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_13 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_14 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_15 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_16 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_17 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_18 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_19 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_20 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_21 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_22 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_23 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_24 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_25 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_26 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_27 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_28 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_29 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_30 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_31 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_32 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_33 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_34 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_35 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_36 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_37 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_38 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_39 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_40 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_41 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_42 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_43 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_44 int 8 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_3_0", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_2", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_3", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_4", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_5", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_6", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_7", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_8", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_9", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_10", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_11", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_12", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_13", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_14", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_15", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_16", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_17", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_18", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_19", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_20", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_21", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_22", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_23", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_24", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_25", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_26", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_27", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_28", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_29", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_30", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_31", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_32", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_33", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_34", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_35", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_36", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_37", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_38", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_39", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_40", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_41", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_42", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_43", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_44", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 80} ]}
# RTL Port declarations: 
set portNum 61
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_3_0 sc_in sc_lv 8 signal 0 } 
	{ kernel_data_V_3_1 sc_in sc_lv 8 signal 1 } 
	{ kernel_data_V_3_2 sc_in sc_lv 8 signal 2 } 
	{ kernel_data_V_3_3 sc_in sc_lv 8 signal 3 } 
	{ kernel_data_V_3_4 sc_in sc_lv 8 signal 4 } 
	{ kernel_data_V_3_5 sc_in sc_lv 8 signal 5 } 
	{ kernel_data_V_3_6 sc_in sc_lv 8 signal 6 } 
	{ kernel_data_V_3_7 sc_in sc_lv 8 signal 7 } 
	{ kernel_data_V_3_8 sc_in sc_lv 8 signal 8 } 
	{ kernel_data_V_3_9 sc_in sc_lv 8 signal 9 } 
	{ kernel_data_V_3_10 sc_in sc_lv 8 signal 10 } 
	{ kernel_data_V_3_11 sc_in sc_lv 8 signal 11 } 
	{ kernel_data_V_3_12 sc_in sc_lv 8 signal 12 } 
	{ kernel_data_V_3_13 sc_in sc_lv 8 signal 13 } 
	{ kernel_data_V_3_14 sc_in sc_lv 8 signal 14 } 
	{ kernel_data_V_3_15 sc_in sc_lv 8 signal 15 } 
	{ kernel_data_V_3_16 sc_in sc_lv 8 signal 16 } 
	{ kernel_data_V_3_17 sc_in sc_lv 8 signal 17 } 
	{ kernel_data_V_3_18 sc_in sc_lv 8 signal 18 } 
	{ kernel_data_V_3_19 sc_in sc_lv 8 signal 19 } 
	{ kernel_data_V_3_20 sc_in sc_lv 8 signal 20 } 
	{ kernel_data_V_3_21 sc_in sc_lv 8 signal 21 } 
	{ kernel_data_V_3_22 sc_in sc_lv 8 signal 22 } 
	{ kernel_data_V_3_23 sc_in sc_lv 8 signal 23 } 
	{ kernel_data_V_3_24 sc_in sc_lv 8 signal 24 } 
	{ kernel_data_V_3_25 sc_in sc_lv 8 signal 25 } 
	{ kernel_data_V_3_26 sc_in sc_lv 8 signal 26 } 
	{ kernel_data_V_3_27 sc_in sc_lv 8 signal 27 } 
	{ kernel_data_V_3_28 sc_in sc_lv 8 signal 28 } 
	{ kernel_data_V_3_29 sc_in sc_lv 8 signal 29 } 
	{ kernel_data_V_3_30 sc_in sc_lv 8 signal 30 } 
	{ kernel_data_V_3_31 sc_in sc_lv 8 signal 31 } 
	{ kernel_data_V_3_32 sc_in sc_lv 8 signal 32 } 
	{ kernel_data_V_3_33 sc_in sc_lv 8 signal 33 } 
	{ kernel_data_V_3_34 sc_in sc_lv 8 signal 34 } 
	{ kernel_data_V_3_35 sc_in sc_lv 8 signal 35 } 
	{ kernel_data_V_3_36 sc_in sc_lv 8 signal 36 } 
	{ kernel_data_V_3_37 sc_in sc_lv 8 signal 37 } 
	{ kernel_data_V_3_38 sc_in sc_lv 8 signal 38 } 
	{ kernel_data_V_3_39 sc_in sc_lv 8 signal 39 } 
	{ kernel_data_V_3_40 sc_in sc_lv 8 signal 40 } 
	{ kernel_data_V_3_41 sc_in sc_lv 8 signal 41 } 
	{ kernel_data_V_3_42 sc_in sc_lv 8 signal 42 } 
	{ kernel_data_V_3_43 sc_in sc_lv 8 signal 43 } 
	{ kernel_data_V_3_44 sc_in sc_lv 8 signal 44 } 
	{ ap_return_0 sc_out sc_lv 8 signal -1 } 
	{ ap_return_1 sc_out sc_lv 8 signal -1 } 
	{ ap_return_2 sc_out sc_lv 8 signal -1 } 
	{ ap_return_3 sc_out sc_lv 8 signal -1 } 
	{ ap_return_4 sc_out sc_lv 8 signal -1 } 
	{ ap_return_5 sc_out sc_lv 8 signal -1 } 
	{ ap_return_6 sc_out sc_lv 8 signal -1 } 
	{ ap_return_7 sc_out sc_lv 8 signal -1 } 
	{ ap_return_8 sc_out sc_lv 8 signal -1 } 
	{ ap_return_9 sc_out sc_lv 8 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_2", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_3", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_4", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_5", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_6", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_7", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_8", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_9", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_10", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_11", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_12", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_13", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_14", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_15", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_16", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_17", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_18", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_19", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_20", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_21", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_22", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_23", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_24", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_25", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_26", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_27", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_28", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_29", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_30", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_31", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_32", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_33", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_34", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_35", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_35", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_36", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_36", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_37", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_37", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_38", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_38", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_39", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_39", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_40", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_40", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_41", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_41", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_42", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_42", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_43", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_43", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_44", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_44", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }} , 
 	{ "name": "ap_return_8", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_8", "role": "default" }} , 
 	{ "name": "ap_return_9", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_9", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "452", "EstimateLatencyMax" : "453",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_36", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_37", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_38", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_39", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_40", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_41", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_42", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_43", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_44", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_104_8_1_1_U175", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0 {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_3_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_35 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_36 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_37 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_38 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_39 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_40 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_41 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_42 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_43 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_44 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "452", "Max" : "453"}
	, {"Name" : "Interval", "Min" : "450", "Max" : "450"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_3_0 { ap_none {  { kernel_data_V_3_0 in_data 0 8 } } }
	kernel_data_V_3_1 { ap_none {  { kernel_data_V_3_1 in_data 0 8 } } }
	kernel_data_V_3_2 { ap_none {  { kernel_data_V_3_2 in_data 0 8 } } }
	kernel_data_V_3_3 { ap_none {  { kernel_data_V_3_3 in_data 0 8 } } }
	kernel_data_V_3_4 { ap_none {  { kernel_data_V_3_4 in_data 0 8 } } }
	kernel_data_V_3_5 { ap_none {  { kernel_data_V_3_5 in_data 0 8 } } }
	kernel_data_V_3_6 { ap_none {  { kernel_data_V_3_6 in_data 0 8 } } }
	kernel_data_V_3_7 { ap_none {  { kernel_data_V_3_7 in_data 0 8 } } }
	kernel_data_V_3_8 { ap_none {  { kernel_data_V_3_8 in_data 0 8 } } }
	kernel_data_V_3_9 { ap_none {  { kernel_data_V_3_9 in_data 0 8 } } }
	kernel_data_V_3_10 { ap_none {  { kernel_data_V_3_10 in_data 0 8 } } }
	kernel_data_V_3_11 { ap_none {  { kernel_data_V_3_11 in_data 0 8 } } }
	kernel_data_V_3_12 { ap_none {  { kernel_data_V_3_12 in_data 0 8 } } }
	kernel_data_V_3_13 { ap_none {  { kernel_data_V_3_13 in_data 0 8 } } }
	kernel_data_V_3_14 { ap_none {  { kernel_data_V_3_14 in_data 0 8 } } }
	kernel_data_V_3_15 { ap_none {  { kernel_data_V_3_15 in_data 0 8 } } }
	kernel_data_V_3_16 { ap_none {  { kernel_data_V_3_16 in_data 0 8 } } }
	kernel_data_V_3_17 { ap_none {  { kernel_data_V_3_17 in_data 0 8 } } }
	kernel_data_V_3_18 { ap_none {  { kernel_data_V_3_18 in_data 0 8 } } }
	kernel_data_V_3_19 { ap_none {  { kernel_data_V_3_19 in_data 0 8 } } }
	kernel_data_V_3_20 { ap_none {  { kernel_data_V_3_20 in_data 0 8 } } }
	kernel_data_V_3_21 { ap_none {  { kernel_data_V_3_21 in_data 0 8 } } }
	kernel_data_V_3_22 { ap_none {  { kernel_data_V_3_22 in_data 0 8 } } }
	kernel_data_V_3_23 { ap_none {  { kernel_data_V_3_23 in_data 0 8 } } }
	kernel_data_V_3_24 { ap_none {  { kernel_data_V_3_24 in_data 0 8 } } }
	kernel_data_V_3_25 { ap_none {  { kernel_data_V_3_25 in_data 0 8 } } }
	kernel_data_V_3_26 { ap_none {  { kernel_data_V_3_26 in_data 0 8 } } }
	kernel_data_V_3_27 { ap_none {  { kernel_data_V_3_27 in_data 0 8 } } }
	kernel_data_V_3_28 { ap_none {  { kernel_data_V_3_28 in_data 0 8 } } }
	kernel_data_V_3_29 { ap_none {  { kernel_data_V_3_29 in_data 0 8 } } }
	kernel_data_V_3_30 { ap_none {  { kernel_data_V_3_30 in_data 0 8 } } }
	kernel_data_V_3_31 { ap_none {  { kernel_data_V_3_31 in_data 0 8 } } }
	kernel_data_V_3_32 { ap_none {  { kernel_data_V_3_32 in_data 0 8 } } }
	kernel_data_V_3_33 { ap_none {  { kernel_data_V_3_33 in_data 0 8 } } }
	kernel_data_V_3_34 { ap_none {  { kernel_data_V_3_34 in_data 0 8 } } }
	kernel_data_V_3_35 { ap_none {  { kernel_data_V_3_35 in_data 0 8 } } }
	kernel_data_V_3_36 { ap_none {  { kernel_data_V_3_36 in_data 0 8 } } }
	kernel_data_V_3_37 { ap_none {  { kernel_data_V_3_37 in_data 0 8 } } }
	kernel_data_V_3_38 { ap_none {  { kernel_data_V_3_38 in_data 0 8 } } }
	kernel_data_V_3_39 { ap_none {  { kernel_data_V_3_39 in_data 0 8 } } }
	kernel_data_V_3_40 { ap_none {  { kernel_data_V_3_40 in_data 0 8 } } }
	kernel_data_V_3_41 { ap_none {  { kernel_data_V_3_41 in_data 0 8 } } }
	kernel_data_V_3_42 { ap_none {  { kernel_data_V_3_42 in_data 0 8 } } }
	kernel_data_V_3_43 { ap_none {  { kernel_data_V_3_43 in_data 0 8 } } }
	kernel_data_V_3_44 { ap_none {  { kernel_data_V_3_44 in_data 0 8 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 80 }
set C_modelArgList {
	{ kernel_data_V_3_0 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_1 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_2 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_3 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_4 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_5 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_6 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_7 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_8 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_9 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_10 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_11 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_12 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_13 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_14 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_15 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_16 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_17 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_18 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_19 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_20 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_21 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_22 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_23 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_24 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_25 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_26 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_27 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_28 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_29 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_30 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_31 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_32 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_33 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_34 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_35 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_36 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_37 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_38 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_39 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_40 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_41 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_42 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_43 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_44 int 8 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_3_0", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_2", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_3", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_4", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_5", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_6", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_7", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_8", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_9", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_10", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_11", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_12", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_13", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_14", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_15", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_16", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_17", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_18", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_19", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_20", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_21", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_22", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_23", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_24", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_25", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_26", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_27", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_28", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_29", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_30", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_31", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_32", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_33", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_34", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_35", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_36", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_37", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_38", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_39", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_40", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_41", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_42", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_43", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_44", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 80} ]}
# RTL Port declarations: 
set portNum 61
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_3_0 sc_in sc_lv 8 signal 0 } 
	{ kernel_data_V_3_1 sc_in sc_lv 8 signal 1 } 
	{ kernel_data_V_3_2 sc_in sc_lv 8 signal 2 } 
	{ kernel_data_V_3_3 sc_in sc_lv 8 signal 3 } 
	{ kernel_data_V_3_4 sc_in sc_lv 8 signal 4 } 
	{ kernel_data_V_3_5 sc_in sc_lv 8 signal 5 } 
	{ kernel_data_V_3_6 sc_in sc_lv 8 signal 6 } 
	{ kernel_data_V_3_7 sc_in sc_lv 8 signal 7 } 
	{ kernel_data_V_3_8 sc_in sc_lv 8 signal 8 } 
	{ kernel_data_V_3_9 sc_in sc_lv 8 signal 9 } 
	{ kernel_data_V_3_10 sc_in sc_lv 8 signal 10 } 
	{ kernel_data_V_3_11 sc_in sc_lv 8 signal 11 } 
	{ kernel_data_V_3_12 sc_in sc_lv 8 signal 12 } 
	{ kernel_data_V_3_13 sc_in sc_lv 8 signal 13 } 
	{ kernel_data_V_3_14 sc_in sc_lv 8 signal 14 } 
	{ kernel_data_V_3_15 sc_in sc_lv 8 signal 15 } 
	{ kernel_data_V_3_16 sc_in sc_lv 8 signal 16 } 
	{ kernel_data_V_3_17 sc_in sc_lv 8 signal 17 } 
	{ kernel_data_V_3_18 sc_in sc_lv 8 signal 18 } 
	{ kernel_data_V_3_19 sc_in sc_lv 8 signal 19 } 
	{ kernel_data_V_3_20 sc_in sc_lv 8 signal 20 } 
	{ kernel_data_V_3_21 sc_in sc_lv 8 signal 21 } 
	{ kernel_data_V_3_22 sc_in sc_lv 8 signal 22 } 
	{ kernel_data_V_3_23 sc_in sc_lv 8 signal 23 } 
	{ kernel_data_V_3_24 sc_in sc_lv 8 signal 24 } 
	{ kernel_data_V_3_25 sc_in sc_lv 8 signal 25 } 
	{ kernel_data_V_3_26 sc_in sc_lv 8 signal 26 } 
	{ kernel_data_V_3_27 sc_in sc_lv 8 signal 27 } 
	{ kernel_data_V_3_28 sc_in sc_lv 8 signal 28 } 
	{ kernel_data_V_3_29 sc_in sc_lv 8 signal 29 } 
	{ kernel_data_V_3_30 sc_in sc_lv 8 signal 30 } 
	{ kernel_data_V_3_31 sc_in sc_lv 8 signal 31 } 
	{ kernel_data_V_3_32 sc_in sc_lv 8 signal 32 } 
	{ kernel_data_V_3_33 sc_in sc_lv 8 signal 33 } 
	{ kernel_data_V_3_34 sc_in sc_lv 8 signal 34 } 
	{ kernel_data_V_3_35 sc_in sc_lv 8 signal 35 } 
	{ kernel_data_V_3_36 sc_in sc_lv 8 signal 36 } 
	{ kernel_data_V_3_37 sc_in sc_lv 8 signal 37 } 
	{ kernel_data_V_3_38 sc_in sc_lv 8 signal 38 } 
	{ kernel_data_V_3_39 sc_in sc_lv 8 signal 39 } 
	{ kernel_data_V_3_40 sc_in sc_lv 8 signal 40 } 
	{ kernel_data_V_3_41 sc_in sc_lv 8 signal 41 } 
	{ kernel_data_V_3_42 sc_in sc_lv 8 signal 42 } 
	{ kernel_data_V_3_43 sc_in sc_lv 8 signal 43 } 
	{ kernel_data_V_3_44 sc_in sc_lv 8 signal 44 } 
	{ ap_return_0 sc_out sc_lv 8 signal -1 } 
	{ ap_return_1 sc_out sc_lv 8 signal -1 } 
	{ ap_return_2 sc_out sc_lv 8 signal -1 } 
	{ ap_return_3 sc_out sc_lv 8 signal -1 } 
	{ ap_return_4 sc_out sc_lv 8 signal -1 } 
	{ ap_return_5 sc_out sc_lv 8 signal -1 } 
	{ ap_return_6 sc_out sc_lv 8 signal -1 } 
	{ ap_return_7 sc_out sc_lv 8 signal -1 } 
	{ ap_return_8 sc_out sc_lv 8 signal -1 } 
	{ ap_return_9 sc_out sc_lv 8 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_2", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_3", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_4", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_5", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_6", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_7", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_8", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_9", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_10", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_11", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_12", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_13", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_14", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_15", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_16", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_17", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_18", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_19", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_20", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_21", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_22", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_23", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_24", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_25", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_26", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_27", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_28", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_29", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_30", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_31", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_32", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_33", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_34", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_35", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_35", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_36", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_36", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_37", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_37", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_38", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_38", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_39", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_39", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_40", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_40", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_41", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_41", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_42", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_42", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_43", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_43", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_44", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_3_44", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }} , 
 	{ "name": "ap_return_8", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_8", "role": "default" }} , 
 	{ "name": "ap_return_9", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_9", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "452", "EstimateLatencyMax" : "453",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_36", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_37", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_38", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_39", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_40", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_41", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_42", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_43", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_44", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_104_8_1_1_U175", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0 {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_3_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_35 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_36 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_37 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_38 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_39 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_40 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_41 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_42 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_43 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_44 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "452", "Max" : "453"}
	, {"Name" : "Interval", "Min" : "450", "Max" : "450"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_3_0 { ap_none {  { kernel_data_V_3_0 in_data 0 8 } } }
	kernel_data_V_3_1 { ap_none {  { kernel_data_V_3_1 in_data 0 8 } } }
	kernel_data_V_3_2 { ap_none {  { kernel_data_V_3_2 in_data 0 8 } } }
	kernel_data_V_3_3 { ap_none {  { kernel_data_V_3_3 in_data 0 8 } } }
	kernel_data_V_3_4 { ap_none {  { kernel_data_V_3_4 in_data 0 8 } } }
	kernel_data_V_3_5 { ap_none {  { kernel_data_V_3_5 in_data 0 8 } } }
	kernel_data_V_3_6 { ap_none {  { kernel_data_V_3_6 in_data 0 8 } } }
	kernel_data_V_3_7 { ap_none {  { kernel_data_V_3_7 in_data 0 8 } } }
	kernel_data_V_3_8 { ap_none {  { kernel_data_V_3_8 in_data 0 8 } } }
	kernel_data_V_3_9 { ap_none {  { kernel_data_V_3_9 in_data 0 8 } } }
	kernel_data_V_3_10 { ap_none {  { kernel_data_V_3_10 in_data 0 8 } } }
	kernel_data_V_3_11 { ap_none {  { kernel_data_V_3_11 in_data 0 8 } } }
	kernel_data_V_3_12 { ap_none {  { kernel_data_V_3_12 in_data 0 8 } } }
	kernel_data_V_3_13 { ap_none {  { kernel_data_V_3_13 in_data 0 8 } } }
	kernel_data_V_3_14 { ap_none {  { kernel_data_V_3_14 in_data 0 8 } } }
	kernel_data_V_3_15 { ap_none {  { kernel_data_V_3_15 in_data 0 8 } } }
	kernel_data_V_3_16 { ap_none {  { kernel_data_V_3_16 in_data 0 8 } } }
	kernel_data_V_3_17 { ap_none {  { kernel_data_V_3_17 in_data 0 8 } } }
	kernel_data_V_3_18 { ap_none {  { kernel_data_V_3_18 in_data 0 8 } } }
	kernel_data_V_3_19 { ap_none {  { kernel_data_V_3_19 in_data 0 8 } } }
	kernel_data_V_3_20 { ap_none {  { kernel_data_V_3_20 in_data 0 8 } } }
	kernel_data_V_3_21 { ap_none {  { kernel_data_V_3_21 in_data 0 8 } } }
	kernel_data_V_3_22 { ap_none {  { kernel_data_V_3_22 in_data 0 8 } } }
	kernel_data_V_3_23 { ap_none {  { kernel_data_V_3_23 in_data 0 8 } } }
	kernel_data_V_3_24 { ap_none {  { kernel_data_V_3_24 in_data 0 8 } } }
	kernel_data_V_3_25 { ap_none {  { kernel_data_V_3_25 in_data 0 8 } } }
	kernel_data_V_3_26 { ap_none {  { kernel_data_V_3_26 in_data 0 8 } } }
	kernel_data_V_3_27 { ap_none {  { kernel_data_V_3_27 in_data 0 8 } } }
	kernel_data_V_3_28 { ap_none {  { kernel_data_V_3_28 in_data 0 8 } } }
	kernel_data_V_3_29 { ap_none {  { kernel_data_V_3_29 in_data 0 8 } } }
	kernel_data_V_3_30 { ap_none {  { kernel_data_V_3_30 in_data 0 8 } } }
	kernel_data_V_3_31 { ap_none {  { kernel_data_V_3_31 in_data 0 8 } } }
	kernel_data_V_3_32 { ap_none {  { kernel_data_V_3_32 in_data 0 8 } } }
	kernel_data_V_3_33 { ap_none {  { kernel_data_V_3_33 in_data 0 8 } } }
	kernel_data_V_3_34 { ap_none {  { kernel_data_V_3_34 in_data 0 8 } } }
	kernel_data_V_3_35 { ap_none {  { kernel_data_V_3_35 in_data 0 8 } } }
	kernel_data_V_3_36 { ap_none {  { kernel_data_V_3_36 in_data 0 8 } } }
	kernel_data_V_3_37 { ap_none {  { kernel_data_V_3_37 in_data 0 8 } } }
	kernel_data_V_3_38 { ap_none {  { kernel_data_V_3_38 in_data 0 8 } } }
	kernel_data_V_3_39 { ap_none {  { kernel_data_V_3_39 in_data 0 8 } } }
	kernel_data_V_3_40 { ap_none {  { kernel_data_V_3_40 in_data 0 8 } } }
	kernel_data_V_3_41 { ap_none {  { kernel_data_V_3_41 in_data 0 8 } } }
	kernel_data_V_3_42 { ap_none {  { kernel_data_V_3_42 in_data 0 8 } } }
	kernel_data_V_3_43 { ap_none {  { kernel_data_V_3_43 in_data 0 8 } } }
	kernel_data_V_3_44 { ap_none {  { kernel_data_V_3_44 in_data 0 8 } } }
}
