#Add other command line options here
+libext+.v
+incdir+rtl+sim
+incdir+${NYSA}/verilog
+incdir+${NYSA}/verilog/wishbone/slave/wb_sdram/rtl
#+incdir+/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src

#Use the NYSA keyword to point to the nysa-verilog base directory

${NYSA}/verilog/sim/wishbone/interconnect/example_2port_interconnect/wishbone_interconnect.v
#${NYSA}/verilog/wishbone/slave/device_rom_table/device_rom_table.v
${NYSA}/verilog/wishbone/master/wishbone_master.v

#The generic directory contains a lot of non-platform specific verilog code
#${NYSA}/verilog/generic/<some name here>.v

#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/STARTUP_SPARTAN6.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/BUFG.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/ODDR2.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/PLL_BASE.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/PLL_ADV.v


${NYSA}/verilog/generic/ppfifo.v
${NYSA}/verilog/generic/blk_mem.v
${NYSA}/verilog/generic/cross_clock_enable.v
${NYSA}/verilog/generic/cross_clock_strobe.v

#SDRAM
${NYSA}/verilog/generic/bram.v
${NYSA}/verilog/wishbone/slave/wb_bram/rtl/wb_bram.v

${NYSA}/verilog/wishbone/common/wb_ppfifo_2_mem/rtl/wb_ppfifo_2_mem.v

rtl/nes_hci.v
rtl/cart/cart.v

rtl/cmn/block_ram/dual_port_ram_sync.v
rtl/cmn/block_ram/single_port_ram_sync.v

rtl/cmn/fifo/fifo.v

#rtl/cmn/uart/uart_baud_clk.v
#rtl/cmn/uart/uart_rx.v
#rtl/cmn/uart/uart_tx.v
#rtl/cmn/uart/uart.v

rtl/cmn/vga_sync/vga_sync.v

rtl/image_to_ppfifo.v
rtl/cpu/apu/apu.v
rtl/cpu/apu/apu_div.v
rtl/cpu/apu/apu_envelope_generator.v
rtl/cpu/apu/apu_frame_counter.v
rtl/cpu/apu/apu_length_counter.v
rtl/cpu/apu/apu_mixer.v
rtl/cpu/apu/apu_noise.v
rtl/cpu/apu/apu_pulse.v
rtl/cpu/apu/apu_triangle.v

rtl/cpu/cpu.v
rtl/cpu/jp.v
rtl/cpu/rp2a03.v
rtl/cpu/sprdma.v

#rtl/hci/hci.v

rtl/ppu/rgb_generator.v
rtl/ppu/ppu.v
rtl/ppu/ppu_bg.v
rtl/ppu/ppu_ri.v
rtl/ppu/ppu_spr.v
rtl/ppu/ppu_vga.v

#rtl/nes_clkgen.v
rtl/nes_top.v
rtl/vram.v
rtl/wram.v

rtl/wb_fpga_nes.v
sim/arbiter_2_masters.v
sim/wishbone_mem_interconnect.v
sim/tb_wishbone_master.v

