

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>XME0837 User Manual &mdash; Microphase_FPGA_DOC V1.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=ff4c0a58" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=d43430bd"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="&lt;no title&gt;" href="../../CARRIER_BOARD/CARRIER_BOARD.html" />
    <link rel="prev" title="XME0835 Reference Manual" href="../XME0835/XME0835-Reference_Manual.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: none" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Microphase_FPGA_DOC
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">SoM:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../SoM.html">Artix7 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#zynq7000-series">ZYNQ7000 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#zynq-ultrascale-series">Zynq UltraScale+ Series</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../SoM.html#kintex-ultrascale-series">Kintex UltraScale+ Series</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../XME0835/XME0835-Reference_Manual.html"><strong>XME0835 Reference Manual</strong></a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#"><strong>XME0837 User Manual</strong></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#development-environment">Development Environment:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#wechat-official-account">WeChat Official Account:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#overview">●1. Overview</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#board-layout">○Board Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="#resource-features">○Resource Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mechanical-dimensions">○Mechanical Dimensions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#functional-resources">●2. Functional Resources</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#fpga">○FPGA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ddr4">○DDR4</a></li>
<li class="toctree-l4"><a class="reference internal" href="#jtag">○JTAG</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-configuration">○Boot Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#quad-spi-flash">○Quad-SPI Flash</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clock">○Clock</a></li>
<li class="toctree-l4"><a class="reference internal" href="#power-supply">○Power Supply</a></li>
<li class="toctree-l4"><a class="reference internal" href="#led">○LED</a></li>
<li class="toctree-l4"><a class="reference internal" href="#expansion-ports">○Expansion Ports</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#related-documents">●3. Related Documents</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#xme0837">○XME0837</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">CARRIER_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE100/PE100-Reference_Manual.html">PE100 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE300/PE300-Reference_Manual.html">PE300 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE500/PE500-Reference_Manual.html">PE500 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/DEV_XME0726/DEV_XME0726-Reference_Manual.html">DEV_XME0726 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/XPE_ZU100/XPE_ZU100-Reference_Manual.html">XPE_ZU100 Reference Manual</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">DEV_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">Artix7 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html#zynq7000-series">ZYNQ7000 Series</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">About Us:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html">Company Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html#contact-us">Contact Us</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: none" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Microphase_FPGA_DOC</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../SoM.html">Artix7 Series</a></li>
      <li class="breadcrumb-item active"><strong>XME0837 User Manual</strong></li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/SoM/XME0837/XME0837-Reference_Manual.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="xme0837-user-manual">
<h1><strong>XME0837 User Manual</strong><a class="headerlink" href="#xme0837-user-manual" title="Link to this heading"></a></h1>
<p><a class="reference external" href="https://microphase-doc.readthedocs.io/zh-cn/latest/SoM/XME0837/XME0837-Reference_Manual.html">[中文]</a></p>
<section id="development-environment">
<h2>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading"></a></h2>
<p>Xilinx Vivado 2021.1</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-official-account">
<h2>WeChat Official Account:<a class="headerlink" href="#wechat-official-account" title="Link to this heading"></a></h2>
<p><img alt="../../_images/vx2.png" src="../../_images/vx2.png" /></p>
</section>
<section id="overview">
<h2>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h2>
<p>XME0837 is an industrial-grade system module developed by MicroPhase based on the Xilinx Kintex UltraScale+ SoC. It can be customized according to requirements, and customization may require meeting a minimum order quantity. Please contact our sales team for more information: <a class="reference external" href="mailto:sales&#37;&#52;&#48;microphase&#46;cn">sales<span>&#64;</span>microphase<span>&#46;</span>cn</a>.<br />The module integrates 5 pieces of 1GB DDR4, forming an 80-bit data bus with a capacity of 5GB. The data read/write clock frequency between the PS (Processing System) and DDR3 can reach up to 533MHz, with a maximum operating clock speed of 1333MHz (data rate of 2666Mbps), meeting the system’s demand for high-bandwidth data processing. At the same time, the core board integrates 2 pieces of 128MB QSPI FLASH, which can be used as a large-capacity storage device for the system.<br />The core board extends 322 single-ended IOs (configurable as 161 pairs of differential IOs); including 96 HD IOs, configurable as 48 pairs of differential IOs, with adjustable voltage; 226 HP IOs, configurable as 113 pairs of differential IOs, with 95 pairs having adjustable voltage and 18 pairs fixed at 1.8V; it also provides 24 pairs of GTY high-speed RX/TX differential signals and 12 pairs of GTH high-speed RX/TX differential signals. The FPGA pins to the connector traces are designed with equal-length differential processing, with single-ended impedance of 50 ohms and differential impedance of 100 ohms.</p>
<section id="board-layout">
<h3>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading"></a></h3>
<p><img alt="image-20250729111403073" src="../../_images/image-20250729111403073.png" /></p>
</section>
<section id="resource-features">
<h3>○Resource Features<a class="headerlink" href="#resource-features" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>FPGA: Xilinx XCKU15P- 2FFVB1517I</p></li>
<li><p>DDR4: 5GB DDR4 RAM, 80Bit</p></li>
<li><p>Clock: 1 100MHz system single-ended clock<br>
      3 200MHz system differential clocks</p></li>
<li><p>Flash: 2 128MB QSPI Flash</p></li>
<li><p>LED: 1 Power LED, 1 FPGA Done LED</p></li>
<li><p>Transceivers: GTY: 24; GTH: 12</p></li>
<li><p>GPIO: HD IO: 96, 48 pairs of LVDS, voltage adjustable<br>
      HP IO: 226, 113 pairs of LVDS, 95 pairs with adjustable voltage, 18 pairs at 1.8V</p></li>
<li><p>Connectors: 4 x 240pin high-speed B2B connectors</p></li>
</ul>
</section>
<section id="mechanical-dimensions">
<h3>○Mechanical Dimensions<a class="headerlink" href="#mechanical-dimensions" title="Link to this heading"></a></h3>
<p><img alt="../../_images/XME0837_MECH.png" src="../../_images/XME0837_MECH.png" /></p>
</section>
</section>
<section id="functional-resources">
<h2>●2. Functional Resources<a class="headerlink" href="#functional-resources" title="Link to this heading"></a></h2>
<section id="fpga">
<h3>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>Logic Cells: 1,143K;</p></li>
<li><p>Look-Up Tables (LUTs): 523K</p></li>
<li><p>Flip-Flops: 1,045K</p></li>
<li><p>Block RAM: 34.6Mb;</p></li>
<li><p>UltraRAM: 36.0Mb;</p></li>
<li><p>DSP Slices: 1,968</p></li>
</ul>
</section>
<section id="ddr4">
<h3>○DDR4<a class="headerlink" href="#ddr4" title="Link to this heading"></a></h3>
<p>The XME0837 board is equipped with five pieces of Micron DDR4, each 1GB, forming a data width of 80 bits, using DDR4 model: MT40A512M16LY-062E. The DDR4 SDRAM can operate at a maximum clock speed of 1333MHz (data rate of 2666Mbps). The DDR4 chips are connected to the BANK66, 67, and 68 memory interfaces.</p>
<p>The hardware design of DDR4 requires strict consideration of signal integrity. We have fully considered matching resistors/termination resistors, impedance control, and trace length control in the circuit and PCB design to ensure the high-speed and stable operation of DDR4.</p>
<p>The connection diagram between ZYNQ Bank66, 67, 68 and DDR4 is shown below:</p>
<p>​                           <img alt="image-20250318095538495" src="../../_images/image-20250318095538495.png" /></p>
<p>The connection allocation table between DDR4 and FPGA is as follows:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>Pin Number</th>
<th>Signal Name</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR4_C1_D0</td>
<td>AW25</td>
<td>DDR4_C1_D71</td>
<td>AN33</td>
</tr>
<tr>
<td>DDR4_C1_D1</td>
<td>AW26</td>
<td>DDR4_C1_D72</td>
<td>AJ29</td>
</tr>
<tr>
<td>DDR4_C1_D2</td>
<td>AU23</td>
<td>DDR4_C1_D73</td>
<td>AJ30</td>
</tr>
<tr>
<td>DDR4_C1_D3</td>
<td>AV23</td>
<td>DDR4_C1_D74</td>
<td>AH31</td>
</tr>
<tr>
<td>DDR4_C1_D4</td>
<td>AT24</td>
<td>DDR4_C1_D75</td>
<td>AH32</td>
</tr>
<tr>
<td>DDR4_C1_D5</td>
<td>AU24</td>
<td>DDR4_C1_D76</td>
<td>AK32</td>
</tr>
<tr>
<td>DDR4_C1_D6</td>
<td>AV26</td>
<td>DDR4_C1_D77</td>
<td>AL32</td>
</tr>
<tr>
<td>DDR4_C1_D7</td>
<td>AV27</td>
<td>DDR4_C1_D78</td>
<td>AM32</td>
</tr>
<tr>
<td>DDR4_C1_D8</td>
<td>AT25</td>
<td>DDR4_C1_D79</td>
<td>AM33</td>
</tr>
<tr>
<td>DDR4_C1_D9</td>
<td>AT26</td>
<td>DDR4_C1_DM0</td>
<td>AW23</td>
</tr>
<tr>
<td>DDR4_C1_D10</td>
<td>AN23</td>
<td>DDR4_C1_DM1</td>
<td>AR23</td>
</tr>
<tr>
<td>DDR4_C1_D11</td>
<td>AP23</td>
<td>DDR4_C1_DM2</td>
<td>AM23</td>
</tr>
<tr>
<td>DDR4_C1_D12</td>
<td>AP24</td>
<td>DDR4_C1_DM3</td>
<td>AL25</td>
</tr>
<tr>
<td>DDR4_C1_D13</td>
<td>AP25</td>
<td>DDR4_C1_DM4</td>
<td>AU28</td>
</tr>
<tr>
<td>DDR4_C1_D14</td>
<td>AN25</td>
<td>DDR4_C1_DM5</td>
<td>AV35</td>
</tr>
<tr>
<td>DDR4_C1_D15</td>
<td>AP26</td>
<td>DDR4_C1_DM6</td>
<td>AR34</td>
</tr>
<tr>
<td>DDR4_C1_D16</td>
<td>AL24</td>
<td>DDR4_C1_DM7</td>
<td>AR37</td>
</tr>
<tr>
<td>DDR4_C1_D17</td>
<td>AM25</td>
<td>DDR4_C1_DM8</td>
<td>AM28</td>
</tr>
<tr>
<td>DDR4_C1_D18</td>
<td>AK22</td>
<td>DDR4_C1_DM9</td>
<td>AH30</td>
</tr>
<tr>
<td>DDR4_C1_D19</td>
<td>AK23</td>
<td>DDR4_C1_DQS_N0</td>
<td>AV25</td>
</tr>
<tr>
<td>DDR4_C1_D20</td>
<td>AH23</td>
<td>DDR4_C1_DQS_N1</td>
<td>AR27</td>
</tr>
<tr>
<td>DDR4_C1_D21</td>
<td>AJ23</td>
<td>DDR4_C1_DQS_P0</td>
<td>AU25</td>
</tr>
<tr>
<td>DDR4_C1_D22</td>
<td>AJ24</td>
<td>DDR4_C1_DQS_P1</td>
<td>AR26</td>
</tr>
<tr>
<td>DDR4_C1_D23</td>
<td>AK24</td>
<td>DDR4_C1_DQS2_N</td>
<td>AJ25</td>
</tr>
<tr>
<td>DDR4_C1_D24</td>
<td>AJ28</td>
<td>DDR4_C1_DQS2_P</td>
<td>AH25</td>
</tr>
<tr>
<td>DDR4_C1_D25</td>
<td>AK28</td>
<td>DDR4_C1_DQS3_N</td>
<td>AH27</td>
</tr>
<tr>
<td>DDR4_C1_D26</td>
<td>AJ26</td>
<td>DDR4_C1_DQS3_P</td>
<td>AH26</td>
</tr>
<tr>
<td>DDR4_C1_D27</td>
<td>AK26</td>
<td>DDR4_C1_DQS4_N</td>
<td>AW30</td>
</tr>
<tr>
<td>DDR4_C1_D28</td>
<td>AN26</td>
<td>DDR4_C1_DQS4_P</td>
<td>AV30</td>
</tr>
<tr>
<td>DDR4_C1_D29</td>
<td>AN27</td>
<td>DDR4_C1_DQS5_N</td>
<td>AV33</td>
</tr>
<tr>
<td>DDR4_C1_D30</td>
<td>AK27</td>
<td>DDR4_C1_DQS5_P</td>
<td>AV32</td>
</tr>
<tr>
<td>DDR4_C1_D31</td>
<td>AL27</td>
<td>DDR4_C1_DQS6_N</td>
<td>AP35</td>
</tr>
<tr>
<td>DDR4_C1_D32</td>
<td>AT30</td>
<td>DDR4_C1_DQS6_P</td>
<td>AP34</td>
</tr>
<tr>
<td>DDR4_C1_D33</td>
<td>AU30</td>
<td>DDR4_C1_DQS7_N</td>
<td>AV38</td>
</tr>
<tr>
<td>DDR4_C1_D34</td>
<td>AW28</td>
<td>DDR4_C1_DQS7_P</td>
<td>AU38</td>
</tr>
<tr>
<td>DDR4_C1_D35</td>
<td>AW29</td>
<td>DDR4_C1_DQS8_N</td>
<td>AN31</td>
</tr>
<tr>
<td>DDR4_C1_D36</td>
<td>AT29</td>
<td>DDR4_C1_DQS8_P</td>
<td>AN30</td>
</tr>
<tr>
<td>DDR4_C1_D37</td>
<td>AU29</td>
<td>DDR4_C1_DQS9_N</td>
<td>AL31</td>
</tr>
<tr>
<td>DDR4_C1_D38</td>
<td>AV31</td>
<td>DDR4_C1_DQS9_P</td>
<td>AK31</td>
</tr>
<tr>
<td>DDR4_C1_D39</td>
<td>AW31</td>
<td>DDR4_C1_ODT</td>
<td>AJ31</td>
</tr>
<tr>
<td>DDR4_C1_D40</td>
<td>AW34</td>
<td>DDR4_C1_PAR</td>
<td>AN28</td>
</tr>
<tr>
<td>DDR4_C1_D41</td>
<td>AW35</td>
<td>DDR4_C1_A16_NRAS</td>
<td>AL35</td>
</tr>
<tr>
<td>DDR4_C1_D42</td>
<td>AT35</td>
<td>DDR4_C1_NRST</td>
<td>AV28</td>
</tr>
<tr>
<td>DDR4_C1_D43</td>
<td>AT36</td>
<td>DDR4_C1_A14_NWE</td>
<td>AM35</td>
</tr>
<tr>
<td>DDR4_C1_D44</td>
<td>AU32</td>
<td>DDR4_C1_A0</td>
<td>AK36</td>
</tr>
<tr>
<td>DDR4_C1_D45</td>
<td>AU33</td>
<td>DDR4_C1_A1</td>
<td>AK39</td>
</tr>
<tr>
<td>DDR4_C1_D46</td>
<td>AU34</td>
<td>DDR4_C1_A2</td>
<td>AJ39</td>
</tr>
<tr>
<td>DDR4_C1_D47</td>
<td>AU35</td>
<td>DDR4_C1_A3</td>
<td>AL37</td>
</tr>
<tr>
<td>DDR4_C1_D48</td>
<td>AR32</td>
<td>DDR4_C1_A4</td>
<td>AL36</td>
</tr>
<tr>
<td>DDR4_C1_D49</td>
<td>AT32</td>
<td>DDR4_C1_A5</td>
<td>AK38</td>
</tr>
<tr>
<td>DDR4_C1_D50</td>
<td>AR31</td>
<td>DDR4_C1_A6</td>
<td>AK37</td>
</tr>
<tr>
<td>DDR4_C1_D51</td>
<td>AT31</td>
<td>DDR4_C1_A7</td>
<td>AN38</td>
</tr>
<tr>
<td>DDR4_C1_D52</td>
<td>AP33</td>
<td>DDR4_C1_A8</td>
<td>AM38</td>
</tr>
<tr>
<td>DDR4_C1_D53</td>
<td>AR33</td>
<td>DDR4_C1_A9</td>
<td>AM39</td>
</tr>
<tr>
<td>DDR4_C1_D54</td>
<td>AP36</td>
<td>DDR4_C1_A10</td>
<td>AL39</td>
</tr>
<tr>
<td>DDR4_C1_D55</td>
<td>AR36</td>
<td>DDR4_C1_A11</td>
<td>AN37</td>
</tr>
<tr>
<td>DDR4_C1_D56</td>
<td>AU37</td>
<td>DDR4_C1_A12</td>
<td>AM37</td>
</tr>
<tr>
<td>DDR4_C1_D57</td>
<td>AV37</td>
<td>DDR4_C1_A13</td>
<td>AH34</td>
</tr>
<tr>
<td>DDR4_C1_D58</td>
<td>AR38</td>
<td>DDR4_C1_NACT</td>
<td>AM34</td>
</tr>
<tr>
<td>DDR4_C1_D59</td>
<td>AR39</td>
<td>DDR4_C1_NALERT</td>
<td>AW24</td>
</tr>
<tr>
<td>DDR4_C1_D60</td>
<td>AP38</td>
<td>DDR4_C1_BA0</td>
<td>AH33</td>
</tr>
<tr>
<td>DDR4_C1_D61</td>
<td>AP39</td>
<td>DDR4_C1_BA1</td>
<td>AK35</td>
</tr>
<tr>
<td>DDR4_C1_D62</td>
<td>AT39</td>
<td>DDR4_C1_BG0</td>
<td>AJ34</td>
</tr>
<tr>
<td>DDR4_C1_D63</td>
<td>AU39</td>
<td>DDR4_C1_A15_NCAS</td>
<td>AJ33</td>
</tr>
<tr>
<td>DDR4_C1_D64</td>
<td>AL30</td>
<td>DDR4_C1_CKE</td>
<td>AK29</td>
</tr>
<tr>
<td>DDR4_C1_D65</td>
<td>AM30</td>
<td>DDR4_C1_CKN</td>
<td>AN36</td>
</tr>
<tr>
<td>DDR4_C1_D66</td>
<td>AP28</td>
<td>DDR4_C1_CKP</td>
<td>AN35</td>
</tr>
<tr>
<td>DDR4_C1_D67</td>
<td>AP29</td>
<td>200M_CLK1_N</td>
<td>AK34</td>
</tr>
<tr>
<td>DDR4_C1_D68</td>
<td>AL29</td>
<td>200M_CLK1_P</td>
<td>AK33</td>
</tr>
<tr>
<td>DDR4_C1_D69</td>
<td>AM29</td>
<td>DDR4_C1_NCS</td>
<td>AL34</td>
</tr>
<tr>
<td>DDR4_C1_D70</td>
<td>AN32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table></section>
<section id="jtag">
<h3>○JTAG<a class="headerlink" href="#jtag" title="Link to this heading"></a></h3>
<p>The JTAG signal chain of XME0837 is connected to the expansion connector.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal</th>
<th>JM1 Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA_TCK</td>
<td>A4</td>
<td>Input (1.8V)</td>
</tr>
<tr>
<td>FPGA_TDI</td>
<td>A3</td>
<td>Input (1.8V)</td>
</tr>
<tr>
<td>FPGA_TDO</td>
<td>A2</td>
<td>Output (1.8V)</td>
</tr>
<tr>
<td>FPGA_TMS</td>
<td>A1</td>
<td>Output (1.8V)</td>
</tr>
</tbody>
</table></section>
<section id="boot-configuration">
<h3>○Boot Configuration<a class="headerlink" href="#boot-configuration" title="Link to this heading"></a></h3>
<p>The boot mode of XME0837 is MASTER SPI.</p>
<p>The boot configuration schematic of XME0837 is shown below:</p>
<p><img alt="image-20250318141619364" src="../../_images/image-20250318141619364.png" /></p>
</section>
<section id="quad-spi-flash">
<h3>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading"></a></h3>
<p>The board is equipped with 2 pieces of 128MB QSPI Flash for storing the initial FPGA configuration and user applications and data.</p>
<p><img alt="image-20250318144300285" src="../../_images/image-20250318144300285.png" /></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Location</th>
<th>Model</th>
<th>Capacity</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>U2</td>
<td>MT25QU01GBBB8E12-0SIT</td>
<td>256MB</td>
<td>Winbond</td>
</tr>
<tr>
<td>U3</td>
<td>MT25QU01GBBB8E12-0SIT</td>
<td>256MB</td>
<td>Winbond</td>
</tr>
</tbody>
</table><p>QSPI to FPGA pin connection allocation table</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal  Name</th>
<th>FPGA  Pin</th>
<th>Pin  Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>QSPI_CLK</td>
<td>AD23</td>
<td>CCLK_0</td>
</tr>
<tr>
<td>QSPI0_CS_B</td>
<td>AG22</td>
<td>RDWR_FCS_B_0</td>
</tr>
<tr>
<td>QSPI0_DQ0</td>
<td>AD25</td>
<td>D00_MOSI_0</td>
</tr>
<tr>
<td>QSPI0_DQ1</td>
<td>AD26</td>
<td>D01_DIN_0</td>
</tr>
<tr>
<td>QSPI0_DQ2</td>
<td>AE22</td>
<td>D02_0</td>
</tr>
<tr>
<td>QSPI0_DQ3</td>
<td>AE23</td>
<td>D03_0</td>
</tr>
<tr>
<td>QSPI1_CS_B</td>
<td>AV11</td>
<td>IO_L2N_T0L_N3_FWE_FCS2_B_65</td>
</tr>
<tr>
<td>QSPI1_DQ0</td>
<td>AM12</td>
<td>IO_L22P_T3U_N6_DBC_AD0P_D04_65</td>
</tr>
<tr>
<td>QSPI1_DQ1</td>
<td>AN12</td>
<td>IO_L22N_T3U_N7_DBC_AD0N_D05_65</td>
</tr>
<tr>
<td>QSPI1_DQ2</td>
<td>AR13</td>
<td>IO_L21P_T3L_N4_AD8P_D06_65</td>
</tr>
<tr>
<td>QSPI1_DQ3</td>
<td>AR12</td>
<td>IO_L21N_T3L_N5_AD8N_D07_65</td>
</tr>
</tbody>
</table></section>
<section id="clock">
<h3>○Clock<a class="headerlink" href="#clock" title="Link to this heading"></a></h3>
<p>The XME0837 core board provides 1 single-ended 100MHz clock and 3 differential 200MHz clocks.</p>
<p>The XME0837 core board provides 1 single-ended 100MHz clock, which is connected to the AM14 pin of BANK65.</p>
<p>The clock input allocation is as follows:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>FPGA  Pin Name</th>
<th>Pin  Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMCCLK</td>
<td>IO_L24P_T3U_N10_EMCCLK_65</td>
<td>AM14</td>
</tr>
</tbody>
</table><p>The XME0837 core board provides 3 differential 200MHz clocks for the FPGA logic and DDR4 controller reference clocks. The three clocks are connected to the global clocks of BANK65, 68, and 71.</p>
<p>The 200MHz clock input allocation is as follows:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>FPGA Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>200M_CLK0_P</td>
<td>AL15</td>
<td>Differential signal positive</td>
</tr>
<tr>
<td>200M_CLK0_N</td>
<td>AL14</td>
<td>Differential signal negative</td>
</tr>
<tr>
<td>200M_CLK1_P</td>
<td>AK33</td>
<td>Differential signal positive</td>
</tr>
<tr>
<td>200M_CLK1_N</td>
<td>AK34</td>
<td>Differential signal negative</td>
</tr>
<tr>
<td>200M_CLK2_P</td>
<td>F19</td>
<td>Differential signal positive</td>
</tr>
<tr>
<td>200M_CLK2_N</td>
<td>F18</td>
<td>Differential signal negative</td>
</tr>
</tbody>
</table></section>
<section id="power-supply">
<h3>○Power Supply<a class="headerlink" href="#power-supply" title="Link to this heading"></a></h3>
<p>Supports wide power input (5V~15V), recommended design uses +12V power input.</p>
</section>
<section id="led">
<h3>○LED<a class="headerlink" href="#led" title="Link to this heading"></a></h3>
<p>The XME0837 core board has two LEDs. One is a power indicator, which is red. The other is a configuration LED, which is green. When the core board is powered on, D1 and D2 will light up, and D2 will turn off when the board configuration is complete.</p>
</section>
<section id="expansion-ports">
<h3>○Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading"></a></h3>
<p>The XME0837 uses four high-speed connectors to extend the FPGA signals.</p>
<p>4 x ADF6-60-03.5-L-4-2-FR, 168Pin, 0.64mm pitch</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Core Board Connector Model</th>
<th>Base Board Connector Model</th>
<th>Manufacturer</th>
<th>Height</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADF6-60-03.5-L-4-2-FR</td>
<td>ADM6-60-01.5-L-4-2-A-FR</td>
<td>SAMTEC</td>
<td>5mm</td>
</tr>
</tbody>
</table><p>FPGA Bank, IO count, and B2B connector relationship table</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>FPGA  Bank</th>
<th>B2B  Connector</th>
<th>IO Count</th>
<th>Voltage</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank64</td>
<td>JM1</td>
<td>48</td>
<td>Adjustable</td>
<td>48 single-ended, configurable as 24 differential pairs</td>
</tr>
<tr>
<td>Bank132</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank131</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank130</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank129</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank128</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank127</td>
<td>JM1</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank65</td>
<td>JM2</td>
<td>36</td>
<td>1.8V</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
<tr>
<td>Bank231</td>
<td>JM2</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank230</td>
<td>JM2</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank229</td>
<td>JM2</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank90</td>
<td>JM3</td>
<td>24</td>
<td>Adjustable</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
<tr>
<td>Bank91</td>
<td>JM3</td>
<td>24</td>
<td>Adjustable</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
<tr>
<td>Bank228</td>
<td>JM3</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank227</td>
<td>JM3</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank226</td>
<td>JM3</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank225</td>
<td>JM3</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank224</td>
<td>JM3</td>
<td>18</td>
<td>-</td>
<td>1 CLK pair, 4 TX and RX pairs</td>
</tr>
<tr>
<td>Bank69</td>
<td>JM4</td>
<td>48</td>
<td>Adjustable</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
<tr>
<td>Bank70</td>
<td>JM4</td>
<td>48</td>
<td>Adjustable</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
<tr>
<td>Bank71</td>
<td>JM4</td>
<td>46</td>
<td>Adjustable</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
<tr>
<td>Bank93</td>
<td>JM4</td>
<td>48</td>
<td>Adjustable</td>
<td>36 single-ended, configurable as 18 differential pairs</td>
</tr>
</tbody>
</table><p>Notes:</p>
<ol class="simple">
<li><p>Bank64 IO level depends on JM1 A50 voltage input, input range 1.0-1.8V</p></li>
<li><p>Bank65 IO, JTAG(JM1 A1-A4) level is 1.8V</p></li>
<li><p>Bank90, 91 IO level depends on JM3 A10 voltage input, input range 1.2-3.3V</p></li>
<li><p>Bank69 level depends on JM4 A10 voltage input, input range 1.0-1.8V</p></li>
<li><p>Bank70 level depends on JM4 A20 voltage input, input range 1.0-1.8V</p></li>
<li><p>Bank71 level depends on JM4 A40 voltage input, input range 1.0-1.8V</p></li>
<li><p>Bank93, 94 level depends on JM4 A50 voltage input, input range 1.2-3.3V</p></li>
<li><p>For detailed pin definitions of XME0837, please refer to the ‘<a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/others/XME0837_Pinout_Table_R10.xlsx">XME0837_Pinout Table</a> ‘ document.</p></li>
</ol>
</section>
</section>
<section id="related-documents">
<h2>●3. Related Documents<a class="headerlink" href="#related-documents" title="Link to this heading"></a></h2>
<section id="xme0837">
<h3>○XME0837<a class="headerlink" href="#xme0837" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/schematic/XME0837_R10.pdf">XME0837_R10 Schematic</a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0837/XME0837_R10_Dimensions.pdf">XME0837_R10 Dimensions</a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0837/XME0837_R10_Dimensions_source_file.dxf">XME0837_R10 Dimensions Source File</a> (DXF)</p></li>
</ul>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../XME0835/XME0835-Reference_Manual.html" class="btn btn-neutral float-left" title="XME0835 Reference Manual" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../CARRIER_BOARD/CARRIER_BOARD.html" class="btn btn-neutral float-right" title="&lt;no title&gt;" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Microphase.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>