INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nikit/verilogProjects/counter/counter.srcs/sources_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/nikit/verilogProjects/counter/counter.srcs/sources_1/new/counter_tb.v:7]
