
---------- Begin Simulation Statistics ----------
final_tick                                 1144512800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168450                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407892                       # Number of bytes of host memory used
host_op_rate                                   294178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.66                       # Real time elapsed on the host
host_tick_rate                               90389965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2132886                       # Number of instructions simulated
sim_ops                                       3724854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001145                       # Number of seconds simulated
sim_ticks                                  1144512800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               451313                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25793                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            479024                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             245433                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          451313                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           205880                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508814                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13115                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13134                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2432787                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1975471                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25897                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     358930                       # Number of branches committed
system.cpu.commit.bw_lim_events                617416                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             926                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          915760                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2132886                       # Number of instructions committed
system.cpu.commit.committedOps                3724854                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2436226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.528944                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.720793                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1214295     49.84%     49.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       190779      7.83%     57.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176797      7.26%     64.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       236939      9.73%     74.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       617416     25.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2436226                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78413                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11038                       # Number of function calls committed.
system.cpu.commit.int_insts                   3667270                       # Number of committed integer instructions.
system.cpu.commit.loads                        511821                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21033      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2924707     78.52%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1619      0.04%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38776      1.04%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3161      0.08%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1520      0.04%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6430      0.17%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11617      0.31%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12610      0.34%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7593      0.20%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1308      0.04%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          491437     13.19%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         169830      4.56%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20384      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12829      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3724854                       # Class of committed instruction
system.cpu.commit.refs                         694480                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2132886                       # Number of Instructions Simulated
system.cpu.committedOps                       3724854                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.341508                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.341508                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8207                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33646                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48917                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4415                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1054453                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4869143                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   330228                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1185371                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25960                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90748                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      597568                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2100                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      203230                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           177                       # TLB misses on write requests
system.cpu.fetch.Branches                      508814                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    252181                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2293098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5108                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2927664                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           709                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.177827                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             366834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             258548                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.023200                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2686760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.918763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1289339     47.99%     47.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76860      2.86%     50.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61891      2.30%     53.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80067      2.98%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1178603     43.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2686760                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    127743                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70449                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    224620000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    224620000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    224620000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    224619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    224619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    224619600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8907200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8907200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       638400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       638400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       638400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       638400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4892800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4914800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4670000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81673600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81628800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81644800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81739600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1713952400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          174523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30656                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   390465                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.494335                       # Inst execution rate
system.cpu.iew.exec_refs                       802559                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     203215                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  704644                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                631928                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               609                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               214133                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4640562                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                599344                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36822                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4275716                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9791                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25960                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15936                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40926                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          275                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       120105                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31473                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22066                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8590                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5940238                       # num instructions consuming a value
system.cpu.iew.wb_count                       4252883                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568406                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3376464                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.486355                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4260124                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6626767                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3667214                       # number of integer regfile writes
system.cpu.ipc                               0.745430                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.745430                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27657      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3369298     78.13%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1660      0.04%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42876      0.99%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4812      0.11%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1572      0.04%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7159      0.17%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15527      0.36%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14575      0.34%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8263      0.19%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2423      0.06%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               583770     13.54%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              191908      4.45%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26787      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14254      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4312541                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   96514                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              194525                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        92784                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             139279                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4188370                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11136490                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4160099                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5417056                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4638966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4312541                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1596                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          915697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19176                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            670                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1357301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2686760                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.605108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666925                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1225854     45.63%     45.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              183885      6.84%     52.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              313702     11.68%     64.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              352024     13.10%     77.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              611295     22.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2686760                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.507205                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252302                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           379                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13187                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4341                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               631928                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              214133                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1618864                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    855                       # number of misc regfile writes
system.cpu.numCycles                          2861283                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     70                       # Number of system calls
system.cpu.rename.BlockCycles                  855738                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5068302                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               37                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48169                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   382117                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15184                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4716                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12497484                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4789897                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6505481                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1215821                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  83247                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25960                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183209                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1437156                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            164153                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7602794                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          23915                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1084                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210236                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1149                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6459424                       # The number of ROB reads
system.cpu.rob.rob_writes                     9532748                       # The number of ROB writes
system.cpu.timesIdled                            2424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          41042                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              451                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          615                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            615                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               85                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12443                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8303                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1346                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12443                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       969536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       969536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  969536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13789                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11581067                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29915333                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19097                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4202                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25440                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                884                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2064                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2064                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19097                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11973                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50227                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   62200                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       260736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1275200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1535936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10650                       # Total snoops (count)
system.l2bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31808                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014619                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120285                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31344     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      463      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31808                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20500399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             20146235                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4894398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       247232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           247232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       247232                       # number of overall hits
system.cpu.icache.overall_hits::total          247232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4947                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4947                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4947                       # number of overall misses
system.cpu.icache.overall_misses::total          4947                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198105600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198105600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198105600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198105600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       252179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       252179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       252179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       252179                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019617                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019617                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019617                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019617                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40045.603396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40045.603396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40045.603396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40045.603396                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          869                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          869                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          869                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          869                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4078                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4078                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4078                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4078                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159684800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159684800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159684800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159684800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39157.626287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39157.626287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39157.626287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39157.626287                       # average overall mshr miss latency
system.cpu.icache.replacements                   3821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       247232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          247232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4947                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4947                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198105600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198105600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       252179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       252179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019617                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019617                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40045.603396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40045.603396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159684800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159684800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39157.626287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39157.626287                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.574884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              240416                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3822                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             62.903192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.574884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            508436                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           508436                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       703096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           703096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       703096                       # number of overall hits
system.cpu.dcache.overall_hits::total          703096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35060                       # number of overall misses
system.cpu.dcache.overall_misses::total         35060                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1698772400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1698772400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1698772400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1698772400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       738156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       738156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       738156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       738156                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047497                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48453.291500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48453.291500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48453.291500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48453.291500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               720                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.598611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1854                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2842                       # number of writebacks
system.cpu.dcache.writebacks::total              2842                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22413                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17084                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583161600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583161600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583161600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253682516                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    836844116                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46110.666561                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46110.666561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46110.666561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57174.333108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48984.085460                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       522530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          522530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1593069200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1593069200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       555487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       555487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48337.809873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48337.809873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22375                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22375                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481099600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481099600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45463.957664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45463.957664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       180566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105703200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105703200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       182669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       182669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50263.052782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50263.052782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49424.697337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49424.697337                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4437                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4437                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253682516                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253682516                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57174.333108                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57174.333108                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.827707                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              640502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.884302                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.098910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   229.728797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224345                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1493395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1493395                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2036                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4937                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          899                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7872                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2036                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4937                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          899                       # number of overall hits
system.l2cache.overall_hits::total               7872                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2038                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7709                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3538                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13285                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2038                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7709                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3538                       # number of overall misses
system.l2cache.overall_misses::total            13285                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137655200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    526203200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243705556                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    907563956                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137655200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    526203200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243705556                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    907563956                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4074                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12646                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4437                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           21157                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4074                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12646                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4437                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          21157                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.500245                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609600                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797386                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.627925                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.500245                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609600                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797386                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.627925                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67544.259078                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68258.295499                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68882.293951                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68314.938352                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67544.259078                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68258.295499                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68882.293951                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68314.938352                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1360                       # number of writebacks
system.l2cache.writebacks::total                 1360                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             16                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            16                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2038                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7702                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3529                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13269                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2038                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7702                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3529                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          520                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13789                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121351200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464323200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215125965                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    800800365                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121351200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464323200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215125965                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31157516                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    831957881                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.500245                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609046                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.795357                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.627168                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.500245                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609046                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.795357                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.651746                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59544.259078                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60286.055570                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60959.468688                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60351.222021                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59544.259078                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60286.055570                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60959.468688                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59918.300000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60334.896004                       # average overall mshr miss latency
system.l2cache.replacements                      9762                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2842                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2842                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2842                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2842                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          520                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          520                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31157516                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31157516                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59918.300000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59918.300000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          718                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              718                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93488400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93488400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2064                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2064                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.652132                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.652132                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69456.463596                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69456.463596                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82720400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82720400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.652132                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.652132                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61456.463596                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61456.463596                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2036                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4219                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          899                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7154                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2038                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6363                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3538                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11939                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137655200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432714800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243705556                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    814075556                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4074                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10582                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4437                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19093                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.500245                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601304                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797386                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.625308                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67544.259078                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68004.840484                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68882.293951                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68186.243069                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2038                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6356                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3529                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11923                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121351200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381602800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215125965                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    718079965                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.500245                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600643                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.795357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624470                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59544.259078                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60038.200126                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60959.468688                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60226.450138                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3730.169566                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26558                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9762                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.720549                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.447483                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   312.743595                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2357.976679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.439482                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.562327                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575678                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910686                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1134                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2158                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276855                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723145                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               342082                       # Number of tag accesses
system.l2cache.tags.data_accesses              342082                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1144512800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       225856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              882496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2038                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7702                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3529                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          520                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13789                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1360                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1360                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113962902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          430688062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197338116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29077875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              771066955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113962902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113962902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76049827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76049827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76049827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113962902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         430688062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197338116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29077875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             847116782                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1151852800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               25709980                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408916                       # Number of bytes of host memory used
host_op_rate                                 44858861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                               87935260                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2144318                       # Number of instructions simulated
sim_ops                                       3743774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000007                       # Number of seconds simulated
sim_ticks                                     7340000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  739                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                85                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               717                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              450                       # Number of indirect misses.
system.cpu.branchPred.lookups                     805                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      35                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     42360                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7604                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                85                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        465                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2551                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2448                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                11432                       # Number of instructions committed
system.cpu.commit.committedOps                  18920                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        13182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.435291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.489266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4446     33.73%     33.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4552     34.53%     68.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          735      5.58%     73.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          898      6.81%     80.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2551     19.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        13182                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     18718                       # Number of committed integer instructions.
system.cpu.commit.loads                          2597                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           69      0.36%      0.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15116     79.89%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.26%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.10%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.17%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.13%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.18%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.25%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.13%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.10%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2481     13.11%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            819      4.33%     99.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.61%     99.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             18920                       # Class of committed instruction
system.cpu.commit.refs                           3488                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       11432                       # Number of Instructions Simulated
system.cpu.committedOps                         18920                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.605143                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.605143                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  6036                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  22151                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2132                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4002                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     93                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1637                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2836                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         932                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         805                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1047                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         11583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          13701                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     186                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.043869                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2224                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                324                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.746649                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              13900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.678345                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.908906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     7527     54.15%     54.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      377      2.71%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      356      2.56%     59.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      320      2.30%     61.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5320     38.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                13900                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       676                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      411                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1077600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       376400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       382800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       377600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       383200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        8133200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            4450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                   98                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      546                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.108774                       # Inst execution rate
system.cpu.iew.exec_refs                         3764                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        932                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2512                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2925                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  958                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               21369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2832                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               101                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 20346                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     93                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              251                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          328                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           68                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             20                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     49195                       # num instructions consuming a value
system.cpu.iew.wb_count                         20261                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.352007                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17317                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.104142                       # insts written-back per cycle
system.cpu.iew.wb_sent                          20293                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    44104                       # number of integer regfile reads
system.cpu.int_regfile_writes                   18406                       # number of integer regfile writes
system.cpu.ipc                               0.622997                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.622997                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               114      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 16171     79.09%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.25%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  33      0.16%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.16%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.17%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   69      0.34%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.36%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.17%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 36      0.18%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2666     13.04%     94.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 862      4.22%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             195      0.95%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  20447                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     585                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1174                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          545                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1002                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  19748                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              53667                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        19716                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             22823                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      21348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     20447                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                47                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         13900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.471007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.352087                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4602     33.11%     33.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3036     21.84%     54.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2859     20.57%     75.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1919     13.81%     89.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1484     10.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           13900                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.114278                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1047                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               227                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               18                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2925                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 958                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4883                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            18350                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2903                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 24898                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1992                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2823                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 97185                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  21856                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               28550                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4928                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     93                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2807                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3650                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1004                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            46718                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4140                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        31999                       # The number of ROB reads
system.cpu.rob.rob_writes                       43458                       # The number of ROB writes
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            171                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           55                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 58                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               53                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            58                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                58                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      58    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  58                       # Request fanout histogram
system.membus.reqLayer2.occupancy               48400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             123800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  85                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             7                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               136                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             86                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          166                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     256                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                58                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                144                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.048611                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.215804                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      137     95.14%     95.14% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      4.86%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  144                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                73194                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               66000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         7340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          984                       # number of overall hits
system.cpu.icache.overall_hits::total             984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            63                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3006400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3006400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3006400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3006400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47720.634921                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47720.634921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47720.634921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47720.634921                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2785600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2785600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2785600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2785600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053486                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053486                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053486                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053486                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49742.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49742.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49742.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49742.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3006400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3006400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47720.634921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47720.634921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2785600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2785600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49742.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49742.857143                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2149                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2149                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3410                       # number of overall hits
system.cpu.dcache.overall_hits::total            3410                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           64                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           64                       # number of overall misses
system.cpu.dcache.overall_misses::total            64                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3520000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3520000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3520000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3520000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018423                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        55000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        55000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        55000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        55000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           36                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           36                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1478800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1478800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1478800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1497994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52814.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52814.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52814.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49933.133333                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        55000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        55000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1478800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1478800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52814.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52814.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.585559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   213.414441                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.208413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6978                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            40                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                58                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           40                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               58                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2593600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1361200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3954800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2593600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1361200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3954800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              86                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             86                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.642857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.674419                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.642857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.674419                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64840                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 75622.222222                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68186.206897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64840                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 75622.222222                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68186.206897                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2273600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1217200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3490800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2273600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1217200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3490800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.642857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.674419                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.642857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.674419                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56840                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67622.222222                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60186.206897                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56840                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67622.222222                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60186.206897                       # average overall mshr miss latency
system.l2cache.replacements                        58                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           58                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2593600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1361200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3954800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           86                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.642857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.674419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64840                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 75622.222222                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68186.206897                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2273600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1217200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3490800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.642857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.674419                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56840                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67622.222222                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60186.206897                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    167                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   58                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.879310                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.361362                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1099.064089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1836.882015                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.662015                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   114.030518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010342                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268326                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.448458                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245035                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027839                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1116                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2980                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          992                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          656                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272461                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727539                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1426                       # Number of tag accesses
system.l2cache.tags.data_accesses                1426                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      7340000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   58                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          348773842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          156948229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              505722071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     348773842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         348773842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17438692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17438692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17438692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         348773842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         156948229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             523160763                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1179671200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8342912                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414036                       # Number of bytes of host memory used
host_op_rate                                 14587022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              106891015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2170654                       # Number of instructions simulated
sim_ops                                       3796070                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27818400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8132                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2419                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8132                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5713                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8969                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     611                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          829                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     32276                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19073                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1036                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5424                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7879                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17515                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                26336                       # Number of instructions committed
system.cpu.commit.committedOps                  52296                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40801                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.281733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.621958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22348     54.77%     54.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3922      9.61%     64.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3098      7.59%     71.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3554      8.71%     80.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7879     19.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40801                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2535                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  419                       # Number of function calls committed.
system.cpu.commit.int_insts                     50743                       # Number of committed integer instructions.
system.cpu.commit.loads                          7161                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          295      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39015     74.60%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.04%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              138      0.26%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            124      0.24%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.24%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              54      0.10%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             391      0.75%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             312      0.60%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            495      0.95%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.05%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6619     12.66%     91.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3814      7.29%     98.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          542      1.04%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          322      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52296                       # Class of committed instruction
system.cpu.commit.refs                          11297                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       26336                       # Number of Instructions Simulated
system.cpu.committedOps                         52296                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.640720                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.640720                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           56                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           98                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            10                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11116                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  77075                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    13051                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19710                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1042                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1017                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8774                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4898                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        8969                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5533                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         30275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   347                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          41343                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           164                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2084                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.128965                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3030                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.594470                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.800179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23228     50.57%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1403      3.05%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1270      2.76%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1390      3.03%     59.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18645     40.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45936                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3939                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2178                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       146000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       144400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       145200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1416800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1422400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25591200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1255                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6202                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.906192                       # Inst execution rate
system.cpu.iew.exec_refs                        13660                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4892                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6654                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9694                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                138                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                48                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5585                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               69800                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8768                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1559                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 63022                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    74                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1042                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   112                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              387                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2535                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1449                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1085                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            170                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     68187                       # num instructions consuming a value
system.cpu.iew.wb_count                         62250                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625354                       # average fanout of values written-back
system.cpu.iew.wb_producers                     42641                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.895091                       # insts written-back per cycle
system.cpu.iew.wb_sent                          62513                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    92446                       # number of integer regfile reads
system.cpu.int_regfile_writes                   49064                       # number of integer regfile writes
system.cpu.ipc                               0.378685                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.378685                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               603      0.93%      0.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47805     74.03%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   20      0.03%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   166      0.26%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 183      0.28%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 152      0.24%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   72      0.11%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  445      0.69%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  361      0.56%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 510      0.79%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.10%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8409     13.02%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4663      7.22%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             690      1.07%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            434      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  64578                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3061                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6157                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2933                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4207                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  60914                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             169351                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        59317                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             83114                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      69560                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     64578                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 240                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               413                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            166                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.405825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.607337                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               22967     50.00%     50.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3908      8.51%     58.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4797     10.44%     68.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5980     13.02%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8284     18.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45936                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.928565                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5563                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               130                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              267                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9694                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5585                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27147                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                            69546                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    7806                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 59757                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    182                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    13831                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    142                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    40                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                188964                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  74683                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               83887                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19884                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1231                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1042                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1801                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    24155                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4885                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           111133                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1572                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1489                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             93                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       102733                       # The number of ROB reads
system.cpu.rob.rob_writes                      144802                       # The number of ROB writes
system.cpu.timesIdled                             274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           54                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1312                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               54                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            1                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              1                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              311                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           360                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 370                       # Request fanout histogram
system.membus.reqLayer2.occupancy              316411                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             793089                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 644                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            73                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               959                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            644                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1398                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1968                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    45248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               376                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1032                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.058140                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.234121                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      972     94.19%     94.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                       60      5.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1032                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              228000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               570784                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              559200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4973                       # number of overall hits
system.cpu.icache.overall_hits::total            4973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          560                       # number of overall misses
system.cpu.icache.overall_misses::total           560                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24816000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24816000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24816000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24816000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.101211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.101211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.101211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.101211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44314.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44314.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44314.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44314.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           94                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           94                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20332400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20332400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20332400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20332400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.084222                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084222                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.084222                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.084222                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43631.759657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43631.759657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43631.759657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43631.759657                       # average overall mshr miss latency
system.cpu.icache.replacements                    466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.101211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.101211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44314.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44314.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           94                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20332400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20332400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.084222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43631.759657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43631.759657                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               722                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.436288                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12182                       # number of overall hits
system.cpu.dcache.overall_hits::total           12182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          311                       # number of overall misses
system.cpu.dcache.overall_misses::total           311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13514000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13514000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024894                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43453.376206                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43453.376206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43453.376206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43453.376206                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                29                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.dcache.writebacks::total                51                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7528800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7528800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7528800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       917584                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8446384                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015209                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43519.075145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43519.075145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43519.075145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53975.529412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44454.652632                       # average overall mshr miss latency
system.cpu.dcache.replacements                    190                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12786400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12786400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42763.879599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42763.879599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6810800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6810800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42303.105590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42303.105590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       727600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       727600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60633.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60633.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002897                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59833.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59833.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       917584                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       917584                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53975.529412                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53975.529412                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               95135                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.364909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   831.136486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   192.863514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.811657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.188343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25176                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             204                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              77                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 285                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            204                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             77                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                285                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           262                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            96                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               371                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          262                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           96                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           13                       # number of overall misses
system.l2cache.overall_misses::total              371                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     18048000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      6660400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       873189                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25581589                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     18048000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      6660400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       873189                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25581589                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          466                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          173                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             656                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          466                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          173                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           17                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            656                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.562232                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.554913                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.565549                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.562232                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.554913                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.565549                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68885.496183                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69379.166667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67168.384615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68953.070081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68885.496183                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69379.166667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67168.384615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68953.070081                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          262                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           96                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           96                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5892400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       769189                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22621589                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15960000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5892400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       769189                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22621589                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.562232                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.554913                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.565549                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.562232                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.554913                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.565549                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60916.030534                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61379.166667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59168.384615                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60974.633423                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60916.030534                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61379.166667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59168.384615                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60974.633423                       # average overall mshr miss latency
system.l2cache.replacements                       376                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           51                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           51                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       686800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       686800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68680                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68680                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       606800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       606800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60680                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60680                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          204                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           75                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          283                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          262                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           86                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          361                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     18048000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5973600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       873189                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     24894789                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          466                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          161                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          644                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.562232                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.534161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.560559                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68885.496183                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69460.465116                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67168.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68960.634349                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          262                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           86                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          361                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15960000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5285600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       769189                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22014789                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.562232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.534161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.560559                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60916.030534                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61460.465116                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59168.384615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60982.795014                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15920                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4472                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.559928                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.452219                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1222.732699                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1778.385700                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   939.030840                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   112.398542                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010608                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.298519                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.434176                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229256                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027441                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          980                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          906                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2251                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.239258                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.760742                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                10856                       # Number of tag accesses
system.l2cache.tags.data_accesses               10856                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27818400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               23680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16704                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              261                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               96                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  370                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          600465879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          220861013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     29908262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              851235154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     600465879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         600465879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50613982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50613982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50613982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         600465879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         220861013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     29908262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             901849136                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
