m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Excercise/Week01_Basic_Components/ModelSim_Simulation
T_opt
!s110 1701050120
VGAaeLNFAYXbiI_@a[S6WX1
04 20 4 work DataMemory_Testbench fast 0
=1-346f249b9557-6563f708-12d-20a0
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
R0
T_opt1
!s110 1701189093
VXeY;QZI9:VUDOZX;Y_Y0z3
04 16 4 work immGen_testbench fast 0
=1-346f249b9557-656615e5-5d-3d80
R1
R2
n@_opt1
R3
vDataMemory
Z4 !s110 1701189082
!i10b 1
!s100 <mINNl57`2N@6298?J7JT0
IGd_aJn>QDCV?_hJ3lNPU23
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/ModelSim
w1700880287
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory.v
L0 1
Z7 OL;L;10.5;63
r1
!s85 0
31
Z8 !s108 1701189082.000000
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@data@memory
vDataMemory_Testbench
R4
!i10b 1
!s100 nVCc_J>5UEB]KRo<:lZI73
ICQTCAP<iYLLBNPSZdQG[J2
R5
R6
w1700883125
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory_Testbench.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory_Testbench.v
L0 2
R7
r1
!s85 0
31
R8
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory_Testbench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory_Testbench.v|
!i113 0
R9
R2
n@data@memory_@testbench
vimmGen_testbench
R4
!i10b 1
!s100 MKDADR@?bYmJ::I=YZLhE0
IY9NKMnN7gmM@@2DK=0hB01
R5
R6
w1666026063
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/testbench/immGen_testbench.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/testbench/immGen_testbench.v
L0 2
R7
r1
!s85 0
31
R8
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/testbench/immGen_testbench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/testbench/immGen_testbench.v|
!i113 0
R9
R2
nimm@gen_testbench
vimmGenerator
R4
!i10b 1
!s100 TkdZ>_L[P0o6Ph9`NFMF:0
IDdzTDBoV>bd_LY[`n^kcC0
R5
R6
w1666094407
8D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/immGenerator.v
FD:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/immGenerator.v
L0 2
R7
r1
!s85 0
31
R8
!s107 D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/immGenerator.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/immGenerator.v|
!i113 0
R9
R2
nimm@generator
