

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Apr 28 17:35:16 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrixmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	5  / (exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp) nounwind, !map !17"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %A) nounwind, !map !21"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %B) nounwind, !map !27"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %AB) nounwind, !map !31"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 17 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 18 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 19 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%tmp = alloca [1024 x i32], align 4" [matrixmul/matrixmul.cpp:12]   --->   Operation 20 'alloca' 'tmp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %AB, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %B, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %A, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lp, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [matrixmul/matrixmul.cpp:8]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ln, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [matrixmul/matrixmul.cpp:9]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lm, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [matrixmul/matrixmul.cpp:10]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (4.42ns)   --->   "%m = shl i32 1, %lm_read" [matrixmul/matrixmul.cpp:13]   --->   Operation 27 'shl' 'm' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (4.42ns)   --->   "%n = shl i32 1, %ln_read" [matrixmul/matrixmul.cpp:14]   --->   Operation 28 'shl' 'n' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (4.42ns)   --->   "%p = shl i32 1, %lp_read" [matrixmul/matrixmul.cpp:15]   --->   Operation 29 'shl' 'p' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit" [matrixmul/matrixmul.cpp:19]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %i1, %n" [matrixmul/matrixmul.cpp:19]   --->   Operation 32 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i1, 1" [matrixmul/matrixmul.cpp:19]   --->   Operation 33 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %.preheader7.preheader" [matrixmul/matrixmul.cpp:19]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %i1 to i7" [matrixmul/matrixmul.cpp:19]   --->   Operation 35 'trunc' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_1, i5 0)" [matrixmul/matrixmul.cpp:20]   --->   Operation 36 'bitconcatenate' 'tmp_2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader7" [matrixmul/matrixmul.cpp:20]   --->   Operation 37 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader6" [matrixmul/matrixmul.cpp:26]   --->   Operation 38 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j2 = phi i32 [ %j, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 39 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %j2, %p" [matrixmul/matrixmul.cpp:20]   --->   Operation 40 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j2, 1" [matrixmul/matrixmul.cpp:20]   --->   Operation 41 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %1" [matrixmul/matrixmul.cpp:20]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %j2 to i12" [matrixmul/matrixmul.cpp:22]   --->   Operation 43 'trunc' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%tmp_9 = add i12 %tmp_2_cast, %tmp_3" [matrixmul/matrixmul.cpp:22]   --->   Operation 44 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i12 %tmp_9 to i64" [matrixmul/matrixmul.cpp:22]   --->   Operation 45 'sext' 'tmp_9_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr [1024 x i32]* %tmp, i64 0, i64 %tmp_9_cast" [matrixmul/matrixmul.cpp:22]   --->   Operation 46 'getelementptr' 'tmp_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 0) nounwind" [matrixmul/matrixmul.cpp:21]   --->   Operation 47 'write' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_addr, align 4" [matrixmul/matrixmul.cpp:22]   --->   Operation 48 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 0) nounwind" [matrixmul/matrixmul.cpp:21]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader7" [matrixmul/matrixmul.cpp:20]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.55>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i = phi i32 [ %i_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 52 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %i, %n" [matrixmul/matrixmul.cpp:26]   --->   Operation 53 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 %i, 1" [matrixmul/matrixmul.cpp:26]   --->   Operation 54 'add' 'i_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader5.preheader" [matrixmul/matrixmul.cpp:26]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %i to i7" [matrixmul/matrixmul.cpp:26]   --->   Operation 56 'trunc' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_2, i5 0)" [matrixmul/matrixmul.cpp:27]   --->   Operation 57 'bitconcatenate' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader5" [matrixmul/matrixmul.cpp:27]   --->   Operation 58 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [matrixmul/matrixmul.cpp:34]   --->   Operation 59 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.55>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%j1 = phi i32 [ 0, %.preheader5.preheader ], [ %j_1, %.preheader5.loopexit ]"   --->   Operation 60 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %j1, %p" [matrixmul/matrixmul.cpp:27]   --->   Operation 61 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j1, 1" [matrixmul/matrixmul.cpp:27]   --->   Operation 62 'add' 'j_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [matrixmul/matrixmul.cpp:27]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %j1 to i12" [matrixmul/matrixmul.cpp:29]   --->   Operation 64 'trunc' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.54ns)   --->   "%tmp_s = add i12 %tmp_8_cast, %tmp_4" [matrixmul/matrixmul.cpp:29]   --->   Operation 65 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i12 %tmp_s to i64" [matrixmul/matrixmul.cpp:29]   --->   Operation 66 'sext' 'tmp_10_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr [1024 x i32]* %tmp, i64 0, i64 %tmp_10_cast" [matrixmul/matrixmul.cpp:29]   --->   Operation 67 'getelementptr' 'tmp_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader" [matrixmul/matrixmul.cpp:28]   --->   Operation 68 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 69 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%k = phi i32 [ %k_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %k, %m" [matrixmul/matrixmul.cpp:28]   --->   Operation 71 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 %k, 1" [matrixmul/matrixmul.cpp:28]   --->   Operation 72 'add' 'k_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %2" [matrixmul/matrixmul.cpp:28]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (0.00ns)   --->   "%A_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %A) nounwind" [matrixmul/matrixmul.cpp:29]   --->   Operation 74 'read' 'A_read' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 75 [2/2] (0.00ns)   --->   "%B_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %B) nounwind" [matrixmul/matrixmul.cpp:29]   --->   Operation 75 'read' 'B_read' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 76 [2/2] (3.25ns)   --->   "%empty = load i32* %tmp_addr_1, align 4" [matrixmul/matrixmul.cpp:29]   --->   Operation 76 'load' 'empty' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 77 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.38>
ST_8 : Operation 78 [1/2] (0.00ns)   --->   "%A_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %A) nounwind" [matrixmul/matrixmul.cpp:29]   --->   Operation 78 'read' 'A_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %A_read to i16" [matrixmul/matrixmul.cpp:29]   --->   Operation 79 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/2] (0.00ns)   --->   "%B_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %B) nounwind" [matrixmul/matrixmul.cpp:29]   --->   Operation 80 'read' 'B_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i8 %B_read to i16" [matrixmul/matrixmul.cpp:29]   --->   Operation 81 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (3.36ns)   --->   "%tmp_5 = mul i16 %tmp_3_cast, %tmp_cast" [matrixmul/matrixmul.cpp:29]   --->   Operation 82 'mul' 'tmp_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i16 %tmp_5 to i32" [matrixmul/matrixmul.cpp:29]   --->   Operation 83 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (3.25ns)   --->   "%empty = load i32* %tmp_addr_1, align 4" [matrixmul/matrixmul.cpp:29]   --->   Operation 84 'load' 'empty' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 85 [1/1] (3.02ns)   --->   "%tmp_6 = add i32 %empty, %tmp_5_cast" [matrixmul/matrixmul.cpp:29]   --->   Operation 85 'add' 'tmp_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 %tmp_6) nounwind" [matrixmul/matrixmul.cpp:30]   --->   Operation 86 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %tmp_6, i32* %tmp_addr_1, align 4" [matrixmul/matrixmul.cpp:29]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 88 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 %tmp_6) nounwind" [matrixmul/matrixmul.cpp:30]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [matrixmul/matrixmul.cpp:28]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (specbitsmap   ) [ 0000000000]
StgValue_11 (specbitsmap   ) [ 0000000000]
StgValue_12 (specbitsmap   ) [ 0000000000]
StgValue_13 (specbitsmap   ) [ 0000000000]
StgValue_14 (specbitsmap   ) [ 0000000000]
StgValue_15 (specbitsmap   ) [ 0000000000]
StgValue_16 (spectopmodule ) [ 0000000000]
lp_read     (read          ) [ 0000000000]
ln_read     (read          ) [ 0000000000]
lm_read     (read          ) [ 0000000000]
tmp         (alloca        ) [ 0011111111]
StgValue_21 (specinterface ) [ 0000000000]
StgValue_22 (specinterface ) [ 0000000000]
StgValue_23 (specinterface ) [ 0000000000]
StgValue_24 (specinterface ) [ 0000000000]
StgValue_25 (specinterface ) [ 0000000000]
StgValue_26 (specinterface ) [ 0000000000]
m           (shl           ) [ 0011111111]
n           (shl           ) [ 0011111111]
p           (shl           ) [ 0011111111]
StgValue_30 (br            ) [ 0111100000]
i1          (phi           ) [ 0010000000]
exitcond4   (icmp          ) [ 0011100000]
i_1         (add           ) [ 0111100000]
StgValue_34 (br            ) [ 0000000000]
tmp_1       (trunc         ) [ 0000000000]
tmp_2_cast  (bitconcatenate) [ 0001100000]
StgValue_37 (br            ) [ 0011100000]
StgValue_38 (br            ) [ 0011111111]
j2          (phi           ) [ 0001000000]
exitcond3   (icmp          ) [ 0011100000]
j           (add           ) [ 0011100000]
StgValue_42 (br            ) [ 0000000000]
tmp_3       (trunc         ) [ 0000000000]
tmp_9       (add           ) [ 0000000000]
tmp_9_cast  (sext          ) [ 0000000000]
tmp_addr    (getelementptr ) [ 0000000000]
StgValue_48 (store         ) [ 0000000000]
StgValue_49 (br            ) [ 0111100000]
StgValue_50 (write         ) [ 0000000000]
StgValue_51 (br            ) [ 0011100000]
i           (phi           ) [ 0000010000]
exitcond2   (icmp          ) [ 0000011111]
i_2         (add           ) [ 0010011111]
StgValue_55 (br            ) [ 0000000000]
tmp_2       (trunc         ) [ 0000000000]
tmp_8_cast  (bitconcatenate) [ 0000001111]
StgValue_58 (br            ) [ 0000011111]
StgValue_59 (ret           ) [ 0000000000]
j1          (phi           ) [ 0000001000]
exitcond1   (icmp          ) [ 0000011111]
j_1         (add           ) [ 0000011111]
StgValue_63 (br            ) [ 0000000000]
tmp_4       (trunc         ) [ 0000000000]
tmp_s       (add           ) [ 0000000000]
tmp_10_cast (sext          ) [ 0000000000]
tmp_addr_1  (getelementptr ) [ 0000000111]
StgValue_68 (br            ) [ 0000011111]
StgValue_69 (br            ) [ 0010011111]
k           (phi           ) [ 0000000100]
exitcond    (icmp          ) [ 0000011111]
k_1         (add           ) [ 0000011111]
StgValue_73 (br            ) [ 0000000000]
StgValue_77 (br            ) [ 0000011111]
A_read      (read          ) [ 0000000000]
tmp_cast    (zext          ) [ 0000000000]
B_read      (read          ) [ 0000000000]
tmp_3_cast  (zext          ) [ 0000000000]
tmp_5       (mul           ) [ 0000000000]
tmp_5_cast  (zext          ) [ 0000000000]
empty       (load          ) [ 0000000000]
tmp_6       (add           ) [ 0000000001]
StgValue_87 (store         ) [ 0000000000]
StgValue_88 (write         ) [ 0000000000]
StgValue_89 (br            ) [ 0000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lp_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lp_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="ln_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ln_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lm_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lm_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/3 StgValue_86/8 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_48/3 empty/7 StgValue_87/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_1/6 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i1_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="j2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="j2_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="j1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="j1_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="k_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="k_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="m_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="n_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_2_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="1"/>
<pin id="220" dir="0" index="1" bw="12" slack="0"/>
<pin id="221" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_9_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="exitcond2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_8_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="exitcond1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="3"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="1"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_10_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="4"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="k_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/8 "/>
</bind>
</comp>

<comp id="295" class="1007" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5/8 tmp_5_cast/8 tmp_6/8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="m_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="4"/>
<pin id="306" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="309" class="1005" name="n_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_2_cast_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="1"/>
<pin id="331" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_8_cast_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="1"/>
<pin id="352" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_addr_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="k_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_6_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="62" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="56" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="50" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="111" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="111" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="111" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="122" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="122" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="122" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="133" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="133" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="133" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="144" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="144" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="144" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="280"><net_src comp="155" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="155" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="76" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="82" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="287" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="94" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="307"><net_src comp="162" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="312"><net_src comp="168" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="318"><net_src comp="174" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="327"><net_src comp="185" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="332"><net_src comp="195" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="340"><net_src comp="208" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="348"><net_src comp="233" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="353"><net_src comp="243" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="361"><net_src comp="256" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="366"><net_src comp="101" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="374"><net_src comp="281" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="379"><net_src comp="295" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {4 9 }
 - Input state : 
	Port: matrixmul : lm | {1 }
	Port: matrixmul : ln | {1 }
	Port: matrixmul : lp | {1 }
	Port: matrixmul : A | {7 }
	Port: matrixmul : B | {7 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_1 : 1
		StgValue_34 : 2
		tmp_1 : 1
		tmp_2_cast : 2
	State 3
		exitcond3 : 1
		j : 1
		StgValue_42 : 2
		tmp_3 : 1
		tmp_9 : 2
		tmp_9_cast : 3
		tmp_addr : 4
		StgValue_48 : 5
	State 4
	State 5
		exitcond2 : 1
		i_2 : 1
		StgValue_55 : 2
		tmp_2 : 1
		tmp_8_cast : 2
	State 6
		exitcond1 : 1
		j_1 : 1
		StgValue_63 : 2
		tmp_4 : 1
		tmp_s : 2
		tmp_10_cast : 3
		tmp_addr_1 : 4
	State 7
		exitcond : 1
		k_1 : 1
		StgValue_73 : 2
	State 8
		tmp_5 : 1
		tmp_5_cast : 2
		tmp_6 : 3
		StgValue_86 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      m_fu_162      |    0    |    0    |   101   |
|    shl   |      n_fu_168      |    0    |    0    |   101   |
|          |      p_fu_174      |    0    |    0    |   101   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_185     |    0    |    0    |    39   |
|          |      j_fu_208      |    0    |    0    |    39   |
|          |    tmp_9_fu_218    |    0    |    0    |    12   |
|    add   |     i_2_fu_233     |    0    |    0    |    39   |
|          |     j_1_fu_256     |    0    |    0    |    39   |
|          |    tmp_s_fu_266    |    0    |    0    |    12   |
|          |     k_1_fu_281     |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_180  |    0    |    0    |    18   |
|          |  exitcond3_fu_203  |    0    |    0    |    18   |
|   icmp   |  exitcond2_fu_228  |    0    |    0    |    18   |
|          |  exitcond1_fu_251  |    0    |    0    |    18   |
|          |   exitcond_fu_276  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_295     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | lp_read_read_fu_50 |    0    |    0    |    0    |
|          | ln_read_read_fu_56 |    0    |    0    |    0    |
|   read   | lm_read_read_fu_62 |    0    |    0    |    0    |
|          |   grp_read_fu_76   |    0    |    0    |    0    |
|          |   grp_read_fu_82   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  |   grp_write_fu_68  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_191    |    0    |    0    |    0    |
|   trunc  |    tmp_3_fu_214    |    0    |    0    |    0    |
|          |    tmp_2_fu_239    |    0    |    0    |    0    |
|          |    tmp_4_fu_262    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|  tmp_2_cast_fu_195 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_243 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  tmp_9_cast_fu_223 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_271 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |   tmp_cast_fu_287  |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_291 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   612   |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| tmp|    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i1_reg_107    |   32   |
|    i_1_reg_324   |   32   |
|    i_2_reg_345   |   32   |
|     i_reg_129    |   32   |
|    j1_reg_140    |   32   |
|    j2_reg_118    |   32   |
|    j_1_reg_358   |   32   |
|     j_reg_337    |   32   |
|    k_1_reg_371   |   32   |
|     k_reg_151    |   32   |
|     m_reg_304    |   32   |
|     n_reg_309    |   32   |
|     p_reg_315    |   32   |
|tmp_2_cast_reg_329|   12   |
|   tmp_6_reg_376  |   32   |
|tmp_8_cast_reg_350|   12   |
|tmp_addr_1_reg_363|   10   |
+------------------+--------+
|       Total      |   482  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68 |  p2  |   3  |  32  |   96   ||    15   |
| grp_access_fu_94 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   180  || 5.35275 ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   612  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   33   |
|  Register |    -   |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    5   |   482  |   645  |
+-----------+--------+--------+--------+--------+--------+
