
LocalNetwork_Concentrator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3e8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001840  0800f528  0800f528  0001f528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d68  08010d68  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  08010d68  08010d68  00020d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d70  08010d70  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010d70  08010d70  00020d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08010d78  08010d78  00020d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08010d80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cd8  20000088  08010e08  00030088  2**2
                  ALLOC
 10 RAM1_region   00000000  20000d60  20000d60  00030088  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00030088  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20000d60  20000d60  00030d60  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 14 .debug_info   00026042  00000000  00000000  000300b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006b14  00000000  00000000  000560f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002360  00000000  00000000  0005cc08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000020c0  00000000  00000000  0005ef68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002721d  00000000  00000000  00061028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000293dd  00000000  00000000  00088245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8c93  00000000  00000000  000b1622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0018a2b5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000092c4  00000000  00000000  0018a308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000088 	.word	0x20000088
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f510 	.word	0x0800f510

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000008c 	.word	0x2000008c
 800017c:	0800f510 	.word	0x0800f510

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000240:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000244:	f000 b974 	b.w	8000530 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14d      	bne.n	800030c <__udivmoddi4+0xac>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d968      	bls.n	8000348 <__udivmoddi4+0xe8>
 8000276:	fab2 f282 	clz	r2, r2
 800027a:	b152      	cbz	r2, 8000292 <__udivmoddi4+0x32>
 800027c:	fa01 f302 	lsl.w	r3, r1, r2
 8000280:	f1c2 0120 	rsb	r1, r2, #32
 8000284:	fa20 f101 	lsr.w	r1, r0, r1
 8000288:	fa0c fc02 	lsl.w	ip, ip, r2
 800028c:	ea41 0803 	orr.w	r8, r1, r3
 8000290:	4094      	lsls	r4, r2
 8000292:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000296:	0c21      	lsrs	r1, r4, #16
 8000298:	fbb8 fef5 	udiv	lr, r8, r5
 800029c:	fa1f f78c 	uxth.w	r7, ip
 80002a0:	fb05 831e 	mls	r3, r5, lr, r8
 80002a4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002a8:	fb0e f107 	mul.w	r1, lr, r7
 80002ac:	4299      	cmp	r1, r3
 80002ae:	d90b      	bls.n	80002c8 <__udivmoddi4+0x68>
 80002b0:	eb1c 0303 	adds.w	r3, ip, r3
 80002b4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80002b8:	f080 811e 	bcs.w	80004f8 <__udivmoddi4+0x298>
 80002bc:	4299      	cmp	r1, r3
 80002be:	f240 811b 	bls.w	80004f8 <__udivmoddi4+0x298>
 80002c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002c6:	4463      	add	r3, ip
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002d0:	fb05 3310 	mls	r3, r5, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 f707 	mul.w	r7, r0, r7
 80002dc:	42a7      	cmp	r7, r4
 80002de:	d90a      	bls.n	80002f6 <__udivmoddi4+0x96>
 80002e0:	eb1c 0404 	adds.w	r4, ip, r4
 80002e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e8:	f080 8108 	bcs.w	80004fc <__udivmoddi4+0x29c>
 80002ec:	42a7      	cmp	r7, r4
 80002ee:	f240 8105 	bls.w	80004fc <__udivmoddi4+0x29c>
 80002f2:	4464      	add	r4, ip
 80002f4:	3802      	subs	r0, #2
 80002f6:	1be4      	subs	r4, r4, r7
 80002f8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	b11e      	cbz	r6, 8000308 <__udivmoddi4+0xa8>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c6 4300 	strd	r4, r3, [r6]
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	428b      	cmp	r3, r1
 800030e:	d908      	bls.n	8000322 <__udivmoddi4+0xc2>
 8000310:	2e00      	cmp	r6, #0
 8000312:	f000 80ee 	beq.w	80004f2 <__udivmoddi4+0x292>
 8000316:	2100      	movs	r1, #0
 8000318:	e9c6 0500 	strd	r0, r5, [r6]
 800031c:	4608      	mov	r0, r1
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d14a      	bne.n	80003c0 <__udivmoddi4+0x160>
 800032a:	42ab      	cmp	r3, r5
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xd4>
 800032e:	4282      	cmp	r2, r0
 8000330:	f200 80f9 	bhi.w	8000526 <__udivmoddi4+0x2c6>
 8000334:	1a84      	subs	r4, r0, r2
 8000336:	eb65 0303 	sbc.w	r3, r5, r3
 800033a:	2001      	movs	r0, #1
 800033c:	4698      	mov	r8, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d0e2      	beq.n	8000308 <__udivmoddi4+0xa8>
 8000342:	e9c6 4800 	strd	r4, r8, [r6]
 8000346:	e7df      	b.n	8000308 <__udivmoddi4+0xa8>
 8000348:	b902      	cbnz	r2, 800034c <__udivmoddi4+0xec>
 800034a:	deff      	udf	#255	; 0xff
 800034c:	fab2 f282 	clz	r2, r2
 8000350:	2a00      	cmp	r2, #0
 8000352:	f040 8091 	bne.w	8000478 <__udivmoddi4+0x218>
 8000356:	eba1 050c 	sub.w	r5, r1, ip
 800035a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	2101      	movs	r1, #1
 8000364:	fbb5 f3f7 	udiv	r3, r5, r7
 8000368:	fb07 5013 	mls	r0, r7, r3, r5
 800036c:	0c25      	lsrs	r5, r4, #16
 800036e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000372:	fb0e f003 	mul.w	r0, lr, r3
 8000376:	42a8      	cmp	r0, r5
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x12c>
 800037a:	eb1c 0505 	adds.w	r5, ip, r5
 800037e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x12a>
 8000384:	42a8      	cmp	r0, r5
 8000386:	f200 80cb 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 800038a:	4643      	mov	r3, r8
 800038c:	1a2d      	subs	r5, r5, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb5 f0f7 	udiv	r0, r5, r7
 8000394:	fb07 5510 	mls	r5, r7, r0, r5
 8000398:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800039c:	fb0e fe00 	mul.w	lr, lr, r0
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	d908      	bls.n	80003b6 <__udivmoddi4+0x156>
 80003a4:	eb1c 0404 	adds.w	r4, ip, r4
 80003a8:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80003ac:	d202      	bcs.n	80003b4 <__udivmoddi4+0x154>
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	f200 80bb 	bhi.w	800052a <__udivmoddi4+0x2ca>
 80003b4:	4628      	mov	r0, r5
 80003b6:	eba4 040e 	sub.w	r4, r4, lr
 80003ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003be:	e79e      	b.n	80002fe <__udivmoddi4+0x9e>
 80003c0:	f1c1 0720 	rsb	r7, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ce:	fa20 f407 	lsr.w	r4, r0, r7
 80003d2:	fa05 f301 	lsl.w	r3, r5, r1
 80003d6:	431c      	orrs	r4, r3
 80003d8:	40fd      	lsrs	r5, r7
 80003da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003de:	fa00 f301 	lsl.w	r3, r0, r1
 80003e2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003e6:	0c20      	lsrs	r0, r4, #16
 80003e8:	fa1f fe8c 	uxth.w	lr, ip
 80003ec:	fb09 5518 	mls	r5, r9, r8, r5
 80003f0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003f4:	fb08 f00e 	mul.w	r0, r8, lr
 80003f8:	42a8      	cmp	r0, r5
 80003fa:	fa02 f201 	lsl.w	r2, r2, r1
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b8>
 8000400:	eb1c 0505 	adds.w	r5, ip, r5
 8000404:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000408:	f080 8088 	bcs.w	800051c <__udivmoddi4+0x2bc>
 800040c:	42a8      	cmp	r0, r5
 800040e:	f240 8085 	bls.w	800051c <__udivmoddi4+0x2bc>
 8000412:	f1a8 0802 	sub.w	r8, r8, #2
 8000416:	4465      	add	r5, ip
 8000418:	1a2d      	subs	r5, r5, r0
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000420:	fb09 5510 	mls	r5, r9, r0, r5
 8000424:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000428:	fb00 fe0e 	mul.w	lr, r0, lr
 800042c:	45ae      	cmp	lr, r5
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1e2>
 8000430:	eb1c 0505 	adds.w	r5, ip, r5
 8000434:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000438:	d26c      	bcs.n	8000514 <__udivmoddi4+0x2b4>
 800043a:	45ae      	cmp	lr, r5
 800043c:	d96a      	bls.n	8000514 <__udivmoddi4+0x2b4>
 800043e:	3802      	subs	r0, #2
 8000440:	4465      	add	r5, ip
 8000442:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000446:	fba0 9402 	umull	r9, r4, r0, r2
 800044a:	eba5 050e 	sub.w	r5, r5, lr
 800044e:	42a5      	cmp	r5, r4
 8000450:	46c8      	mov	r8, r9
 8000452:	46a6      	mov	lr, r4
 8000454:	d356      	bcc.n	8000504 <__udivmoddi4+0x2a4>
 8000456:	d053      	beq.n	8000500 <__udivmoddi4+0x2a0>
 8000458:	b15e      	cbz	r6, 8000472 <__udivmoddi4+0x212>
 800045a:	ebb3 0208 	subs.w	r2, r3, r8
 800045e:	eb65 050e 	sbc.w	r5, r5, lr
 8000462:	fa05 f707 	lsl.w	r7, r5, r7
 8000466:	fa22 f301 	lsr.w	r3, r2, r1
 800046a:	40cd      	lsrs	r5, r1
 800046c:	431f      	orrs	r7, r3
 800046e:	e9c6 7500 	strd	r7, r5, [r6]
 8000472:	2100      	movs	r1, #0
 8000474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000478:	f1c2 0320 	rsb	r3, r2, #32
 800047c:	fa20 f103 	lsr.w	r1, r0, r3
 8000480:	fa0c fc02 	lsl.w	ip, ip, r2
 8000484:	fa25 f303 	lsr.w	r3, r5, r3
 8000488:	4095      	lsls	r5, r2
 800048a:	430d      	orrs	r5, r1
 800048c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fbb3 f1f7 	udiv	r1, r3, r7
 8000498:	fb07 3011 	mls	r0, r7, r1, r3
 800049c:	0c2b      	lsrs	r3, r5, #16
 800049e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004a2:	fb01 f00e 	mul.w	r0, r1, lr
 80004a6:	4298      	cmp	r0, r3
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x260>
 80004ae:	eb1c 0303 	adds.w	r3, ip, r3
 80004b2:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 80004b6:	d22f      	bcs.n	8000518 <__udivmoddi4+0x2b8>
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d92d      	bls.n	8000518 <__udivmoddi4+0x2b8>
 80004bc:	3902      	subs	r1, #2
 80004be:	4463      	add	r3, ip
 80004c0:	1a1b      	subs	r3, r3, r0
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004c8:	fb07 3310 	mls	r3, r7, r0, r3
 80004cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d0:	fb00 f30e 	mul.w	r3, r0, lr
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x28a>
 80004d8:	eb1c 0505 	adds.w	r5, ip, r5
 80004dc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004e0:	d216      	bcs.n	8000510 <__udivmoddi4+0x2b0>
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d914      	bls.n	8000510 <__udivmoddi4+0x2b0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4465      	add	r5, ip
 80004ea:	1aed      	subs	r5, r5, r3
 80004ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f0:	e738      	b.n	8000364 <__udivmoddi4+0x104>
 80004f2:	4631      	mov	r1, r6
 80004f4:	4630      	mov	r0, r6
 80004f6:	e707      	b.n	8000308 <__udivmoddi4+0xa8>
 80004f8:	4686      	mov	lr, r0
 80004fa:	e6e5      	b.n	80002c8 <__udivmoddi4+0x68>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fa      	b.n	80002f6 <__udivmoddi4+0x96>
 8000500:	454b      	cmp	r3, r9
 8000502:	d2a9      	bcs.n	8000458 <__udivmoddi4+0x1f8>
 8000504:	ebb9 0802 	subs.w	r8, r9, r2
 8000508:	eb64 0e0c 	sbc.w	lr, r4, ip
 800050c:	3801      	subs	r0, #1
 800050e:	e7a3      	b.n	8000458 <__udivmoddi4+0x1f8>
 8000510:	4640      	mov	r0, r8
 8000512:	e7ea      	b.n	80004ea <__udivmoddi4+0x28a>
 8000514:	4620      	mov	r0, r4
 8000516:	e794      	b.n	8000442 <__udivmoddi4+0x1e2>
 8000518:	4641      	mov	r1, r8
 800051a:	e7d1      	b.n	80004c0 <__udivmoddi4+0x260>
 800051c:	46d0      	mov	r8, sl
 800051e:	e77b      	b.n	8000418 <__udivmoddi4+0x1b8>
 8000520:	3b02      	subs	r3, #2
 8000522:	4465      	add	r5, ip
 8000524:	e732      	b.n	800038c <__udivmoddi4+0x12c>
 8000526:	4608      	mov	r0, r1
 8000528:	e709      	b.n	800033e <__udivmoddi4+0xde>
 800052a:	4464      	add	r4, ip
 800052c:	3802      	subs	r0, #2
 800052e:	e742      	b.n	80003b6 <__udivmoddi4+0x156>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000538:	f3bf 8f4f 	dsb	sy
}
 800053c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800053e:	4b06      	ldr	r3, [pc, #24]	; (8000558 <__NVIC_SystemReset+0x24>)
 8000540:	68db      	ldr	r3, [r3, #12]
 8000542:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000546:	4904      	ldr	r1, [pc, #16]	; (8000558 <__NVIC_SystemReset+0x24>)
 8000548:	4b04      	ldr	r3, [pc, #16]	; (800055c <__NVIC_SystemReset+0x28>)
 800054a:	4313      	orrs	r3, r2
 800054c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
}
 8000552:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <__NVIC_SystemReset+0x20>
 8000558:	e000ed00 	.word	0xe000ed00
 800055c:	05fa0004 	.word	0x05fa0004

08000560 <at_init>:

/**
 * @brief Set default values to registers.
 */
void at_init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  DEMO_ValidateCodingLora(&RegLoraParam);
 8000564:	4819      	ldr	r0, [pc, #100]	; (80005cc <at_init+0x6c>)
 8000566:	f003 fc54 	bl	8003e12 <DEMO_ValidateCodingLora>
  DEMO_ValidateCodingFsk(&RegFskParam);
 800056a:	4819      	ldr	r0, [pc, #100]	; (80005d0 <at_init+0x70>)
 800056c:	f003 fc92 	bl	8003e94 <DEMO_ValidateCodingFsk>
  RegLoraParam.cr = DEMO_DEFAULT_CR;
 8000570:	4a16      	ldr	r2, [pc, #88]	; (80005cc <at_init+0x6c>)
 8000572:	7813      	ldrb	r3, [r2, #0]
 8000574:	2101      	movs	r1, #1
 8000576:	f361 0343 	bfi	r3, r1, #1, #3
 800057a:	7013      	strb	r3, [r2, #0]
  RegLoraParam.de = DEMO_DEFAULT_DE;
 800057c:	4a13      	ldr	r2, [pc, #76]	; (80005cc <at_init+0x6c>)
 800057e:	7813      	ldrb	r3, [r2, #0]
 8000580:	f36f 0300 	bfc	r3, #0, #1
 8000584:	7013      	strb	r3, [r2, #0]

  RegFskParam.br = DEMO_DEFAULT_BR;
 8000586:	4a12      	ldr	r2, [pc, #72]	; (80005d0 <at_init+0x70>)
 8000588:	6813      	ldr	r3, [r2, #0]
 800058a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800058e:	f361 0317 	bfi	r3, r1, #0, #24
 8000592:	6013      	str	r3, [r2, #0]
  RegFskParam.bt = DEMO_DEFAULT_BT;
 8000594:	4a0e      	ldr	r2, [pc, #56]	; (80005d0 <at_init+0x70>)
 8000596:	79d3      	ldrb	r3, [r2, #7]
 8000598:	2102      	movs	r1, #2
 800059a:	f361 0302 	bfi	r3, r1, #0, #3
 800059e:	71d3      	strb	r3, [r2, #7]
  RegFskParam.fdev = DEMO_DEFAULT_FDEV;
 80005a0:	4a0b      	ldr	r2, [pc, #44]	; (80005d0 <at_init+0x70>)
 80005a2:	6853      	ldr	r3, [r2, #4]
 80005a4:	f24c 3150 	movw	r1, #50000	; 0xc350
 80005a8:	f361 0317 	bfi	r3, r1, #0, #24
 80005ac:	6053      	str	r3, [r2, #4]
  RegFskParam.rise = DEMO_DEFAULT_RISE;
 80005ae:	4a08      	ldr	r2, [pc, #32]	; (80005d0 <at_init+0x70>)
 80005b0:	78d3      	ldrb	r3, [r2, #3]
 80005b2:	2102      	movs	r1, #2
 80005b4:	f361 0302 	bfi	r3, r1, #0, #3
 80005b8:	70d3      	strb	r3, [r2, #3]

  RegRegion = 0;
 80005ba:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <at_init+0x74>)
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
  RegSubregion = 0;
 80005c0:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <at_init+0x78>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200000a4 	.word	0x200000a4
 80005d0:	200000a8 	.word	0x200000a8
 80005d4:	200000b0 	.word	0x200000b0
 80005d8:	200000b4 	.word	0x200000b4

080005dc <at_return_error>:
{
  return AT_OK;
}

ATEerror_t at_return_error(const char *param)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  return AT_ERROR;
 80005e4:	2301      	movs	r3, #1
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <at_reset>:

ATEerror_t at_reset(const char *param)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  NVIC_SystemReset();
 80005f8:	f7ff ff9c 	bl	8000534 <__NVIC_SystemReset>

080005fc <at_version_get>:
}

ATEerror_t at_version_get(const char *param)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  AT_PRINTF(VERSION_STR "\r\n");
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <at_version_get+0x20>)
 8000606:	2200      	movs	r2, #0
 8000608:	2100      	movs	r1, #0
 800060a:	2000      	movs	r0, #0
 800060c:	f00c ff14 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
  return AT_OK;
 8000610:	2300      	movs	r3, #0
}
 8000612:	4618      	mov	r0, r3
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	0800f528 	.word	0x0800f528

08000620 <at_verbose_set>:

ATEerror_t at_verbose_set(const char *param)
{ 
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  const char *buf= param;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	60fb      	str	r3, [r7, #12]
  int32_t lvl_nb;
  
  /* read and set the verbose level */
  if (1 != tiny_sscanf(buf, "%u", &lvl_nb))
 800062c:	f107 0308 	add.w	r3, r7, #8
 8000630:	461a      	mov	r2, r3
 8000632:	4913      	ldr	r1, [pc, #76]	; (8000680 <at_verbose_set+0x60>)
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f00e fa89 	bl	800eb4c <tiny_sscanf>
 800063a:	4603      	mov	r3, r0
 800063c:	2b01      	cmp	r3, #1
 800063e:	d007      	beq.n	8000650 <at_verbose_set+0x30>
  {
    AT_PRINTF("AT+VL: verbose level is not well set");
 8000640:	4b10      	ldr	r3, [pc, #64]	; (8000684 <at_verbose_set+0x64>)
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	2000      	movs	r0, #0
 8000648:	f00c fef6 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 800064c:	2302      	movs	r3, #2
 800064e:	e013      	b.n	8000678 <at_verbose_set+0x58>
  }
  if ((lvl_nb > VLEVEL_H)||(lvl_nb <VLEVEL_OFF))
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	2b03      	cmp	r3, #3
 8000654:	dc02      	bgt.n	800065c <at_verbose_set+0x3c>
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	2b00      	cmp	r3, #0
 800065a:	da07      	bge.n	800066c <at_verbose_set+0x4c>
  {
    AT_PRINTF("AT+VL: verbose level out of range => 0(VLEVEL_OFF) to 3(VLEVEL_H)");
 800065c:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <at_verbose_set+0x68>)
 800065e:	2200      	movs	r2, #0
 8000660:	2100      	movs	r1, #0
 8000662:	2000      	movs	r0, #0
 8000664:	f00c fee8 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8000668:	2302      	movs	r3, #2
 800066a:	e005      	b.n	8000678 <at_verbose_set+0x58>
  }
  
  UTIL_ADV_TRACE_SetVerboseLevel( lvl_nb);
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4618      	mov	r0, r3
 8000672:	f00c ff6f 	bl	800d554 <UTIL_ADV_TRACE_SetVerboseLevel>
  
  return AT_OK;  
 8000676:	2300      	movs	r3, #0
}
 8000678:	4618      	mov	r0, r3
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	0800f530 	.word	0x0800f530
 8000684:	0800f534 	.word	0x0800f534
 8000688:	0800f55c 	.word	0x0800f55c

0800068c <at_verbose_get>:

ATEerror_t at_verbose_get(const char *param)
{ 
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af02      	add	r7, sp, #8
 8000692:	6078      	str	r0, [r7, #4]
  AT_PRINTF("%u", UTIL_ADV_TRACE_GetVerboseLevel());
 8000694:	f00c ff6e 	bl	800d574 <UTIL_ADV_TRACE_GetVerboseLevel>
 8000698:	4603      	mov	r3, r0
 800069a:	9300      	str	r3, [sp, #0]
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <at_verbose_get+0x28>)
 800069e:	2200      	movs	r2, #0
 80006a0:	2100      	movs	r1, #0
 80006a2:	2000      	movs	r0, #0
 80006a4:	f00c fec8 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
  return AT_OK;  
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	0800f530 	.word	0x0800f530

080006b8 <at_list_regions>:
 * @brief List all available regions.
 * @param param ignored
 * @return AT_OK
 */
ATEerror_t at_list_regions(const char *param)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b089      	sub	sp, #36	; 0x24
 80006bc:	af04      	add	r7, sp, #16
 80006be:	6078      	str	r0, [r7, #4]
  AT_PRINTF("Regions and subregions %s:", VERSION_STR);
 80006c0:	4b3d      	ldr	r3, [pc, #244]	; (80007b8 <at_list_regions+0x100>)
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	4b3d      	ldr	r3, [pc, #244]	; (80007bc <at_list_regions+0x104>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	2100      	movs	r1, #0
 80006ca:	2000      	movs	r0, #0
 80006cc:	f00c feb4 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
  for(int r = 0; r < DEMO_Regions_n; r++)
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e065      	b.n	80007a2 <at_list_regions+0xea>
  {
    AT_PRINTF("\r\n\t%i - %3u.%03u MHz - %s\r\n", r,
 80006d6:	493a      	ldr	r1, [pc, #232]	; (80007c0 <at_list_regions+0x108>)
 80006d8:	68fa      	ldr	r2, [r7, #12]
 80006da:	4613      	mov	r3, r2
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4413      	add	r3, r2
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	440b      	add	r3, r1
 80006e4:	3304      	adds	r3, #4
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a36      	ldr	r2, [pc, #216]	; (80007c4 <at_list_regions+0x10c>)
 80006ea:	fba2 2303 	umull	r2, r3, r2, r3
 80006ee:	0c98      	lsrs	r0, r3, #18
 80006f0:	4933      	ldr	r1, [pc, #204]	; (80007c0 <at_list_regions+0x108>)
 80006f2:	68fa      	ldr	r2, [r7, #12]
 80006f4:	4613      	mov	r3, r2
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	4413      	add	r3, r2
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	440b      	add	r3, r1
 80006fe:	3304      	adds	r3, #4
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a31      	ldr	r2, [pc, #196]	; (80007c8 <at_list_regions+0x110>)
 8000704:	fba2 2303 	umull	r2, r3, r2, r3
 8000708:	099b      	lsrs	r3, r3, #6
 800070a:	4a2f      	ldr	r2, [pc, #188]	; (80007c8 <at_list_regions+0x110>)
 800070c:	fba2 1203 	umull	r1, r2, r2, r3
 8000710:	0992      	lsrs	r2, r2, #6
 8000712:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000716:	fb01 f202 	mul.w	r2, r1, r2
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	4c28      	ldr	r4, [pc, #160]	; (80007c0 <at_list_regions+0x108>)
 800071e:	68f9      	ldr	r1, [r7, #12]
 8000720:	460b      	mov	r3, r1
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	440b      	add	r3, r1
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	4423      	add	r3, r4
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	9303      	str	r3, [sp, #12]
 800072e:	9202      	str	r2, [sp, #8]
 8000730:	9001      	str	r0, [sp, #4]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	4b25      	ldr	r3, [pc, #148]	; (80007cc <at_list_regions+0x114>)
 8000738:	2200      	movs	r2, #0
 800073a:	2100      	movs	r1, #0
 800073c:	2000      	movs	r0, #0
 800073e:	f00c fe7b 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
              DEMO_Regions[r].beacon_freq / 1000000, (DEMO_Regions[r].beacon_freq / 1000) % 1000,
              DEMO_Regions[r].name);

    for(int s = 0; s < DEMO_Regions[r].subregions_n; s++)
 8000742:	2300      	movs	r3, #0
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	e01d      	b.n	8000784 <at_list_regions+0xcc>
    {
      AT_PRINTF("\t%i.%i - %s\r\n", r, s, DEMO_Regions[r].subregions[s].name);
 8000748:	491d      	ldr	r1, [pc, #116]	; (80007c0 <at_list_regions+0x108>)
 800074a:	68fa      	ldr	r2, [r7, #12]
 800074c:	4613      	mov	r3, r2
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	4413      	add	r3, r2
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	440b      	add	r3, r1
 8000756:	3310      	adds	r3, #16
 8000758:	6819      	ldr	r1, [r3, #0]
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	4613      	mov	r3, r2
 800075e:	005b      	lsls	r3, r3, #1
 8000760:	4413      	add	r3, r2
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	440b      	add	r3, r1
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	9302      	str	r3, [sp, #8]
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	9301      	str	r3, [sp, #4]
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <at_list_regions+0x118>)
 8000774:	2200      	movs	r2, #0
 8000776:	2100      	movs	r1, #0
 8000778:	2000      	movs	r0, #0
 800077a:	f00c fe5d 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    for(int s = 0; s < DEMO_Regions[r].subregions_n; s++)
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	3301      	adds	r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	490e      	ldr	r1, [pc, #56]	; (80007c0 <at_list_regions+0x108>)
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	4613      	mov	r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	4413      	add	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	440b      	add	r3, r1
 8000792:	330c      	adds	r3, #12
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	68ba      	ldr	r2, [r7, #8]
 8000798:	429a      	cmp	r2, r3
 800079a:	dbd5      	blt.n	8000748 <at_list_regions+0x90>
  for(int r = 0; r < DEMO_Regions_n; r++)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3301      	adds	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <at_list_regions+0x11c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	68fa      	ldr	r2, [r7, #12]
 80007a8:	429a      	cmp	r2, r3
 80007aa:	db94      	blt.n	80006d6 <at_list_regions+0x1e>
    }
  }

  return AT_OK;
 80007ac:	2300      	movs	r3, #0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd90      	pop	{r4, r7, pc}
 80007b6:	bf00      	nop
 80007b8:	0800f5bc 	.word	0x0800f5bc
 80007bc:	0800f5a0 	.word	0x0800f5a0
 80007c0:	08010a2c 	.word	0x08010a2c
 80007c4:	431bde83 	.word	0x431bde83
 80007c8:	10624dd3 	.word	0x10624dd3
 80007cc:	0800f5c4 	.word	0x0800f5c4
 80007d0:	0800f5e0 	.word	0x0800f5e0
 80007d4:	08010aa4 	.word	0x08010aa4

080007d8 <at_DE_set>:
{                                                                \
    AT_PRINTF("%u", (unsigned int)(var));                        \
    return AT_OK;                                                \
}

AT_PROVIDE_GETSET(DE,        RegLoraParam.de,      0,                           1)
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af02      	add	r7, sp, #8
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	f107 0308 	add.w	r3, r7, #8
 80007e4:	461a      	mov	r2, r3
 80007e6:	4915      	ldr	r1, [pc, #84]	; (800083c <at_DE_set+0x64>)
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f00e f9af 	bl	800eb4c <tiny_sscanf>
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d102      	bne.n	80007fc <at_DE_set+0x24>
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d911      	bls.n	8000820 <at_DE_set+0x48>
 80007fc:	4b10      	ldr	r3, [pc, #64]	; (8000840 <at_DE_set+0x68>)
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	2000      	movs	r0, #0
 8000804:	f00c fe18 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000808:	2301      	movs	r3, #1
 800080a:	9301      	str	r3, [sp, #4]
 800080c:	2300      	movs	r3, #0
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <at_DE_set+0x6c>)
 8000812:	2200      	movs	r2, #0
 8000814:	2100      	movs	r1, #0
 8000816:	2000      	movs	r0, #0
 8000818:	f00c fe0e 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800081c:	2302      	movs	r3, #2
 800081e:	e009      	b.n	8000834 <at_DE_set+0x5c>
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	b2d9      	uxtb	r1, r3
 8000828:	4a07      	ldr	r2, [pc, #28]	; (8000848 <at_DE_set+0x70>)
 800082a:	7813      	ldrb	r3, [r2, #0]
 800082c:	f361 0300 	bfi	r3, r1, #0, #1
 8000830:	7013      	strb	r3, [r2, #0]
 8000832:	2300      	movs	r3, #0
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	0800f5f0 	.word	0x0800f5f0
 8000840:	0800f5f4 	.word	0x0800f5f4
 8000844:	0800f5f8 	.word	0x0800f5f8
 8000848:	200000a4 	.word	0x200000a4

0800084c <at_DE_get>:
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af02      	add	r7, sp, #8
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	4b08      	ldr	r3, [pc, #32]	; (8000878 <at_DE_get+0x2c>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800085c:	b2db      	uxtb	r3, r3
 800085e:	9300      	str	r3, [sp, #0]
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <at_DE_get+0x30>)
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	2000      	movs	r0, #0
 8000868:	f00c fde6 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800086c:	2300      	movs	r3, #0
 800086e:	4618      	mov	r0, r3
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200000a4 	.word	0x200000a4
 800087c:	0800f530 	.word	0x0800f530

08000880 <at_CR_set>:
AT_PROVIDE_GETSET(CR,        RegLoraParam.cr,      DEMO_LORA_PARAM_CR_MIN,      DEMO_LORA_PARAM_CR_MAX)
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af02      	add	r7, sp, #8
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	f107 0308 	add.w	r3, r7, #8
 800088c:	461a      	mov	r2, r3
 800088e:	4916      	ldr	r1, [pc, #88]	; (80008e8 <at_CR_set+0x68>)
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f00e f95b 	bl	800eb4c <tiny_sscanf>
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	2b01      	cmp	r3, #1
 800089c:	d103      	bne.n	80008a6 <at_CR_set+0x26>
 800089e:	68bb      	ldr	r3, [r7, #8]
 80008a0:	3b01      	subs	r3, #1
 80008a2:	2b03      	cmp	r3, #3
 80008a4:	d911      	bls.n	80008ca <at_CR_set+0x4a>
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <at_CR_set+0x6c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	2100      	movs	r1, #0
 80008ac:	2000      	movs	r0, #0
 80008ae:	f00c fdc3 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80008b2:	2304      	movs	r3, #4
 80008b4:	9301      	str	r3, [sp, #4]
 80008b6:	2301      	movs	r3, #1
 80008b8:	9300      	str	r3, [sp, #0]
 80008ba:	4b0d      	ldr	r3, [pc, #52]	; (80008f0 <at_CR_set+0x70>)
 80008bc:	2200      	movs	r2, #0
 80008be:	2100      	movs	r1, #0
 80008c0:	2000      	movs	r0, #0
 80008c2:	f00c fdb9 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80008c6:	2302      	movs	r3, #2
 80008c8:	e009      	b.n	80008de <at_CR_set+0x5e>
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	f003 0307 	and.w	r3, r3, #7
 80008d0:	b2d9      	uxtb	r1, r3
 80008d2:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <at_CR_set+0x74>)
 80008d4:	7813      	ldrb	r3, [r2, #0]
 80008d6:	f361 0343 	bfi	r3, r1, #1, #3
 80008da:	7013      	strb	r3, [r2, #0]
 80008dc:	2300      	movs	r3, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	0800f5f0 	.word	0x0800f5f0
 80008ec:	0800f618 	.word	0x0800f618
 80008f0:	0800f5f8 	.word	0x0800f5f8
 80008f4:	200000a4 	.word	0x200000a4

080008f8 <at_CR_get>:
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af02      	add	r7, sp, #8
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <at_CR_get+0x2c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8000908:	b2db      	uxtb	r3, r3
 800090a:	9300      	str	r3, [sp, #0]
 800090c:	4b06      	ldr	r3, [pc, #24]	; (8000928 <at_CR_get+0x30>)
 800090e:	2200      	movs	r2, #0
 8000910:	2100      	movs	r1, #0
 8000912:	2000      	movs	r0, #0
 8000914:	f00c fd90 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000918:	2300      	movs	r3, #0
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200000a4 	.word	0x200000a4
 8000928:	0800f530 	.word	0x0800f530

0800092c <at_SF_set>:
AT_PROVIDE_GETSET(SF,        RegLoraParam.sf,      DEMO_LORA_PARAM_SF_MIN,      DEMO_LORA_PARAM_SF_MAX)
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	f107 0308 	add.w	r3, r7, #8
 8000938:	461a      	mov	r2, r3
 800093a:	4916      	ldr	r1, [pc, #88]	; (8000994 <at_SF_set+0x68>)
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f00e f905 	bl	800eb4c <tiny_sscanf>
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d103      	bne.n	8000952 <at_SF_set+0x26>
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	3b06      	subs	r3, #6
 800094e:	2b06      	cmp	r3, #6
 8000950:	d911      	bls.n	8000976 <at_SF_set+0x4a>
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <at_SF_set+0x6c>)
 8000954:	2200      	movs	r2, #0
 8000956:	2100      	movs	r1, #0
 8000958:	2000      	movs	r0, #0
 800095a:	f00c fd6d 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800095e:	230c      	movs	r3, #12
 8000960:	9301      	str	r3, [sp, #4]
 8000962:	2306      	movs	r3, #6
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	4b0d      	ldr	r3, [pc, #52]	; (800099c <at_SF_set+0x70>)
 8000968:	2200      	movs	r2, #0
 800096a:	2100      	movs	r1, #0
 800096c:	2000      	movs	r0, #0
 800096e:	f00c fd63 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000972:	2302      	movs	r3, #2
 8000974:	e009      	b.n	800098a <at_SF_set+0x5e>
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	f003 030f 	and.w	r3, r3, #15
 800097c:	b2d9      	uxtb	r1, r3
 800097e:	4a08      	ldr	r2, [pc, #32]	; (80009a0 <at_SF_set+0x74>)
 8000980:	7853      	ldrb	r3, [r2, #1]
 8000982:	f361 0303 	bfi	r3, r1, #0, #4
 8000986:	7053      	strb	r3, [r2, #1]
 8000988:	2300      	movs	r3, #0
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	0800f5f0 	.word	0x0800f5f0
 8000998:	0800f61c 	.word	0x0800f61c
 800099c:	0800f5f8 	.word	0x0800f5f8
 80009a0:	200000a4 	.word	0x200000a4

080009a4 <at_SF_get>:
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <at_SF_get+0x2c>)
 80009ae:	785b      	ldrb	r3, [r3, #1]
 80009b0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <at_SF_get+0x30>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	2000      	movs	r0, #0
 80009c0:	f00c fd3a 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80009c4:	2300      	movs	r3, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200000a4 	.word	0x200000a4
 80009d4:	0800f530 	.word	0x0800f530

080009d8 <at_BW_set>:
AT_PROVIDE_GETSET(BW,        RegLoraParam.bw,      DEMO_LORA_PARAM_BW_MIN,      DEMO_LORA_PARAM_BW_MAX)
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af02      	add	r7, sp, #8
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	f107 0308 	add.w	r3, r7, #8
 80009e4:	461a      	mov	r2, r3
 80009e6:	4915      	ldr	r1, [pc, #84]	; (8000a3c <at_BW_set+0x64>)
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f00e f8af 	bl	800eb4c <tiny_sscanf>
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d102      	bne.n	80009fc <at_BW_set+0x24>
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	2b09      	cmp	r3, #9
 80009fa:	d911      	bls.n	8000a20 <at_BW_set+0x48>
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <at_BW_set+0x68>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2000      	movs	r0, #0
 8000a04:	f00c fd18 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000a08:	2309      	movs	r3, #9
 8000a0a:	9301      	str	r3, [sp, #4]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <at_BW_set+0x6c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	2100      	movs	r1, #0
 8000a16:	2000      	movs	r0, #0
 8000a18:	f00c fd0e 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	e009      	b.n	8000a34 <at_BW_set+0x5c>
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	f003 030f 	and.w	r3, r3, #15
 8000a26:	b2d9      	uxtb	r1, r3
 8000a28:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <at_BW_set+0x70>)
 8000a2a:	7813      	ldrb	r3, [r2, #0]
 8000a2c:	f361 1307 	bfi	r3, r1, #4, #4
 8000a30:	7013      	strb	r3, [r2, #0]
 8000a32:	2300      	movs	r3, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	3710      	adds	r7, #16
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	0800f5f0 	.word	0x0800f5f0
 8000a40:	0800f620 	.word	0x0800f620
 8000a44:	0800f5f8 	.word	0x0800f5f8
 8000a48:	200000a4 	.word	0x200000a4

08000a4c <at_BW_get>:
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af02      	add	r7, sp, #8
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <at_BW_get+0x2c>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <at_BW_get+0x30>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	2100      	movs	r1, #0
 8000a66:	2000      	movs	r0, #0
 8000a68:	f00c fce6 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200000a4 	.word	0x200000a4
 8000a7c:	0800f530 	.word	0x0800f530

08000a80 <at_RISE_set>:

AT_PROVIDE_GETSET(RISE,      RegFskParam.rise,     DEMO_FSK_PARAM_RISE_MIN,     DEMO_FSK_PARAM_RISE_MAX)
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	f107 0308 	add.w	r3, r7, #8
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4915      	ldr	r1, [pc, #84]	; (8000ae4 <at_RISE_set+0x64>)
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f00e f85b 	bl	800eb4c <tiny_sscanf>
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d102      	bne.n	8000aa4 <at_RISE_set+0x24>
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	2b07      	cmp	r3, #7
 8000aa2:	d911      	bls.n	8000ac8 <at_RISE_set+0x48>
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <at_RISE_set+0x68>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f00c fcc4 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000ab0:	2307      	movs	r3, #7
 8000ab2:	9301      	str	r3, [sp, #4]
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	9300      	str	r3, [sp, #0]
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <at_RISE_set+0x6c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f00c fcba 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	e009      	b.n	8000adc <at_RISE_set+0x5c>
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	b2d9      	uxtb	r1, r3
 8000ad0:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <at_RISE_set+0x70>)
 8000ad2:	78d3      	ldrb	r3, [r2, #3]
 8000ad4:	f361 0302 	bfi	r3, r1, #0, #3
 8000ad8:	70d3      	strb	r3, [r2, #3]
 8000ada:	2300      	movs	r3, #0
 8000adc:	4618      	mov	r0, r3
 8000ade:	3710      	adds	r7, #16
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	0800f5f0 	.word	0x0800f5f0
 8000ae8:	0800f624 	.word	0x0800f624
 8000aec:	0800f5f8 	.word	0x0800f5f8
 8000af0:	200000a8 	.word	0x200000a8

08000af4 <at_RISE_get>:
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af02      	add	r7, sp, #8
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <at_RISE_get+0x2c>)
 8000afe:	78db      	ldrb	r3, [r3, #3]
 8000b00:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <at_RISE_get+0x30>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f00c fc92 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000b14:	2300      	movs	r3, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200000a8 	.word	0x200000a8
 8000b24:	0800f530 	.word	0x0800f530

08000b28 <at_BR_set>:
AT_PROVIDE_GETSET(BR,        RegFskParam.br,       DEMO_FSK_PARAM_BR_MIN,       DEMO_FSK_PARAM_BR_MAX)
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	f107 0308 	add.w	r3, r7, #8
 8000b34:	461a      	mov	r2, r3
 8000b36:	4917      	ldr	r1, [pc, #92]	; (8000b94 <at_BR_set+0x6c>)
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f00e f807 	bl	800eb4c <tiny_sscanf>
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d105      	bne.n	8000b52 <at_BR_set+0x2a>
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8000b4c:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <at_BR_set+0x70>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d912      	bls.n	8000b78 <at_BR_set+0x50>
 8000b52:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <at_BR_set+0x74>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f00c fc6d 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <at_BR_set+0x78>)
 8000b60:	9301      	str	r3, [sp, #4]
 8000b62:	f44f 7316 	mov.w	r3, #600	; 0x258
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <at_BR_set+0x7c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	2000      	movs	r0, #0
 8000b70:	f00c fc62 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000b74:	2302      	movs	r3, #2
 8000b76:	e008      	b.n	8000b8a <at_BR_set+0x62>
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ba8 <at_BR_set+0x80>)
 8000b80:	6813      	ldr	r3, [r2, #0]
 8000b82:	f361 0317 	bfi	r3, r1, #0, #24
 8000b86:	6013      	str	r3, [r2, #0]
 8000b88:	2300      	movs	r3, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	0800f5f0 	.word	0x0800f5f0
 8000b98:	00049188 	.word	0x00049188
 8000b9c:	0800f62c 	.word	0x0800f62c
 8000ba0:	000493e0 	.word	0x000493e0
 8000ba4:	0800f5f8 	.word	0x0800f5f8
 8000ba8:	200000a8 	.word	0x200000a8

08000bac <at_BR_get>:
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af02      	add	r7, sp, #8
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <at_BR_get+0x28>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8000bbc:	9300      	str	r3, [sp, #0]
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <at_BR_get+0x2c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f00c fc37 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000bca:	2300      	movs	r3, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200000a8 	.word	0x200000a8
 8000bd8:	0800f530 	.word	0x0800f530

08000bdc <at_FDEV_set>:
AT_PROVIDE_GETSET(FDEV,      RegFskParam.fdev,     DEMO_FSK_PARAM_FDEV_MIN,     DEMO_FSK_PARAM_FDEV_MAX)
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af02      	add	r7, sp, #8
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	f107 0308 	add.w	r3, r7, #8
 8000be8:	461a      	mov	r2, r3
 8000bea:	4915      	ldr	r1, [pc, #84]	; (8000c40 <at_FDEV_set+0x64>)
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f00d ffad 	bl	800eb4c <tiny_sscanf>
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d103      	bne.n	8000c02 <at_FDEV_set+0x26>
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	4a11      	ldr	r2, [pc, #68]	; (8000c44 <at_FDEV_set+0x68>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d911      	bls.n	8000c26 <at_FDEV_set+0x4a>
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <at_FDEV_set+0x6c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f00c fc15 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <at_FDEV_set+0x68>)
 8000c10:	9301      	str	r3, [sp, #4]
 8000c12:	2300      	movs	r3, #0
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <at_FDEV_set+0x70>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f00c fc0b 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000c22:	2302      	movs	r3, #2
 8000c24:	e008      	b.n	8000c38 <at_FDEV_set+0x5c>
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8000c2c:	4a08      	ldr	r2, [pc, #32]	; (8000c50 <at_FDEV_set+0x74>)
 8000c2e:	6853      	ldr	r3, [r2, #4]
 8000c30:	f361 0317 	bfi	r3, r1, #0, #24
 8000c34:	6053      	str	r3, [r2, #4]
 8000c36:	2300      	movs	r3, #0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3710      	adds	r7, #16
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	0800f5f0 	.word	0x0800f5f0
 8000c44:	000493e0 	.word	0x000493e0
 8000c48:	0800f630 	.word	0x0800f630
 8000c4c:	0800f5f8 	.word	0x0800f5f8
 8000c50:	200000a8 	.word	0x200000a8

08000c54 <at_FDEV_get>:
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af02      	add	r7, sp, #8
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <at_FDEV_get+0x28>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f3c3 0317 	ubfx	r3, r3, #0, #24
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <at_FDEV_get+0x2c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f00c fbe3 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000c72:	2300      	movs	r3, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	200000a8 	.word	0x200000a8
 8000c80:	0800f530 	.word	0x0800f530

08000c84 <at_BT_set>:
AT_PROVIDE_GETSET(BT,        RegFskParam.bt,       DEMO_FSK_PARAM_BT_MIN,       DEMO_FSK_PARAM_BT_MAX)
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af02      	add	r7, sp, #8
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	461a      	mov	r2, r3
 8000c92:	4915      	ldr	r1, [pc, #84]	; (8000ce8 <at_BT_set+0x64>)
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f00d ff59 	bl	800eb4c <tiny_sscanf>
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d102      	bne.n	8000ca8 <at_BT_set+0x24>
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d911      	bls.n	8000ccc <at_BT_set+0x48>
 8000ca8:	4b10      	ldr	r3, [pc, #64]	; (8000cec <at_BT_set+0x68>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f00c fbc2 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	2300      	movs	r3, #0
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <at_BT_set+0x6c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	f00c fbb8 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000cc8:	2302      	movs	r3, #2
 8000cca:	e009      	b.n	8000ce0 <at_BT_set+0x5c>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	b2d9      	uxtb	r1, r3
 8000cd4:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <at_BT_set+0x70>)
 8000cd6:	79d3      	ldrb	r3, [r2, #7]
 8000cd8:	f361 0302 	bfi	r3, r1, #0, #3
 8000cdc:	71d3      	strb	r3, [r2, #7]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	0800f5f0 	.word	0x0800f5f0
 8000cec:	0800f638 	.word	0x0800f638
 8000cf0:	0800f5f8 	.word	0x0800f5f8
 8000cf4:	200000a8 	.word	0x200000a8

08000cf8 <at_BT_get>:
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af02      	add	r7, sp, #8
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <at_BT_get+0x2c>)
 8000d02:	79db      	ldrb	r3, [r3, #7]
 8000d04:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <at_BT_get+0x30>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2100      	movs	r1, #0
 8000d12:	2000      	movs	r0, #0
 8000d14:	f00c fb90 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000d18:	2300      	movs	r3, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200000a8 	.word	0x200000a8
 8000d28:	0800f530 	.word	0x0800f530

08000d2c <at_REGION_set>:

AT_PROVIDE_GETSET(REGION,    RegRegion,            0,                           255)
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	f107 0308 	add.w	r3, r7, #8
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4912      	ldr	r1, [pc, #72]	; (8000d84 <at_REGION_set+0x58>)
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f00d ff05 	bl	800eb4c <tiny_sscanf>
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d102      	bne.n	8000d50 <at_REGION_set+0x24>
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	2bff      	cmp	r3, #255	; 0xff
 8000d4e:	d911      	bls.n	8000d74 <at_REGION_set+0x48>
 8000d50:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <at_REGION_set+0x5c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	2000      	movs	r0, #0
 8000d58:	f00c fb6e 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000d5c:	23ff      	movs	r3, #255	; 0xff
 8000d5e:	9301      	str	r3, [sp, #4]
 8000d60:	2300      	movs	r3, #0
 8000d62:	9300      	str	r3, [sp, #0]
 8000d64:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <at_REGION_set+0x60>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f00c fb64 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000d70:	2302      	movs	r3, #2
 8000d72:	e003      	b.n	8000d7c <at_REGION_set+0x50>
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	4a06      	ldr	r2, [pc, #24]	; (8000d90 <at_REGION_set+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	0800f5f0 	.word	0x0800f5f0
 8000d88:	0800f63c 	.word	0x0800f63c
 8000d8c:	0800f5f8 	.word	0x0800f5f8
 8000d90:	200000b0 	.word	0x200000b0

08000d94 <at_REGION_get>:
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af02      	add	r7, sp, #8
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <at_REGION_get+0x24>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	9300      	str	r3, [sp, #0]
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <at_REGION_get+0x28>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	2100      	movs	r1, #0
 8000da8:	2000      	movs	r0, #0
 8000daa:	f00c fb45 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000dae:	2300      	movs	r3, #0
 8000db0:	4618      	mov	r0, r3
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200000b0 	.word	0x200000b0
 8000dbc:	0800f530 	.word	0x0800f530

08000dc0 <at_SUBREGION_set>:
AT_PROVIDE_GETSET(SUBREGION, RegSubregion,         0,                           255)
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af02      	add	r7, sp, #8
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	f107 0308 	add.w	r3, r7, #8
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4912      	ldr	r1, [pc, #72]	; (8000e18 <at_SUBREGION_set+0x58>)
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f00d febb 	bl	800eb4c <tiny_sscanf>
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d102      	bne.n	8000de4 <at_SUBREGION_set+0x24>
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	2bff      	cmp	r3, #255	; 0xff
 8000de2:	d911      	bls.n	8000e08 <at_SUBREGION_set+0x48>
 8000de4:	4b0d      	ldr	r3, [pc, #52]	; (8000e1c <at_SUBREGION_set+0x5c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	2000      	movs	r0, #0
 8000dec:	f00c fb24 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000df0:	23ff      	movs	r3, #255	; 0xff
 8000df2:	9301      	str	r3, [sp, #4]
 8000df4:	2300      	movs	r3, #0
 8000df6:	9300      	str	r3, [sp, #0]
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <at_SUBREGION_set+0x60>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f00c fb1a 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000e04:	2302      	movs	r3, #2
 8000e06:	e003      	b.n	8000e10 <at_SUBREGION_set+0x50>
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <at_SUBREGION_set+0x64>)
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	0800f5f0 	.word	0x0800f5f0
 8000e1c:	0800f644 	.word	0x0800f644
 8000e20:	0800f5f8 	.word	0x0800f5f8
 8000e24:	200000b4 	.word	0x200000b4

08000e28 <at_SUBREGION_get>:
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af02      	add	r7, sp, #8
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <at_SUBREGION_get+0x24>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <at_SUBREGION_get+0x28>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f00c fafb 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000e42:	2300      	movs	r3, #0
 8000e44:	4618      	mov	r0, r3
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	200000b4 	.word	0x200000b4
 8000e50:	0800f530 	.word	0x0800f530

08000e54 <at_beacon_get>:
 * @brief Start or stop sending beacons.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_beacon_get(const char *param)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  if(CONC_IsEnabled() == true)
 8000e5c:	f000 ffd2 	bl	8001e04 <CONC_IsEnabled>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <at_beacon_get+0x20>
  {
    AT_PRINTF("1\r\n");
 8000e66:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <at_beacon_get+0x38>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f00c fae3 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8000e72:	e005      	b.n	8000e80 <at_beacon_get+0x2c>
  }
  else
  {
    AT_PRINTF("0\r\n");
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <at_beacon_get+0x3c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f00c fadc 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
  }
  return AT_OK;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	0800f650 	.word	0x0800f650
 8000e90:	0800f654 	.word	0x0800f654

08000e94 <at_beacon_set>:
 * @brief Start or stop sending beacons.
 * @param param
 * @return one of ATEerror_t
 */
ATEerror_t at_beacon_set(const char *param)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  int ret;

  if(param[0] == '\0')
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d101      	bne.n	8000ea8 <at_beacon_set+0x14>
  {
    return AT_PARAM_ERROR;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	e046      	b.n	8000f36 <at_beacon_set+0xa2>
  }
  else if(param[0] == '0')
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b30      	cmp	r3, #48	; 0x30
 8000eae:	d103      	bne.n	8000eb8 <at_beacon_set+0x24>
  {
    CONC_StopBeacon();
 8000eb0:	f000 ff88 	bl	8001dc4 <CONC_StopBeacon>
    return AT_OK;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	e03e      	b.n	8000f36 <at_beacon_set+0xa2>
  }
  else if(param[0] == '1')
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b31      	cmp	r3, #49	; 0x31
 8000ebe:	d133      	bne.n	8000f28 <at_beacon_set+0x94>
  {
    ret = CONC_StartBeacon(RegRegion, RegSubregion);  /*Enable transmitting beacons*/
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <at_beacon_set+0xac>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a1f      	ldr	r2, [pc, #124]	; (8000f44 <at_beacon_set+0xb0>)
 8000ec6:	6812      	ldr	r2, [r2, #0]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 fe70 	bl	8001bb0 <CONC_StartBeacon>
 8000ed0:	60f8      	str	r0, [r7, #12]
    switch(ret)
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d825      	bhi.n	8000f24 <at_beacon_set+0x90>
 8000ed8:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <at_beacon_set+0x4c>)
 8000eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ede:	bf00      	nop
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08000ef5 	.word	0x08000ef5
 8000ee8:	08000f05 	.word	0x08000f05
 8000eec:	08000f15 	.word	0x08000f15
    {
      case 0:
        return AT_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e020      	b.n	8000f36 <at_beacon_set+0xa2>
      case 1:
        AT_PRINTF("Beacon is already enabled!");
 8000ef4:	4b14      	ldr	r3, [pc, #80]	; (8000f48 <at_beacon_set+0xb4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2000      	movs	r0, #0
 8000efc:	f00c fa9c 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
        return AT_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e018      	b.n	8000f36 <at_beacon_set+0xa2>
      case 2:
        AT_PRINTF("Wrong region number!");
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <at_beacon_set+0xb8>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	2100      	movs	r1, #0
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f00c fa94 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
        return AT_PARAM_ERROR;
 8000f10:	2302      	movs	r3, #2
 8000f12:	e010      	b.n	8000f36 <at_beacon_set+0xa2>
      case 3:
        AT_PRINTF("Wrong subregion number for region given!");
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <at_beacon_set+0xbc>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f00c fa8c 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
        return AT_PARAM_ERROR;
 8000f20:	2302      	movs	r3, #2
 8000f22:	e008      	b.n	8000f36 <at_beacon_set+0xa2>
      default:
        return AT_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	e006      	b.n	8000f36 <at_beacon_set+0xa2>
    }
  }
  else
  {
    AT_PRINTF("Value can be only 0 or 1!");
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <at_beacon_set+0xc0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f00c fa82 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8000f34:	2302      	movs	r3, #2
  }
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200000b0 	.word	0x200000b0
 8000f44:	200000b4 	.word	0x200000b4
 8000f48:	0800f658 	.word	0x0800f658
 8000f4c:	0800f674 	.word	0x0800f674
 8000f50:	0800f68c 	.word	0x0800f68c
 8000f54:	0800f6b8 	.word	0x0800f6b8

08000f58 <at_beacon_run>:
 * @brief Start or stop sending beacons.
 * @param param
 * @return one of ATEerror_t
 */
ATEerror_t at_beacon_run(const char *param)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  return at_beacon_set("1");
 8000f60:	4803      	ldr	r0, [pc, #12]	; (8000f70 <at_beacon_run+0x18>)
 8000f62:	f7ff ff97 	bl	8000e94 <at_beacon_set>
 8000f66:	4603      	mov	r3, r0
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	0800f6d4 	.word	0x0800f6d4

08000f74 <at_mod_helper>:
 * @param param parameters of AT command
 * @param test_only if true, only respond and do not use the modulation
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_helper(bool lora, const char *param, bool test_only)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
 8000f80:	4613      	mov	r3, r2
 8000f82:	71bb      	strb	r3, [r7, #6]
  uint32_t eui;
  CONC_SetModReturn_t ret2;
  int ret1;


  if(CONC_IsEnabled() == false)
 8000f84:	f000 ff3e 	bl	8001e04 <CONC_IsEnabled>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	f083 0301 	eor.w	r3, r3, #1
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d007      	beq.n	8000fa4 <at_mod_helper+0x30>
  {
    AT_PRINTF("Beacon is not on!");
 8000f94:	4b33      	ldr	r3, [pc, #204]	; (8001064 <at_mod_helper+0xf0>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f00c fa4c 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    return AT_PARAM_ERROR;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e05a      	b.n	800105a <at_mod_helper+0xe6>
  }

  if(test_only == false)
 8000fa4:	79bb      	ldrb	r3, [r7, #6]
 8000fa6:	f083 0301 	eor.w	r3, r3, #1
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d012      	beq.n	8000fd6 <at_mod_helper+0x62>
  {
    ret1 = tiny_sscanf(param, "0x%x", &eui);
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	492c      	ldr	r1, [pc, #176]	; (8001068 <at_mod_helper+0xf4>)
 8000fb8:	6838      	ldr	r0, [r7, #0]
 8000fba:	f00d fdc7 	bl	800eb4c <tiny_sscanf>
 8000fbe:	6138      	str	r0, [r7, #16]
    if(ret1 != 1)
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d009      	beq.n	8000fda <at_mod_helper+0x66>
    {
        AT_PRINTF("EUI was not understood! (use AT+MOD_XXX=0xabcd1234)");
 8000fc6:	4b29      	ldr	r3, [pc, #164]	; (800106c <at_mod_helper+0xf8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f00c fa33 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
        return AT_PARAM_ERROR;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e041      	b.n	800105a <at_mod_helper+0xe6>
    }
  }
  else
  {
    eui = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
  }

  if(lora)
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d008      	beq.n	8000ff2 <at_mod_helper+0x7e>
  {
    ret2 = CONC_SetModLora(eui, &RegLoraParam, test_only);     /*Change or test the mode*/
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	79ba      	ldrb	r2, [r7, #6]
 8000fe4:	4922      	ldr	r1, [pc, #136]	; (8001070 <at_mod_helper+0xfc>)
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 ff18 	bl	8001e1c <CONC_SetModLora>
 8000fec:	4603      	mov	r3, r0
 8000fee:	75fb      	strb	r3, [r7, #23]
 8000ff0:	e007      	b.n	8001002 <at_mod_helper+0x8e>
  }
  else
  {
    ret2 = CONC_SetModFSK(eui, &RegFskParam, test_only);     /*Change or test the mode*/
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	79ba      	ldrb	r2, [r7, #6]
 8000ff6:	491f      	ldr	r1, [pc, #124]	; (8001074 <at_mod_helper+0x100>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 ffe3 	bl	8001fc4 <CONC_SetModFSK>
 8000ffe:	4603      	mov	r3, r0
 8001000:	75fb      	strb	r3, [r7, #23]
  }

  switch(ret2)
 8001002:	7dfb      	ldrb	r3, [r7, #23]
 8001004:	2b04      	cmp	r3, #4
 8001006:	d827      	bhi.n	8001058 <at_mod_helper+0xe4>
 8001008:	a201      	add	r2, pc, #4	; (adr r2, 8001010 <at_mod_helper+0x9c>)
 800100a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100e:	bf00      	nop
 8001010:	08001025 	.word	0x08001025
 8001014:	08001059 	.word	0x08001059
 8001018:	08001029 	.word	0x08001029
 800101c:	08001039 	.word	0x08001039
 8001020:	08001049 	.word	0x08001049
  {
    case CONC_SETMOD_Ok:
      return AT_OK;
 8001024:	2300      	movs	r3, #0
 8001026:	e018      	b.n	800105a <at_mod_helper+0xe6>
    case CONC_SETMOD_EuiWrong:
      AT_PRINTF("This EUI is not connected!");
 8001028:	4b13      	ldr	r3, [pc, #76]	; (8001078 <at_mod_helper+0x104>)
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	2000      	movs	r0, #0
 8001030:	f00c fa02 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
      return AT_EUI_NOT_CONNECTED;
 8001034:	2306      	movs	r3, #6
 8001036:	e010      	b.n	800105a <at_mod_helper+0xe6>
    case CONC_SETMOD_ModNotAllowed:
      AT_PRINTF("This modulation is not allowed in this region!");
 8001038:	4b10      	ldr	r3, [pc, #64]	; (800107c <at_mod_helper+0x108>)
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2000      	movs	r0, #0
 8001040:	f00c f9fa 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
      return AT_MOD_NOT_ALLOWED;
 8001044:	2305      	movs	r3, #5
 8001046:	e008      	b.n	800105a <at_mod_helper+0xe6>
    case CONC_SETMOD_ModWrong:
      AT_PRINTF("This modulation doesn't work!");
 8001048:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <at_mod_helper+0x10c>)
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2000      	movs	r0, #0
 8001050:	f00c f9f2 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
      return AT_MOD_NOT_ALLOWED;
 8001054:	2305      	movs	r3, #5
 8001056:	e000      	b.n	800105a <at_mod_helper+0xe6>
    default:
      return AT_ERROR;
 8001058:	2301      	movs	r3, #1
  }
}
 800105a:	4618      	mov	r0, r3
 800105c:	3718      	adds	r7, #24
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	0800f6d8 	.word	0x0800f6d8
 8001068:	0800f6ec 	.word	0x0800f6ec
 800106c:	0800f6f4 	.word	0x0800f6f4
 8001070:	200000a4 	.word	0x200000a4
 8001074:	200000a8 	.word	0x200000a8
 8001078:	0800f728 	.word	0x0800f728
 800107c:	0800f744 	.word	0x0800f744
 8001080:	0800f774 	.word	0x0800f774

08001084 <at_mod_lora>:
 * @brief Set modulation to LoRa.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_lora(const char *param)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  return at_mod_helper(1, param, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff ff6f 	bl	8000f74 <at_mod_helper>
 8001096:	4603      	mov	r3, r0
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <at_mod_fsk>:
 * @brief Set modulation to FSK.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_fsk(const char *param)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  return at_mod_helper(0, param, 0);
 80010a8:	2200      	movs	r2, #0
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff ff61 	bl	8000f74 <at_mod_helper>
 80010b2:	4603      	mov	r3, r0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <at_mod_test_lora>:
 * @brief Test LoRa modulation.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_test_lora(const char *param)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  return at_mod_helper(1, param, 1);
 80010c4:	2201      	movs	r2, #1
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	2001      	movs	r0, #1
 80010ca:	f7ff ff53 	bl	8000f74 <at_mod_helper>
 80010ce:	4603      	mov	r3, r0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <at_mod_test_fsk>:
 * @brief Test FSK modulation.
 * @param param parameters of AT command
 * @return one of ATEerror_t
 */
ATEerror_t at_mod_test_fsk(const char *param)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  return at_mod_helper(0, param, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff ff45 	bl	8000f74 <at_mod_helper>
 80010ea:	4603      	mov	r3, r0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <CMD_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void CMD_Init(void (*CmdProcessNotify)(void))
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  at_init();    /*Preset AT registers to defaults*/
 80010fc:	f7ff fa30 	bl	8000560 <at_init>

  UTIL_ADV_TRACE_StartRxProcess(CMD_GetChar);
 8001100:	480d      	ldr	r0, [pc, #52]	; (8001138 <CMD_Init+0x44>)
 8001102:	f00c f989 	bl	800d418 <UTIL_ADV_TRACE_StartRxProcess>
  if (CmdProcessNotify != NULL)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <CMD_Init+0x1e>
  {
    NotifyCb = CmdProcessNotify;
 800110c:	4a0b      	ldr	r2, [pc, #44]	; (800113c <CMD_Init+0x48>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  }
  widx = 0;
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <CMD_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
  ridx = 0;
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <CMD_Init+0x50>)
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
  charCount = 0;
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <CMD_Init+0x54>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
  i = 0;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <CMD_Init+0x58>)
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
  circBuffOverflow = 0;
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <CMD_Init+0x5c>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	080013f9 	.word	0x080013f9
 800113c:	200002f0 	.word	0x200002f0
 8001140:	200002e0 	.word	0x200002e0
 8001144:	200002e4 	.word	0x200002e4
 8001148:	200002e8 	.word	0x200002e8
 800114c:	200002dc 	.word	0x200002dc
 8001150:	200002ec 	.word	0x200002ec

08001154 <CMD_Process>:

void CMD_Process(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b090      	sub	sp, #64	; 0x40
 8001158:	af00      	add	r7, sp, #0
  /* Process all commands */
  if (circBuffOverflow == 1)
 800115a:	4b6b      	ldr	r3, [pc, #428]	; (8001308 <CMD_Process+0x1b4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	f040 80c7 	bne.w	80012f2 <CMD_Process+0x19e>
  {
    com_error(AT_TEST_PARAM_OVERFLOW);
 8001164:	2003      	movs	r0, #3
 8001166:	f000 fa47 	bl	80015f8 <com_error>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800116a:	f3ef 8310 	mrs	r3, PRIMASK
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /*Full flush in case of overflow */
    UTILS_ENTER_CRITICAL_SECTION();
 8001172:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
}
 8001176:	bf00      	nop
    ridx = widx;
 8001178:	4b64      	ldr	r3, [pc, #400]	; (800130c <CMD_Process+0x1b8>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a64      	ldr	r2, [pc, #400]	; (8001310 <CMD_Process+0x1bc>)
 800117e:	6013      	str	r3, [r2, #0]
    charCount = 0;
 8001180:	4b64      	ldr	r3, [pc, #400]	; (8001314 <CMD_Process+0x1c0>)
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
    circBuffOverflow = 0;
 8001186:	4b60      	ldr	r3, [pc, #384]	; (8001308 <CMD_Process+0x1b4>)
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800118e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001192:	f383 8810 	msr	PRIMASK, r3
}
 8001196:	bf00      	nop
    UTILS_EXIT_CRITICAL_SECTION();
    i = 0;
 8001198:	4b5f      	ldr	r3, [pc, #380]	; (8001318 <CMD_Process+0x1c4>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
  }

  while (charCount != 0)
 800119e:	e0a8      	b.n	80012f2 <CMD_Process+0x19e>
  {
#if 0 /* echo On    */
    APP_PRINTF("%c", circBuffer[ridx]);
#endif

    if (circBuffer[ridx] == AT_ERROR_RX_CHAR)
 80011a0:	4b5b      	ldr	r3, [pc, #364]	; (8001310 <CMD_Process+0x1bc>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a5d      	ldr	r2, [pc, #372]	; (800131c <CMD_Process+0x1c8>)
 80011a6:	5cd3      	ldrb	r3, [r2, r3]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d124      	bne.n	80011f6 <CMD_Process+0xa2>
    {
      ridx++;
 80011ac:	4b58      	ldr	r3, [pc, #352]	; (8001310 <CMD_Process+0x1bc>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	4a57      	ldr	r2, [pc, #348]	; (8001310 <CMD_Process+0x1bc>)
 80011b4:	6013      	str	r3, [r2, #0]
      if (ridx == CIRC_BUFF_SIZE)
 80011b6:	4b56      	ldr	r3, [pc, #344]	; (8001310 <CMD_Process+0x1bc>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d102      	bne.n	80011c4 <CMD_Process+0x70>
      {
        ridx = 0;
 80011be:	4b54      	ldr	r3, [pc, #336]	; (8001310 <CMD_Process+0x1bc>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011c4:	f3ef 8310 	mrs	r3, PRIMASK
 80011c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80011ca:	69fb      	ldr	r3, [r7, #28]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 80011cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80011ce:	b672      	cpsid	i
}
 80011d0:	bf00      	nop
      charCount--;
 80011d2:	4b50      	ldr	r3, [pc, #320]	; (8001314 <CMD_Process+0x1c0>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	4a4e      	ldr	r2, [pc, #312]	; (8001314 <CMD_Process+0x1c0>)
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011e0:	6a3b      	ldr	r3, [r7, #32]
 80011e2:	f383 8810 	msr	PRIMASK, r3
}
 80011e6:	bf00      	nop
      UTILS_EXIT_CRITICAL_SECTION();
      com_error(AT_RX_ERROR);
 80011e8:	2004      	movs	r0, #4
 80011ea:	f000 fa05 	bl	80015f8 <com_error>
      i = 0;
 80011ee:	4b4a      	ldr	r3, [pc, #296]	; (8001318 <CMD_Process+0x1c4>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	e07d      	b.n	80012f2 <CMD_Process+0x19e>
    }
    else if ((circBuffer[ridx] == '\r') || (circBuffer[ridx] == '\n'))
 80011f6:	4b46      	ldr	r3, [pc, #280]	; (8001310 <CMD_Process+0x1bc>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a48      	ldr	r2, [pc, #288]	; (800131c <CMD_Process+0x1c8>)
 80011fc:	5cd3      	ldrb	r3, [r2, r3]
 80011fe:	2b0d      	cmp	r3, #13
 8001200:	d005      	beq.n	800120e <CMD_Process+0xba>
 8001202:	4b43      	ldr	r3, [pc, #268]	; (8001310 <CMD_Process+0x1bc>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a45      	ldr	r2, [pc, #276]	; (800131c <CMD_Process+0x1c8>)
 8001208:	5cd3      	ldrb	r3, [r2, r3]
 800120a:	2b0a      	cmp	r3, #10
 800120c:	d13d      	bne.n	800128a <CMD_Process+0x136>
    {
      ridx++;
 800120e:	4b40      	ldr	r3, [pc, #256]	; (8001310 <CMD_Process+0x1bc>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	3301      	adds	r3, #1
 8001214:	4a3e      	ldr	r2, [pc, #248]	; (8001310 <CMD_Process+0x1bc>)
 8001216:	6013      	str	r3, [r2, #0]
      if (ridx == CIRC_BUFF_SIZE)
 8001218:	4b3d      	ldr	r3, [pc, #244]	; (8001310 <CMD_Process+0x1bc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b08      	cmp	r3, #8
 800121e:	d102      	bne.n	8001226 <CMD_Process+0xd2>
      {
        ridx = 0;
 8001220:	4b3b      	ldr	r3, [pc, #236]	; (8001310 <CMD_Process+0x1bc>)
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001226:	f3ef 8310 	mrs	r3, PRIMASK
 800122a:	617b      	str	r3, [r7, #20]
  return(result);
 800122c:	697b      	ldr	r3, [r7, #20]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 800122e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8001230:	b672      	cpsid	i
}
 8001232:	bf00      	nop
      charCount--;
 8001234:	4b37      	ldr	r3, [pc, #220]	; (8001314 <CMD_Process+0x1c0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	3b01      	subs	r3, #1
 800123a:	4a36      	ldr	r2, [pc, #216]	; (8001314 <CMD_Process+0x1c0>)
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001240:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	f383 8810 	msr	PRIMASK, r3
}
 8001248:	bf00      	nop
      UTILS_EXIT_CRITICAL_SECTION();

      if (i != 0)
 800124a:	4b33      	ldr	r3, [pc, #204]	; (8001318 <CMD_Process+0x1c4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d04f      	beq.n	80012f2 <CMD_Process+0x19e>
      {
        command[i] = '\0';
 8001252:	4b31      	ldr	r3, [pc, #196]	; (8001318 <CMD_Process+0x1c4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a32      	ldr	r2, [pc, #200]	; (8001320 <CMD_Process+0x1cc>)
 8001258:	2100      	movs	r1, #0
 800125a:	54d1      	strb	r1, [r2, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800125c:	f3ef 8310 	mrs	r3, PRIMASK
 8001260:	60fb      	str	r3, [r7, #12]
  return(result);
 8001262:	68fb      	ldr	r3, [r7, #12]
        UTILS_ENTER_CRITICAL_SECTION();
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8001266:	b672      	cpsid	i
}
 8001268:	bf00      	nop
        CMD_ProcessBackSpace(command);
 800126a:	482d      	ldr	r0, [pc, #180]	; (8001320 <CMD_Process+0x1cc>)
 800126c:	f000 f85a 	bl	8001324 <CMD_ProcessBackSpace>
 8001270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001272:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	f383 8810 	msr	PRIMASK, r3
}
 800127a:	bf00      	nop
        UTILS_EXIT_CRITICAL_SECTION();
        parse_cmd(command);
 800127c:	4828      	ldr	r0, [pc, #160]	; (8001320 <CMD_Process+0x1cc>)
 800127e:	f000 f8fb 	bl	8001478 <parse_cmd>
        i = 0;
 8001282:	4b25      	ldr	r3, [pc, #148]	; (8001318 <CMD_Process+0x1c4>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
    {
 8001288:	e033      	b.n	80012f2 <CMD_Process+0x19e>
      }
    }
    else if (i == (CMD_SIZE - 1))
 800128a:	4b23      	ldr	r3, [pc, #140]	; (8001318 <CMD_Process+0x1c4>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f240 221b 	movw	r2, #539	; 0x21b
 8001292:	4293      	cmp	r3, r2
 8001294:	d106      	bne.n	80012a4 <CMD_Process+0x150>
    {
      i = 0;
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <CMD_Process+0x1c4>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
      com_error(AT_TEST_PARAM_OVERFLOW);
 800129c:	2003      	movs	r0, #3
 800129e:	f000 f9ab 	bl	80015f8 <com_error>
 80012a2:	e026      	b.n	80012f2 <CMD_Process+0x19e>
    }
    else
    {
      command[i++] = circBuffer[ridx++];
 80012a4:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <CMD_Process+0x1bc>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	1c53      	adds	r3, r2, #1
 80012aa:	4919      	ldr	r1, [pc, #100]	; (8001310 <CMD_Process+0x1bc>)
 80012ac:	600b      	str	r3, [r1, #0]
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <CMD_Process+0x1c4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	1c59      	adds	r1, r3, #1
 80012b4:	4818      	ldr	r0, [pc, #96]	; (8001318 <CMD_Process+0x1c4>)
 80012b6:	6001      	str	r1, [r0, #0]
 80012b8:	4918      	ldr	r1, [pc, #96]	; (800131c <CMD_Process+0x1c8>)
 80012ba:	5c89      	ldrb	r1, [r1, r2]
 80012bc:	4a18      	ldr	r2, [pc, #96]	; (8001320 <CMD_Process+0x1cc>)
 80012be:	54d1      	strb	r1, [r2, r3]
      if (ridx == CIRC_BUFF_SIZE)
 80012c0:	4b13      	ldr	r3, [pc, #76]	; (8001310 <CMD_Process+0x1bc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b08      	cmp	r3, #8
 80012c6:	d102      	bne.n	80012ce <CMD_Process+0x17a>
      {
        ridx = 0;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <CMD_Process+0x1bc>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012ce:	f3ef 8310 	mrs	r3, PRIMASK
 80012d2:	607b      	str	r3, [r7, #4]
  return(result);
 80012d4:	687b      	ldr	r3, [r7, #4]
      }
      UTILS_ENTER_CRITICAL_SECTION();
 80012d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
      charCount--;
 80012dc:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <CMD_Process+0x1c0>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	4a0c      	ldr	r2, [pc, #48]	; (8001314 <CMD_Process+0x1c0>)
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012e8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	f383 8810 	msr	PRIMASK, r3
}
 80012f0:	bf00      	nop
  while (charCount != 0)
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <CMD_Process+0x1c0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f47f af52 	bne.w	80011a0 <CMD_Process+0x4c>
      UTILS_EXIT_CRITICAL_SECTION();
    }
  }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3740      	adds	r7, #64	; 0x40
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200002ec 	.word	0x200002ec
 800130c:	200002e0 	.word	0x200002e0
 8001310:	200002e4 	.word	0x200002e4
 8001314:	200002e8 	.word	0x200002e8
 8001318:	200002dc 	.word	0x200002dc
 800131c:	200000b8 	.word	0x200000b8
 8001320:	200000c0 	.word	0x200000c0

08001324 <CMD_ProcessBackSpace>:
/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/

static int32_t CMD_ProcessBackSpace(char *cmd)
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	; 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
  uint32_t bs_cnt = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  uint32_t cmd_len = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  /*get command length and number of backspace*/
  while (cmd[cmd_len] != '\0')
 8001338:	e00b      	b.n	8001352 <CMD_ProcessBackSpace+0x2e>
  {
    if (cmd[cmd_len] == '\b')
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	4413      	add	r3, r2
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b08      	cmp	r3, #8
 8001344:	d102      	bne.n	800134c <CMD_ProcessBackSpace+0x28>
    {
      bs_cnt++;
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	3301      	adds	r3, #1
 800134a:	61bb      	str	r3, [r7, #24]
    }
    cmd_len++;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	3301      	adds	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
  while (cmd[cmd_len] != '\0')
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	4413      	add	r3, r2
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1ed      	bne.n	800133a <CMD_ProcessBackSpace+0x16>
  }
  /*for every backspace, remove backspace and its preceding character*/
  for (i = 0; i < bs_cnt; i++)
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
 8001362:	e03f      	b.n	80013e4 <CMD_ProcessBackSpace+0xc0>
  {
    int curs = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
    int j = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]

    /*set cursor to backspace*/
    while (cmd[curs] != '\b')
 800136c:	e002      	b.n	8001374 <CMD_ProcessBackSpace+0x50>
    {
      curs++;
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	3301      	adds	r3, #1
 8001372:	613b      	str	r3, [r7, #16]
    while (cmd[curs] != '\b')
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b08      	cmp	r3, #8
 800137e:	d1f6      	bne.n	800136e <CMD_ProcessBackSpace+0x4a>
    }
    if (curs > 0)
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	2b00      	cmp	r3, #0
 8001384:	dd28      	ble.n	80013d8 <CMD_ProcessBackSpace+0xb4>
    {
      for (j = curs - 1; j < cmd_len - 2; j++)
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	3b01      	subs	r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	e00b      	b.n	80013a6 <CMD_ProcessBackSpace+0x82>
      {
        cmd[j] = cmd[j + 2];
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	3302      	adds	r3, #2
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	441a      	add	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	440b      	add	r3, r1
 800139c:	7812      	ldrb	r2, [r2, #0]
 800139e:	701a      	strb	r2, [r3, #0]
      for (j = curs - 1; j < cmd_len - 2; j++)
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	3301      	adds	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	1e9a      	subs	r2, r3, #2
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d8ee      	bhi.n	800138e <CMD_ProcessBackSpace+0x6a>
      }
      cmd[j++] = '\0';
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	60fa      	str	r2, [r7, #12]
 80013b6:	461a      	mov	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4413      	add	r3, r2
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
      cmd[j++] = '\0';
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	60fa      	str	r2, [r7, #12]
 80013c6:	461a      	mov	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4413      	add	r3, r2
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
      cmd_len -= 2;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	3b02      	subs	r3, #2
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e002      	b.n	80013de <CMD_ProcessBackSpace+0xba>
    }
    else
    {
      return -1;
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013dc:	e007      	b.n	80013ee <CMD_ProcessBackSpace+0xca>
  for (i = 0; i < bs_cnt; i++)
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3301      	adds	r3, #1
 80013e2:	61fb      	str	r3, [r7, #28]
 80013e4:	69fa      	ldr	r2, [r7, #28]
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d3bb      	bcc.n	8001364 <CMD_ProcessBackSpace+0x40>
    }
  }
  return 0;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3724      	adds	r7, #36	; 0x24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <CMD_GetChar>:

static void CMD_GetChar(uint8_t *rxChar, uint16_t size, uint8_t error)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	807b      	strh	r3, [r7, #2]
 8001404:	4613      	mov	r3, r2
 8001406:	707b      	strb	r3, [r7, #1]
  charCount++;
 8001408:	4b16      	ldr	r3, [pc, #88]	; (8001464 <CMD_GetChar+0x6c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	3301      	adds	r3, #1
 800140e:	4a15      	ldr	r2, [pc, #84]	; (8001464 <CMD_GetChar+0x6c>)
 8001410:	6013      	str	r3, [r2, #0]
  if (charCount == (CIRC_BUFF_SIZE + 1))
 8001412:	4b14      	ldr	r3, [pc, #80]	; (8001464 <CMD_GetChar+0x6c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b09      	cmp	r3, #9
 8001418:	d108      	bne.n	800142c <CMD_GetChar+0x34>
  {
    circBuffOverflow = 1;
 800141a:	4b13      	ldr	r3, [pc, #76]	; (8001468 <CMD_GetChar+0x70>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
    charCount--;
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <CMD_GetChar+0x6c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3b01      	subs	r3, #1
 8001426:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <CMD_GetChar+0x6c>)
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	e00f      	b.n	800144c <CMD_GetChar+0x54>
  }
  else
  {
    circBuffer[widx++] = *rxChar;
 800142c:	4b0f      	ldr	r3, [pc, #60]	; (800146c <CMD_GetChar+0x74>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	490e      	ldr	r1, [pc, #56]	; (800146c <CMD_GetChar+0x74>)
 8001434:	600a      	str	r2, [r1, #0]
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	7811      	ldrb	r1, [r2, #0]
 800143a:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <CMD_GetChar+0x78>)
 800143c:	54d1      	strb	r1, [r2, r3]
    if (widx == CIRC_BUFF_SIZE)
 800143e:	4b0b      	ldr	r3, [pc, #44]	; (800146c <CMD_GetChar+0x74>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b08      	cmp	r3, #8
 8001444:	d102      	bne.n	800144c <CMD_GetChar+0x54>
    {
      widx = 0;
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <CMD_GetChar+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
    }
  }

  if (NotifyCb != NULL)
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <CMD_GetChar+0x7c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d002      	beq.n	800145a <CMD_GetChar+0x62>
  {
    NotifyCb();
 8001454:	4b07      	ldr	r3, [pc, #28]	; (8001474 <CMD_GetChar+0x7c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4798      	blx	r3
  }
}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200002e8 	.word	0x200002e8
 8001468:	200002ec 	.word	0x200002ec
 800146c:	200002e0 	.word	0x200002e0
 8001470:	200000b8 	.word	0x200000b8
 8001474:	200002f0 	.word	0x200002f0

08001478 <parse_cmd>:

static void parse_cmd(const char *cmd)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  ATEerror_t status = AT_OK;
 8001480:	2300      	movs	r3, #0
 8001482:	75fb      	strb	r3, [r7, #23]
  const struct ATCommand_s *Current_ATCommand;
  int i;

  if ((cmd[0] != 'A') || (cmd[1] != 'T'))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b41      	cmp	r3, #65	; 0x41
 800148a:	d104      	bne.n	8001496 <parse_cmd+0x1e>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3301      	adds	r3, #1
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b54      	cmp	r3, #84	; 0x54
 8001494:	d002      	beq.n	800149c <parse_cmd+0x24>
  {
    status = AT_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	75fb      	strb	r3, [r7, #23]
 800149a:	e0a0      	b.n	80015de <parse_cmd+0x166>
  }
  else if (cmd[2] == '\0')
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3302      	adds	r3, #2
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f000 809b 	beq.w	80015de <parse_cmd+0x166>
  {
    /* status = AT_OK; */
  }
  else if (cmd[2] == '?')
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3302      	adds	r3, #2
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	2b3f      	cmp	r3, #63	; 0x3f
 80014b0:	d126      	bne.n	8001500 <parse_cmd+0x88>
  {
#ifdef NO_HELP
#else
    APP_PPRINTF("AT+<CMD>?        : Help on <CMD>\r\n"
 80014b2:	4b4f      	ldr	r3, [pc, #316]	; (80015f0 <parse_cmd+0x178>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	2100      	movs	r1, #0
 80014b8:	2000      	movs	r0, #0
 80014ba:	f00b ffbd 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d1f6      	bne.n	80014b2 <parse_cmd+0x3a>
                "AT+<CMD>         : Run <CMD>\r\n"
                "AT+<CMD>=<value> : Set the value\r\n"
                "AT+<CMD>=?       : Get the value\r\n");
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	e013      	b.n	80014f2 <parse_cmd+0x7a>
    {
      APP_PPRINTF(ATCommand[i].help_string);
 80014ca:	494a      	ldr	r1, [pc, #296]	; (80015f4 <parse_cmd+0x17c>)
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	4613      	mov	r3, r2
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4413      	add	r3, r2
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	440b      	add	r3, r1
 80014d8:	3314      	adds	r3, #20
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2200      	movs	r2, #0
 80014de:	2100      	movs	r1, #0
 80014e0:	2000      	movs	r0, #0
 80014e2:	f00b ffa9 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1ee      	bne.n	80014ca <parse_cmd+0x52>
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	3301      	adds	r3, #1
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	2b12      	cmp	r3, #18
 80014f6:	d9e8      	bls.n	80014ca <parse_cmd+0x52>
    }
    /* Wait for the message queue to be flushed in order
       not to disturb following com_error() display */
    HAL_Delay(HELP_DISPLAY_FLUSH_DELAY);
 80014f8:	2064      	movs	r0, #100	; 0x64
 80014fa:	f003 f8a4 	bl	8004646 <HAL_Delay>
 80014fe:	e06e      	b.n	80015de <parse_cmd+0x166>
#endif
  }
  else
  {
    /* point to the start of the command, excluding AT */
    status = AT_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	75fb      	strb	r3, [r7, #23]
    cmd += 2;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3302      	adds	r3, #2
 8001508:	607b      	str	r3, [r7, #4]
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	e063      	b.n	80015d8 <parse_cmd+0x160>
    {
      if (strncmp(cmd, ATCommand[i].string, ATCommand[i].size_string) == 0)
 8001510:	4938      	ldr	r1, [pc, #224]	; (80015f4 <parse_cmd+0x17c>)
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4613      	mov	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4413      	add	r3, r2
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	440b      	add	r3, r1
 800151e:	6819      	ldr	r1, [r3, #0]
 8001520:	4834      	ldr	r0, [pc, #208]	; (80015f4 <parse_cmd+0x17c>)
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4613      	mov	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4413      	add	r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4403      	add	r3, r0
 800152e:	3304      	adds	r3, #4
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f00d fb5f 	bl	800ebf8 <strncmp>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d148      	bne.n	80015d2 <parse_cmd+0x15a>
      {
        Current_ATCommand = &(ATCommand[i]);
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	4a2a      	ldr	r2, [pc, #168]	; (80015f4 <parse_cmd+0x17c>)
 800154c:	4413      	add	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
        /* point to the string after the command to parse it */
        cmd += Current_ATCommand->size_string;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	461a      	mov	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	607b      	str	r3, [r7, #4]

        /* parse after the command */
        switch (cmd[0])
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b3f      	cmp	r3, #63	; 0x3f
 8001562:	d02a      	beq.n	80015ba <parse_cmd+0x142>
 8001564:	2b3f      	cmp	r3, #63	; 0x3f
 8001566:	dc32      	bgt.n	80015ce <parse_cmd+0x156>
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <parse_cmd+0xfa>
 800156c:	2b3d      	cmp	r3, #61	; 0x3d
 800156e:	d007      	beq.n	8001580 <parse_cmd+0x108>
#endif
            status = AT_OK;
            break;
          default:
            /* not recognized */
            break;
 8001570:	e02d      	b.n	80015ce <parse_cmd+0x156>
            status = Current_ATCommand->run(cmd);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	4798      	blx	r3
 800157a:	4603      	mov	r3, r0
 800157c:	75fb      	strb	r3, [r7, #23]
            break;
 800157e:	e027      	b.n	80015d0 <parse_cmd+0x158>
            if ((cmd[1] == '?') && (cmd[2] == '\0'))
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3301      	adds	r3, #1
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b3f      	cmp	r3, #63	; 0x3f
 8001588:	d10e      	bne.n	80015a8 <parse_cmd+0x130>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3302      	adds	r3, #2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d109      	bne.n	80015a8 <parse_cmd+0x130>
              status = Current_ATCommand->get(cmd + 1);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	3201      	adds	r2, #1
 800159c:	4610      	mov	r0, r2
 800159e:	4798      	blx	r3
 80015a0:	4603      	mov	r3, r0
 80015a2:	75fb      	strb	r3, [r7, #23]
 80015a4:	bf00      	nop
            break;
 80015a6:	e013      	b.n	80015d0 <parse_cmd+0x158>
              status = Current_ATCommand->set(cmd + 1);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	3201      	adds	r2, #1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4798      	blx	r3
 80015b4:	4603      	mov	r3, r0
 80015b6:	75fb      	strb	r3, [r7, #23]
            break;
 80015b8:	e00a      	b.n	80015d0 <parse_cmd+0x158>
            APP_PRINTF(Current_ATCommand->help_string);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	2200      	movs	r2, #0
 80015c0:	2100      	movs	r1, #0
 80015c2:	2000      	movs	r0, #0
 80015c4:	f00b ff38 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
            status = AT_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	75fb      	strb	r3, [r7, #23]
            break;
 80015cc:	e000      	b.n	80015d0 <parse_cmd+0x158>
            break;
 80015ce:	bf00      	nop
        }

        /* we end the loop as the command was found */
        break;
 80015d0:	e005      	b.n	80015de <parse_cmd+0x166>
    for (i = 0; i < (sizeof(ATCommand) / sizeof(struct ATCommand_s)); i++)
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	3301      	adds	r3, #1
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	2b12      	cmp	r3, #18
 80015dc:	d998      	bls.n	8001510 <parse_cmd+0x98>
      }
    }
  }

  com_error(status);
 80015de:	7dfb      	ldrb	r3, [r7, #23]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f000 f809 	bl	80015f8 <com_error>
}
 80015e6:	bf00      	nop
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	0800ffd4 	.word	0x0800ffd4
 80015f4:	080103fc 	.word	0x080103fc

080015f8 <com_error>:

static void com_error(ATEerror_t error_type)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
  if (error_type > AT_MAX)
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2b07      	cmp	r3, #7
 8001606:	d901      	bls.n	800160c <com_error+0x14>
  {
    error_type = AT_MAX;
 8001608:	2307      	movs	r3, #7
 800160a:	71fb      	strb	r3, [r7, #7]
  }
  APP_PPRINTF(ATError_description[error_type]);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	4a08      	ldr	r2, [pc, #32]	; (8001630 <com_error+0x38>)
 8001610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001614:	2200      	movs	r2, #0
 8001616:	2100      	movs	r1, #0
 8001618:	2000      	movs	r0, #0
 800161a:	f00b ff0d 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1f3      	bne.n	800160c <com_error+0x14>
}
 8001624:	bf00      	nop
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	080103dc 	.word	0x080103dc

08001634 <__NVIC_EnableIRQ>:
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	2b00      	cmp	r3, #0
 8001644:	db0b      	blt.n	800165e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	f003 021f 	and.w	r2, r3, #31
 800164c:	4906      	ldr	r1, [pc, #24]	; (8001668 <__NVIC_EnableIRQ+0x34>)
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	095b      	lsrs	r3, r3, #5
 8001654:	2001      	movs	r0, #1
 8001656:	fa00 f202 	lsl.w	r2, r0, r2
 800165a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	e000e100 	.word	0xe000e100

0800166c <__NVIC_SetPriority>:
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	6039      	str	r1, [r7, #0]
 8001676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167c:	2b00      	cmp	r3, #0
 800167e:	db0a      	blt.n	8001696 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	b2da      	uxtb	r2, r3
 8001684:	490c      	ldr	r1, [pc, #48]	; (80016b8 <__NVIC_SetPriority+0x4c>)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	0112      	lsls	r2, r2, #4
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	440b      	add	r3, r1
 8001690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001694:	e00a      	b.n	80016ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	b2da      	uxtb	r2, r3
 800169a:	4908      	ldr	r1, [pc, #32]	; (80016bc <__NVIC_SetPriority+0x50>)
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	3b04      	subs	r3, #4
 80016a4:	0112      	lsls	r2, r2, #4
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	440b      	add	r3, r1
 80016aa:	761a      	strb	r2, [r3, #24]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000e100 	.word	0xe000e100
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80016e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ec:	f003 0302 	and.w	r3, r3, #2
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d101      	bne.n	80016f8 <LL_RCC_LSE_IsReady+0x18>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <LL_RCC_LSE_IsReady+0x1a>
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <LL_RCC_SetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800170a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800170e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0c1b      	lsrs	r3, r3, #16
 8001716:	041b      	lsls	r3, r3, #16
 8001718:	43db      	mvns	r3, r3
 800171a:	401a      	ands	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	041b      	lsls	r3, r3, #16
 8001720:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001724:	4313      	orrs	r3, r2
 8001726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800173c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001740:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001742:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4313      	orrs	r3, r2
 800174a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800174c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001750:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4013      	ands	r3, r2
 8001756:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001758:	68fb      	ldr	r3, [r7, #12]
}
 800175a:	bf00      	nop
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr

08001764 <LL_APB1_GRP1_ForceReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800176c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001772:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4313      	orrs	r3, r2
 800177a:	638b      	str	r3, [r1, #56]	; 0x38
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr

08001786 <LL_APB1_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800178e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	43db      	mvns	r3, r3
 8001798:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800179c:	4013      	ands	r3, r2
 800179e:	638b      	str	r3, [r1, #56]	; 0x38
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
	...

080017ac <DEMO_PRND_Next>:
 * @brief Generate one pseudorandom number between 0x00000001 and 0x7ffffffe.
 * @param last previous generated number (cannot be 0x00000000 and cannot be 0x7fffffff)
 * @return almost 31 bits of pseudorandom number (numbers 0x00000000 and 0x7fffffff cannot happen)
 */
static inline uint32_t DEMO_PRND_Next(uint32_t last)
{
 80017ac:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80017b0:	b085      	sub	sp, #20
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  uint64_t x = (uint64_t)(last)*DEMO_PRND_A;            /* x = last * A */
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	2000      	movs	r0, #0
 80017ba:	4688      	mov	r8, r1
 80017bc:	4681      	mov	r9, r0
 80017be:	491c      	ldr	r1, [pc, #112]	; (8001830 <DEMO_PRND_Next+0x84>)
 80017c0:	fb01 f009 	mul.w	r0, r1, r9
 80017c4:	2100      	movs	r1, #0
 80017c6:	fb01 f108 	mul.w	r1, r1, r8
 80017ca:	4401      	add	r1, r0
 80017cc:	4818      	ldr	r0, [pc, #96]	; (8001830 <DEMO_PRND_Next+0x84>)
 80017ce:	fba8 2300 	umull	r2, r3, r8, r0
 80017d2:	4419      	add	r1, r3
 80017d4:	460b      	mov	r3, r1
 80017d6:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80017da:	e9c7 2302 	strd	r2, r3, [r7, #8]
  x = (x >> DEMO_PRND_P_MERS) + (x & DEMO_PRND_P);      /* x / w + x % w almost mod P, P = w-1 */
 80017de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	0fc2      	lsrs	r2, r0, #31
 80017ec:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80017f0:	0fcb      	lsrs	r3, r1, #31
 80017f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017f6:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80017fa:	2500      	movs	r5, #0
 80017fc:	eb12 0a04 	adds.w	sl, r2, r4
 8001800:	eb43 0b05 	adc.w	fp, r3, r5
 8001804:	e9c7 ab02 	strd	sl, fp, [r7, #8]
  if(x >= DEMO_PRND_P)
 8001808:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800180c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001810:	428a      	cmp	r2, r1
 8001812:	f173 0300 	sbcs.w	r3, r3, #0
 8001816:	d304      	bcc.n	8001822 <DEMO_PRND_Next+0x76>
  {
    return x - DEMO_PRND_P;                             /* The rest of mod P */
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800181e:	3301      	adds	r3, #1
 8001820:	e000      	b.n	8001824 <DEMO_PRND_Next+0x78>
  }
  else
  {
    return x;
 8001822:	68bb      	ldr	r3, [r7, #8]
  }
}
 8001824:	4618      	mov	r0, r3
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800182e:	4770      	bx	lr
 8001830:	03b36ab7 	.word	0x03b36ab7

08001834 <LL_LPTIM_Enable>:
  * @rmtoll CR           ENABLE        LL_LPTIM_Enable
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	f043 0201 	orr.w	r2, r3, #1
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	611a      	str	r2, [r3, #16]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <LL_LPTIM_StartCounter>:
  *         @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS
  *         @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	f023 0206 	bic.w	r2, r3, #6
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	611a      	str	r2, [r3, #16]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr

08001876 <LL_LPTIM_SetAutoReload>:
  * @param  LPTIMx Low-Power Timer instance
  * @param  AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload)
{
 8001876:	b480      	push	{r7}
 8001878:	b083      	sub	sp, #12
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	0c1b      	lsrs	r3, r3, #16
 8001886:	041b      	lsls	r3, r3, #16
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	431a      	orrs	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	619a      	str	r2, [r3, #24]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr

0800189a <LL_LPTIM_GetCounter>:
  * @rmtoll CNT          CNT           LL_LPTIM_GetCounter
  * @param  LPTIMx Low-Power Timer instance
  * @retval Counter value
  */
__STATIC_INLINE uint32_t LL_LPTIM_GetCounter(LPTIM_TypeDef *LPTIMx)
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	b29b      	uxth	r3, r3
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	60da      	str	r2, [r3, #12]
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr

080018d6 <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	431a      	orrs	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	60da      	str	r2, [r3, #12]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bc80      	pop	{r7}
 80018f8:	4770      	bx	lr

080018fa <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b083      	sub	sp, #12
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f023 0201 	bic.w	r2, r3, #1
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	60da      	str	r2, [r3, #12]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <LL_LPTIM_ClearFLAG_ARRM>:
  * @rmtoll ICR          ARRMCF        LL_LPTIM_ClearFLAG_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_ClearFLAG_ARRM(LPTIM_TypeDef *LPTIMx)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f043 0202 	orr.w	r2, r3, #2
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	605a      	str	r2, [r3, #4]
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <LL_LPTIM_ClearFlag_ARROK>:
  * @rmtoll ICR          ARROKCF       LL_LPTIM_ClearFlag_ARROK
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_ClearFlag_ARROK(LPTIM_TypeDef *LPTIMx)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARROKCF);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f043 0210 	orr.w	r2, r3, #16
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	605a      	str	r2, [r3, #4]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <LL_LPTIM_IsActiveFlag_ARROK>:
  * @rmtoll ISR          ARROK         LL_LPTIM_IsActiveFlag_ARROK
  * @param  LPTIMx Low-Power Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARROK(LPTIM_TypeDef *LPTIMx)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARROK) == LPTIM_ISR_ARROK) ? 1UL : 0UL));
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	2b10      	cmp	r3, #16
 800196c:	d101      	bne.n	8001972 <LL_LPTIM_IsActiveFlag_ARROK+0x18>
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <LL_LPTIM_IsActiveFlag_ARROK+0x1a>
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr

0800197e <LL_LPTIM_EnableIT_ARRM>:
  * @rmtoll IER          ARRMIE        LL_LPTIM_EnableIT_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f043 0202 	orr.w	r2, r3, #2
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	609a      	str	r2, [r3, #8]
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <CONC_Init>:
/**
 * @brief Initialize Concentrator but don't send anything yet.
 * @return zero on success, 1 - LSE fault, 2 - ARR set fault
 */
int CONC_Init (void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af02      	add	r7, sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80019a2:	f3ef 8310 	mrs	r3, PRIMASK
 80019a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80019a8:	68bb      	ldr	r3, [r7, #8]
  int timeout;
  uint32_t random;

  UTILS_ENTER_CRITICAL_SECTION();
 80019aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80019ac:	b672      	cpsid	i
}
 80019ae:	bf00      	nop

  /*Init Radio and its event callbacks (Not using linker initialized data)*/
  CONC_RadioEvents.TxDone = TxDone;
 80019b0:	4b66      	ldr	r3, [pc, #408]	; (8001b4c <CONC_Init+0x1b0>)
 80019b2:	4a67      	ldr	r2, [pc, #412]	; (8001b50 <CONC_Init+0x1b4>)
 80019b4:	601a      	str	r2, [r3, #0]
  CONC_RadioEvents.TxTimeout = TxTimeout;
 80019b6:	4b65      	ldr	r3, [pc, #404]	; (8001b4c <CONC_Init+0x1b0>)
 80019b8:	4a66      	ldr	r2, [pc, #408]	; (8001b54 <CONC_Init+0x1b8>)
 80019ba:	605a      	str	r2, [r3, #4]
  CONC_RadioEvents.RxDone = RxDone;
 80019bc:	4b63      	ldr	r3, [pc, #396]	; (8001b4c <CONC_Init+0x1b0>)
 80019be:	4a66      	ldr	r2, [pc, #408]	; (8001b58 <CONC_Init+0x1bc>)
 80019c0:	609a      	str	r2, [r3, #8]
  CONC_RadioEvents.RxTimeout = RxTimeout;
 80019c2:	4b62      	ldr	r3, [pc, #392]	; (8001b4c <CONC_Init+0x1b0>)
 80019c4:	4a65      	ldr	r2, [pc, #404]	; (8001b5c <CONC_Init+0x1c0>)
 80019c6:	60da      	str	r2, [r3, #12]
  CONC_RadioEvents.RxError = RxError;
 80019c8:	4b60      	ldr	r3, [pc, #384]	; (8001b4c <CONC_Init+0x1b0>)
 80019ca:	4a65      	ldr	r2, [pc, #404]	; (8001b60 <CONC_Init+0x1c4>)
 80019cc:	611a      	str	r2, [r3, #16]
  CONC_RadioEvents.FhssChangeChannel = FhssChangeChannel;
 80019ce:	4b5f      	ldr	r3, [pc, #380]	; (8001b4c <CONC_Init+0x1b0>)
 80019d0:	4a64      	ldr	r2, [pc, #400]	; (8001b64 <CONC_Init+0x1c8>)
 80019d2:	615a      	str	r2, [r3, #20]
  CONC_RadioEvents.CadDone = CadDone;
 80019d4:	4b5d      	ldr	r3, [pc, #372]	; (8001b4c <CONC_Init+0x1b0>)
 80019d6:	4a64      	ldr	r2, [pc, #400]	; (8001b68 <CONC_Init+0x1cc>)
 80019d8:	619a      	str	r2, [r3, #24]
  Radio.Init(&CONC_RadioEvents);
 80019da:	4b64      	ldr	r3, [pc, #400]	; (8001b6c <CONC_Init+0x1d0>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	485b      	ldr	r0, [pc, #364]	; (8001b4c <CONC_Init+0x1b0>)
 80019e0:	4798      	blx	r3
  Radio.SetModem(MODEM_LORA);
 80019e2:	4b62      	ldr	r3, [pc, #392]	; (8001b6c <CONC_Init+0x1d0>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2001      	movs	r0, #1
 80019e8:	4798      	blx	r3
  Radio.SetPublicNetwork(false);        /*Set to private network*/
 80019ea:	4b60      	ldr	r3, [pc, #384]	; (8001b6c <CONC_Init+0x1d0>)
 80019ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ee:	2000      	movs	r0, #0
 80019f0:	4798      	blx	r3
  random = Radio.Random();
 80019f2:	4b5e      	ldr	r3, [pc, #376]	; (8001b6c <CONC_Init+0x1d0>)
 80019f4:	695b      	ldr	r3, [r3, #20]
 80019f6:	4798      	blx	r3
 80019f8:	6138      	str	r0, [r7, #16]
  Radio.Sleep();
 80019fa:	4b5c      	ldr	r3, [pc, #368]	; (8001b6c <CONC_Init+0x1d0>)
 80019fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019fe:	4798      	blx	r3

  /*Reset variables*/
  CONC.BeaconOk = false;
 8001a00:	4b5b      	ldr	r3, [pc, #364]	; (8001b70 <CONC_Init+0x1d4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
  CONC.Enable = false;
 8001a08:	4b59      	ldr	r3, [pc, #356]	; (8001b70 <CONC_Init+0x1d4>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
  CONC.Region = NULL;
 8001a10:	4b57      	ldr	r3, [pc, #348]	; (8001b70 <CONC_Init+0x1d4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
  CONC.Subregion = NULL;
 8001a18:	4b55      	ldr	r3, [pc, #340]	; (8001b70 <CONC_Init+0x1d4>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
  CONC.SlotCounter = random & 0xf; /*Select random slot to start with*/
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	4a52      	ldr	r2, [pc, #328]	; (8001b70 <CONC_Init+0x1d4>)
 8001a28:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308

  /*Init LED timer*/
  UTIL_TIMER_Create(&CONC.LedTimer, 125, UTIL_TIMER_ONESHOT, LedsOff, NULL);
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	4b50      	ldr	r3, [pc, #320]	; (8001b74 <CONC_Init+0x1d8>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	217d      	movs	r1, #125	; 0x7d
 8001a36:	4850      	ldr	r0, [pc, #320]	; (8001b78 <CONC_Init+0x1dc>)
 8001a38:	f00c fa36 	bl	800dea8 <UTIL_TIMER_Create>
  
  UTIL_TIMER_Create(&CONC.LedEffect, 125, UTIL_TIMER_ONESHOT, LedsEffect, NULL);
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	4b4e      	ldr	r3, [pc, #312]	; (8001b7c <CONC_Init+0x1e0>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	217d      	movs	r1, #125	; 0x7d
 8001a46:	484e      	ldr	r0, [pc, #312]	; (8001b80 <CONC_Init+0x1e4>)
 8001a48:	f00c fa2e 	bl	800dea8 <UTIL_TIMER_Create>
  /*Start Led Effect*/
  UTIL_TIMER_Start(&CONC.LedEffect);
 8001a4c:	484c      	ldr	r0, [pc, #304]	; (8001b80 <CONC_Init+0x1e4>)
 8001a4e:	f00c fa61 	bl	800df14 <UTIL_TIMER_Start>

  /*Enable LSE and LPTIM clock*/
  if (!LL_RCC_LSE_IsReady())
 8001a52:	f7ff fe45 	bl	80016e0 <LL_RCC_LSE_IsReady>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10f      	bne.n	8001a7c <CONC_Init+0xe0>
  {
    LL_RCC_LSE_Enable();
 8001a5c:	f7ff fe30 	bl	80016c0 <LL_RCC_LSE_Enable>
    timeout = 1000;
 8001a60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a64:	60fb      	str	r3, [r7, #12]
    while (!LL_RCC_LSE_IsReady())
 8001a66:	e004      	b.n	8001a72 <CONC_Init+0xd6>
    {
      if (timeout == 0)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d101      	bne.n	8001a72 <CONC_Init+0xd6>
      {
        return 1; /*LSE won't work*/
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e067      	b.n	8001b42 <CONC_Init+0x1a6>
    while (!LL_RCC_LSE_IsReady())
 8001a72:	f7ff fe35 	bl	80016e0 <LL_RCC_LSE_IsReady>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f5      	beq.n	8001a68 <CONC_Init+0xcc>
      }
    }
  }
  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_LSE);
 8001a7c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
 8001a80:	f7ff fe3f 	bl	8001702 <LL_RCC_SetLPTIMClockSource>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1);
 8001a84:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001a88:	f7ff fe54 	bl	8001734 <LL_APB1_GRP1_EnableClock>

  /*Reset LPTIM*/
  LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1);
 8001a8c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001a90:	f7ff fe68 	bl	8001764 <LL_APB1_GRP1_ForceReset>
  HAL_Delay(1);
 8001a94:	2001      	movs	r0, #1
 8001a96:	f002 fdd6 	bl	8004646 <HAL_Delay>
  LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1);
 8001a9a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001a9e:	f7ff fe72 	bl	8001786 <LL_APB1_GRP1_ReleaseReset>
  HAL_Delay(1);
 8001aa2:	2001      	movs	r0, #1
 8001aa4:	f002 fdcf 	bl	8004646 <HAL_Delay>

  /*Init Beacon Timer to 1 s overflows*/
  LL_LPTIM_SetCounterMode(LPTIM1, LL_LPTIM_COUNTER_MODE_INTERNAL);
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4836      	ldr	r0, [pc, #216]	; (8001b84 <CONC_Init+0x1e8>)
 8001aac:	f7ff ff01 	bl	80018b2 <LL_LPTIM_SetCounterMode>
  LL_LPTIM_SetClockSource(LPTIM1, LL_LPTIM_CLK_SOURCE_INTERNAL);
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4834      	ldr	r0, [pc, #208]	; (8001b84 <CONC_Init+0x1e8>)
 8001ab4:	f7ff ff21 	bl	80018fa <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM1, LL_LPTIM_PRESCALER_DIV1);
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4832      	ldr	r0, [pc, #200]	; (8001b84 <CONC_Init+0x1e8>)
 8001abc:	f7ff ff0b 	bl	80018d6 <LL_LPTIM_SetPrescaler>
  LL_LPTIM_Enable(LPTIM1);
 8001ac0:	4830      	ldr	r0, [pc, #192]	; (8001b84 <CONC_Init+0x1e8>)
 8001ac2:	f7ff feb7 	bl	8001834 <LL_LPTIM_Enable>
  LL_LPTIM_ClearFlag_ARROK(LPTIM1);
 8001ac6:	482f      	ldr	r0, [pc, #188]	; (8001b84 <CONC_Init+0x1e8>)
 8001ac8:	f7ff ff38 	bl	800193c <LL_LPTIM_ClearFlag_ARROK>
  LL_LPTIM_SetAutoReload(LPTIM1, 0x7fff); /*Overflow each second*/
 8001acc:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001ad0:	482c      	ldr	r0, [pc, #176]	; (8001b84 <CONC_Init+0x1e8>)
 8001ad2:	f7ff fed0 	bl	8001876 <LL_LPTIM_SetAutoReload>
  timeout = 1000;
 8001ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ada:	60fb      	str	r3, [r7, #12]
  while (!LL_LPTIM_IsActiveFlag_ARROK(LPTIM1))
 8001adc:	e004      	b.n	8001ae8 <CONC_Init+0x14c>
  {
    if (timeout == 0)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <CONC_Init+0x14c>
    {
      return 2; /*ARR register couldn't be set*/
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e02c      	b.n	8001b42 <CONC_Init+0x1a6>
  while (!LL_LPTIM_IsActiveFlag_ARROK(LPTIM1))
 8001ae8:	4826      	ldr	r0, [pc, #152]	; (8001b84 <CONC_Init+0x1e8>)
 8001aea:	f7ff ff36 	bl	800195a <LL_LPTIM_IsActiveFlag_ARROK>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0f4      	beq.n	8001ade <CONC_Init+0x142>
    }
  }
  
  Prbs9Init();
 8001af4:	f001 f9f4 	bl	8002ee0 <Prbs9Init>

  /*Enable timer interrupt*/
  LL_LPTIM_EnableIT_ARRM(LPTIM1);
 8001af8:	4822      	ldr	r0, [pc, #136]	; (8001b84 <CONC_Init+0x1e8>)
 8001afa:	f7ff ff40 	bl	800197e <LL_LPTIM_EnableIT_ARRM>
  NVIC_SetPriority(LPTIM1_IRQn, 0);     /*Needs to be the same priority as radio to prevent race conditions*/
 8001afe:	2100      	movs	r1, #0
 8001b00:	2027      	movs	r0, #39	; 0x27
 8001b02:	f7ff fdb3 	bl	800166c <__NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM1_IRQn);
 8001b06:	2027      	movs	r0, #39	; 0x27
 8001b08:	f7ff fd94 	bl	8001634 <__NVIC_EnableIRQ>

  /*Init and start the start timer*/
  UTIL_TIMER_Create(&CONC.StartTimer, random % 1000, UTIL_TIMER_ONESHOT, StartLPTIM, NULL);
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	4a1e      	ldr	r2, [pc, #120]	; (8001b88 <CONC_Init+0x1ec>)
 8001b10:	fba2 1203 	umull	r1, r2, r2, r3
 8001b14:	0991      	lsrs	r1, r2, #6
 8001b16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b1a:	fb01 f202 	mul.w	r2, r1, r2
 8001b1e:	1a99      	subs	r1, r3, r2
 8001b20:	2300      	movs	r3, #0
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	4b19      	ldr	r3, [pc, #100]	; (8001b8c <CONC_Init+0x1f0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	4819      	ldr	r0, [pc, #100]	; (8001b90 <CONC_Init+0x1f4>)
 8001b2a:	f00c f9bd 	bl	800dea8 <UTIL_TIMER_Create>
  UTIL_TIMER_Start(&CONC.StartTimer);
 8001b2e:	4818      	ldr	r0, [pc, #96]	; (8001b90 <CONC_Init+0x1f4>)
 8001b30:	f00c f9f0 	bl	800df14 <UTIL_TIMER_Start>
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f383 8810 	msr	PRIMASK, r3
}
 8001b3e:	bf00      	nop

  UTILS_EXIT_CRITICAL_SECTION();

  return 0;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000620 	.word	0x20000620
 8001b50:	08002c99 	.word	0x08002c99
 8001b54:	08002ced 	.word	0x08002ced
 8001b58:	08002cfd 	.word	0x08002cfd
 8001b5c:	08002ea1 	.word	0x08002ea1
 8001b60:	08002ead 	.word	0x08002ead
 8001b64:	08002eb9 	.word	0x08002eb9
 8001b68:	08002ecd 	.word	0x08002ecd
 8001b6c:	08010bf4 	.word	0x08010bf4
 8001b70:	200002f8 	.word	0x200002f8
 8001b74:	08002185 	.word	0x08002185
 8001b78:	20000318 	.word	0x20000318
 8001b7c:	080021a1 	.word	0x080021a1
 8001b80:	20000330 	.word	0x20000330
 8001b84:	40007c00 	.word	0x40007c00
 8001b88:	10624dd3 	.word	0x10624dd3
 8001b8c:	08001b95 	.word	0x08001b95
 8001b90:	20000348 	.word	0x20000348

08001b94 <StartLPTIM>:

/**
 * @brief Start LPTIM at a random time.
 */
static void StartLPTIM (void* context)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  UNUSED(context);

  /*Start LPTIM*/
  LL_LPTIM_StartCounter(LPTIM1, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 8001b9c:	2104      	movs	r1, #4
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <StartLPTIM+0x18>)
 8001ba0:	f7ff fe57 	bl	8001852 <LL_LPTIM_StartCounter>
  /*Beacons are not sent yet, but the slot counting runs*/
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40007c00 	.word	0x40007c00

08001bb0 <CONC_StartBeacon>:
 * @param Region region number as index to CONC_Regions
 * @param Subregion subregion number as index to CONC_Regions[].subregions
 * @return zero on success
 */
int CONC_StartBeacon (uint32_t Region, uint32_t Subregion)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  if (CONC.Enable == true)
 8001bba:	4b7e      	ldr	r3, [pc, #504]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001bbc:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <CONC_StartBeacon+0x18>
  {
    return 1; /*Already enabled*/
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e0f0      	b.n	8001daa <CONC_StartBeacon+0x1fa>
  }

  if (Region >= DEMO_Regions_n)
 8001bc8:	4b7b      	ldr	r3, [pc, #492]	; (8001db8 <CONC_StartBeacon+0x208>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d301      	bcc.n	8001bd8 <CONC_StartBeacon+0x28>
  {
    return 2; /*Region number is too high*/
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e0e8      	b.n	8001daa <CONC_StartBeacon+0x1fa>
  }

  if (Subregion >= DEMO_Regions[Region].subregions_n)
 8001bd8:	4978      	ldr	r1, [pc, #480]	; (8001dbc <CONC_StartBeacon+0x20c>)
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4413      	add	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	330c      	adds	r3, #12
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d301      	bcc.n	8001bf6 <CONC_StartBeacon+0x46>
  {
    return 3; /*Subregion number is too high*/
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e0d9      	b.n	8001daa <CONC_StartBeacon+0x1fa>
  }
  /*stop Led effect*/
  UTIL_TIMER_Stop(&CONC.LedEffect);
 8001bf6:	4872      	ldr	r0, [pc, #456]	; (8001dc0 <CONC_StartBeacon+0x210>)
 8001bf8:	f00c f9fa 	bl	800dff0 <UTIL_TIMER_Stop>
  BSP_LED_Off( LED_GREEN);
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	f008 fc93 	bl	800a528 <BSP_LED_Off>
  BSP_LED_Off( LED_RED);
 8001c02:	2002      	movs	r0, #2
 8001c04:	f008 fc90 	bl	800a528 <BSP_LED_Off>
  BSP_LED_Off( LED_BLUE);
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f008 fc8d 	bl	800a528 <BSP_LED_Off>

  /*Store Parameters*/
  CONC.Region = &(DEMO_Regions[Region]);
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4a68      	ldr	r2, [pc, #416]	; (8001dbc <CONC_StartBeacon+0x20c>)
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a65      	ldr	r2, [pc, #404]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c1e:	f8c2 331c 	str.w	r3, [r2, #796]	; 0x31c
  CONC.Subregion = &(DEMO_Regions[Region].subregions[Subregion]);
 8001c22:	4966      	ldr	r1, [pc, #408]	; (8001dbc <CONC_StartBeacon+0x20c>)
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	3310      	adds	r3, #16
 8001c32:	6819      	ldr	r1, [r3, #0]
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	440b      	add	r3, r1
 8001c40:	4a5c      	ldr	r2, [pc, #368]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c42:	f8c2 3320 	str.w	r3, [r2, #800]	; 0x320

  /*Prepare constant elements of Beacon and Sync*/
  CONC.Beacon.version_major = VERSION_MAJOR;
 8001c46:	4a5b      	ldr	r2, [pc, #364]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c48:	7813      	ldrb	r3, [r2, #0]
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	f361 0302 	bfi	r3, r1, #0, #3
 8001c50:	7013      	strb	r3, [r2, #0]
  CONC.Beacon.subregion = Subregion;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	b2d9      	uxtb	r1, r3
 8001c5a:	4a56      	ldr	r2, [pc, #344]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c5c:	7813      	ldrb	r3, [r2, #0]
 8001c5e:	f361 03c7 	bfi	r3, r1, #3, #5
 8001c62:	7013      	strb	r3, [r2, #0]
  CONC.Beacon.pattern = DEMO_BEACON_PATTERN;
 8001c64:	4a53      	ldr	r2, [pc, #332]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c66:	78d3      	ldrb	r3, [r2, #3]
 8001c68:	2102      	movs	r1, #2
 8001c6a:	f361 0383 	bfi	r3, r1, #2, #2
 8001c6e:	70d3      	strb	r3, [r2, #3]
  CONC.Sync.version_major = VERSION_MAJOR;
 8001c70:	4a50      	ldr	r2, [pc, #320]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c72:	7993      	ldrb	r3, [r2, #6]
 8001c74:	2101      	movs	r1, #1
 8001c76:	f361 0302 	bfi	r3, r1, #0, #3
 8001c7a:	7193      	strb	r3, [r2, #6]
  CONC.Sync.subregion = Subregion;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	f003 031f 	and.w	r3, r3, #31
 8001c82:	b2d9      	uxtb	r1, r3
 8001c84:	4a4b      	ldr	r2, [pc, #300]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c86:	7993      	ldrb	r3, [r2, #6]
 8001c88:	f361 03c7 	bfi	r3, r1, #3, #5
 8001c8c:	7193      	strb	r3, [r2, #6]

  /*Reset all modulations and sensors*/
  CONC.PeriodCounter = 0;
 8001c8e:	4b49      	ldr	r3, [pc, #292]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	f8c3 230c 	str.w	r2, [r3, #780]	; 0x30c
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e07b      	b.n	8001d94 <CONC_StartBeacon+0x1e4>
  {
    DEMO_DefaultCoding(&(CONC.Sensors[i].Coding), i + 2, CONC.Region);
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	4413      	add	r3, r2
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	3368      	adds	r3, #104	; 0x68
 8001ca8:	4a42      	ldr	r2, [pc, #264]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001caa:	4413      	add	r3, r2
 8001cac:	1d18      	adds	r0, r3, #4
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4b3f      	ldr	r3, [pc, #252]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cb6:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8001cba:	461a      	mov	r2, r3
 8001cbc:	f001 ff1b 	bl	8003af6 <DEMO_DefaultCoding>
    CONC.Sensors[i].CodingApplied = true;       /*Default coding is already applied*/
 8001cc0:	493c      	ldr	r1, [pc, #240]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	3378      	adds	r3, #120	; 0x78
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
    CONC.Sensors[i].Eui = 0;
 8001cd4:	4937      	ldr	r1, [pc, #220]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3368      	adds	r3, #104	; 0x68
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
    CONC.Sensors[i].ConnectVerified = false;
 8001ce8:	4932      	ldr	r1, [pc, #200]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	4613      	mov	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4413      	add	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	440b      	add	r3, r1
 8001cf6:	3379      	adds	r3, #121	; 0x79
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
    CONC.Sensors[i].Missed = 0;
 8001cfc:	492d      	ldr	r1, [pc, #180]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	440b      	add	r3, r1
 8001d0a:	337c      	adds	r3, #124	; 0x7c
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    DEMO_DefaultCoding(&(CONC.ShadowSensors[i].Coding), i + 2, CONC.Region);
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d1e:	4a25      	ldr	r2, [pc, #148]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d20:	4413      	add	r3, r2
 8001d22:	1d18      	adds	r0, r3, #4
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	3302      	adds	r3, #2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4b22      	ldr	r3, [pc, #136]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d2c:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8001d30:	461a      	mov	r2, r3
 8001d32:	f001 fee0 	bl	8003af6 <DEMO_DefaultCoding>
    CONC.ShadowSensors[i].CodingApplied = true;       /*Default coding is already applied*/
 8001d36:	491f      	ldr	r1, [pc, #124]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d38:	68fa      	ldr	r2, [r7, #12]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	4413      	add	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	440b      	add	r3, r1
 8001d44:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
    CONC.ShadowSensors[i].Eui = 0;
 8001d4c:	4919      	ldr	r1, [pc, #100]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	4613      	mov	r3, r2
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	4413      	add	r3, r2
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	440b      	add	r3, r1
 8001d5a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
    CONC.ShadowSensors[i].ConnectVerified = false;
 8001d62:	4914      	ldr	r1, [pc, #80]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	4613      	mov	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	440b      	add	r3, r1
 8001d70:	f203 13c9 	addw	r3, r3, #457	; 0x1c9
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
    CONC.ShadowSensors[i].Missed = 0;
 8001d78:	490e      	ldr	r1, [pc, #56]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	00db      	lsls	r3, r3, #3
 8001d84:	440b      	add	r3, r1
 8001d86:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	3301      	adds	r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2b0d      	cmp	r3, #13
 8001d98:	dd80      	ble.n	8001c9c <CONC_StartBeacon+0xec>
  }
  CONC.Sync.occupied = 0x2;     /*Sync is always occupied*/
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	809a      	strh	r2, [r3, #4]

  /*Start sending beacons*/
  CONC.Enable = true;
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <CONC_StartBeacon+0x204>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
  return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200002f8 	.word	0x200002f8
 8001db8:	08010aa4 	.word	0x08010aa4
 8001dbc:	08010a2c 	.word	0x08010a2c
 8001dc0:	20000330 	.word	0x20000330

08001dc4 <CONC_StopBeacon>:

/**
 * @brief Stop sending beacons and forget all sensors.
 */
void CONC_StopBeacon (void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
  CONC.Enable = false; /*Stop sending beacons*/
 8001dca:	4b0c      	ldr	r3, [pc, #48]	; (8001dfc <CONC_StopBeacon+0x38>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dd2:	f3ef 8310 	mrs	r3, PRIMASK
 8001dd6:	607b      	str	r3, [r7, #4]
  return(result);
 8001dd8:	687b      	ldr	r3, [r7, #4]

  UTILS_ENTER_CRITICAL_SECTION();
 8001dda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ddc:	b672      	cpsid	i
}
 8001dde:	bf00      	nop
  /*Set radio to sleep*/
  Radio.Sleep();
 8001de0:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <CONC_StopBeacon+0x3c>)
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	4798      	blx	r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	f383 8810 	msr	PRIMASK, r3
}
 8001df0:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200002f8 	.word	0x200002f8
 8001e00:	08010bf4 	.word	0x08010bf4

08001e04 <CONC_IsEnabled>:
/**
 * @brief Get whether beacon sending is enabled.
 * @return true when beacons are sent
 */
bool CONC_IsEnabled (void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return CONC.Enable;
 8001e08:	4b03      	ldr	r3, [pc, #12]	; (8001e18 <CONC_IsEnabled+0x14>)
 8001e0a:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	200002f8 	.word	0x200002f8

08001e1c <CONC_SetModLora>:
 * @param param LoRa modulation parameters
 * @param test_only if true, only respond and do not use the modulation
 * @return CONC_SETMOD_Ok when successfully added the modulation, the modulation will change after a while
 */
CONC_SetModReturn_t CONC_SetModLora (uint32_t eui, const DEMO_coding_lora_t *param, bool test_only)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b090      	sub	sp, #64	; 0x40
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	4613      	mov	r3, r2
 8001e28:	71fb      	strb	r3, [r7, #7]
  uint32_t slot_nr;             /*Slot number of the eui given*/
  CONC_Sensor_t* shadow_sensor= NULL;        /*Sensor for eui given*/
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t channel_nr;          /*Selected channel number*/
  const DEMO_Channel_t* channel;      /*Iterator over available channels*/

  if(CONC.Enable == false)
 8001e2e:	4b62      	ldr	r3, [pc, #392]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e30:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8001e34:	f083 0301 	eor.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <CONC_SetModLora+0x26>
  {
    return CONC_SETMOD_Fail;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e0b5      	b.n	8001fae <CONC_SetModLora+0x192>
  }

  if(test_only == false)
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	f083 0301 	eor.w	r3, r3, #1
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d013      	beq.n	8001e76 <CONC_SetModLora+0x5a>
  {
    /*Find the sensor*/
    slot_nr = FindEui(eui);
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 fdf2 	bl	8002a38 <FindEui>
 8001e54:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(slot_nr == 0)
 8001e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <CONC_SetModLora+0x44>
    {
      return CONC_SETMOD_EuiWrong;   /*Eui not found*/
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e0a6      	b.n	8001fae <CONC_SetModLora+0x192>
    }
    shadow_sensor = &(CONC.ShadowSensors[slot_nr - 2]);        /*Get sensor structure*/
 8001e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e62:	1e9a      	subs	r2, r3, #2
 8001e64:	4613      	mov	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001e70:	4a51      	ldr	r2, [pc, #324]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e72:	4413      	add	r3, r2
 8001e74:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /*Check if the modulation is valid*/
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	633b      	str	r3, [r7, #48]	; 0x30
 8001e7a:	e08b      	b.n	8001f94 <CONC_SetModLora+0x178>
  {
    channel = &(CONC.Subregion->channels[channel_nr]);
 8001e7c:	4b4e      	ldr	r3, [pc, #312]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e7e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8001e82:	695a      	ldr	r2, [r3, #20]
 8001e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	4413      	add	r3, r2
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28

    if(DEMO_BandwidthLora(param) <= channel->max_bw) /*Bandwidth fits*/
 8001e8c:	68b8      	ldr	r0, [r7, #8]
 8001e8e:	f001 ff17 	bl	8003cc0 <DEMO_BandwidthLora>
 8001e92:	4602      	mov	r2, r0
 8001e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d878      	bhi.n	8001f8e <CONC_SetModLora+0x172>
    {
      /*Calculate what is the maximal payload and how long is the packet*/
      uint32_t packet_time;
      uint32_t max_payload = DEMO_MaxPayloadLora(param, CONC.Subregion, &packet_time);
 8001e9c:	4b46      	ldr	r3, [pc, #280]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001e9e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8001ea2:	f107 0210 	add.w	r2, r7, #16
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	68b8      	ldr	r0, [r7, #8]
 8001eaa:	f001 fdd6 	bl	8003a5a <DEMO_MaxPayloadLora>
 8001eae:	6278      	str	r0, [r7, #36]	; 0x24
      if(max_payload >= sizeof(DEMO_packet_sensor_header_t))   /*Modulation allows to send at least header*/
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb2:	2b05      	cmp	r3, #5
 8001eb4:	d96b      	bls.n	8001f8e <CONC_SetModLora+0x172>
      {
        /*Calculate how many periods must be skipped to comply with duty cycle*/
        uint32_t period = (packet_time * channel->duty_cycle) / (DEMO_SLOT_NUMBER * 1000);
 8001eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	4a3e      	ldr	r2, [pc, #248]	; (8001fbc <CONC_SetModLora+0x1a0>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	0a9b      	lsrs	r3, r3, #10
 8001eca:	623b      	str	r3, [r7, #32]
        if(period <= DEMO_HDR_PARAM_PERIOD_MAX) /*Check that period is achievable*/
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	2b07      	cmp	r3, #7
 8001ed0:	d85d      	bhi.n	8001f8e <CONC_SetModLora+0x172>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ed2:	f3ef 8310 	mrs	r3, PRIMASK
 8001ed6:	61bb      	str	r3, [r7, #24]
  return(result);
 8001ed8:	69bb      	ldr	r3, [r7, #24]
        {
          UTILS_ENTER_CRITICAL_SECTION();
 8001eda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
          if(test_only == false)
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	f083 0301 	eor.w	r3, r3, #1
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d035      	beq.n	8001f58 <CONC_SetModLora+0x13c>
          {
            /*Store the config*/
            shadow_sensor->Coding.hdr.data_lim = max_payload;
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	b2d9      	uxtb	r1, r3
 8001ef4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ef6:	7953      	ldrb	r3, [r2, #5]
 8001ef8:	f361 0304 	bfi	r3, r1, #0, #5
 8001efc:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.hdr.mode = true;    /*LoRa*/
 8001efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f00:	7913      	ldrb	r3, [r2, #4]
 8001f02:	f043 0310 	orr.w	r3, r3, #16
 8001f06:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.period = period;
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	b2d9      	uxtb	r1, r3
 8001f10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f12:	7913      	ldrb	r3, [r2, #4]
 8001f14:	f361 1347 	bfi	r3, r1, #5, #3
 8001f18:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.chan_nr = channel_nr;
 8001f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	b2d9      	uxtb	r1, r3
 8001f22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f24:	7953      	ldrb	r3, [r2, #5]
 8001f26:	f361 1347 	bfi	r3, r1, #5, #3
 8001f2a:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.lora = *param;      /*Copy LoRa parameters*/
 8001f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	3306      	adds	r3, #6
 8001f32:	8812      	ldrh	r2, [r2, #0]
 8001f34:	801a      	strh	r2, [r3, #0]

            /*Validate config*/
            DEMO_ValidateCodingHdr(&(shadow_sensor->Coding.hdr), CONC.Subregion);
 8001f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f38:	3304      	adds	r3, #4
 8001f3a:	4a1f      	ldr	r2, [pc, #124]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001f3c:	f8d2 2320 	ldr.w	r2, [r2, #800]	; 0x320
 8001f40:	4611      	mov	r1, r2
 8001f42:	4618      	mov	r0, r3
 8001f44:	f001 ff3a 	bl	8003dbc <DEMO_ValidateCodingHdr>
            DEMO_ValidateCodingLora(&(shadow_sensor->Coding.lora));
 8001f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f4a:	3306      	adds	r3, #6
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f001 ff60 	bl	8003e12 <DEMO_ValidateCodingLora>

            /*Put the coding to be broadcast in Sync*/
            shadow_sensor->CodingApplied = false;
 8001f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f54:	2200      	movs	r2, #0
 8001f56:	741a      	strb	r2, [r3, #16]
          }

          /*Print limitations, print probably needs to be in critical section*/
          if ((test_only == true) || (period > 0) || (max_payload < DEMO_SENSOR_MAX_PAYLOAD))
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d105      	bne.n	8001f6a <CONC_SetModLora+0x14e>
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <CONC_SetModLora+0x14e>
 8001f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f66:	2b19      	cmp	r3, #25
 8001f68:	d809      	bhi.n	8001f7e <CONC_SetModLora+0x162>
          {
            APP_PRINTF("AT+MOD_LIM=%u,%u\r\n", period, max_payload);
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <CONC_SetModLora+0x1a4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	2100      	movs	r1, #0
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f00b fa5d 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f383 8810 	msr	PRIMASK, r3
}
 8001f88:	bf00      	nop
          }
          UTILS_EXIT_CRITICAL_SECTION();
          return CONC_SETMOD_Ok;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e00f      	b.n	8001fae <CONC_SetModLora+0x192>
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 8001f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f90:	3301      	adds	r3, #1
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <CONC_SetModLora+0x19c>)
 8001f96:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d203      	bcs.n	8001fac <CONC_SetModLora+0x190>
 8001fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa6:	2b07      	cmp	r3, #7
 8001fa8:	f67f af68 	bls.w	8001e7c <CONC_SetModLora+0x60>
        }
      }
    }
  }

  return CONC_SETMOD_ModNotAllowed;     /*Didn't find viable channel*/
 8001fac:	2303      	movs	r3, #3
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3738      	adds	r7, #56	; 0x38
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200002f8 	.word	0x200002f8
 8001fbc:	10624dd3 	.word	0x10624dd3
 8001fc0:	0801005c 	.word	0x0801005c

08001fc4 <CONC_SetModFSK>:
 * @param param FSK modulation parameters
 * @param test_only if true, only respond and do not use the modulation
 * @return CONC_SETMOD_Ok when successfully added the modulation, the modulation will change after a while
 */
CONC_SetModReturn_t CONC_SetModFSK (uint32_t eui, const DEMO_coding_fsk_t *param, bool test_only)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b090      	sub	sp, #64	; 0x40
 8001fc8:	af02      	add	r7, sp, #8
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	71fb      	strb	r3, [r7, #7]
  uint32_t slot_nr;             /*Slot number of the eui given*/
  CONC_Sensor_t* shadow_sensor= NULL;        /*Sensor for eui given*/
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t channel_nr;          /*Selected channel number*/
  const DEMO_Channel_t* channel;      /*Pointer to iterate over channels*/

  if(test_only == false)
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	f083 0301 	eor.w	r3, r3, #1
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d013      	beq.n	800200a <CONC_SetModFSK+0x46>
  {
    /*Find the sensor*/
    slot_nr = FindEui(eui);
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f000 fd28 	bl	8002a38 <FindEui>
 8001fe8:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(slot_nr == 0)
 8001fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <CONC_SetModFSK+0x30>
    {
      return CONC_SETMOD_EuiWrong;   /*Eui not found*/
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e0bc      	b.n	800216e <CONC_SetModFSK+0x1aa>
    }
    shadow_sensor = &(CONC.ShadowSensors[slot_nr - 2]);        /*Get sensor structure*/
 8001ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ff6:	1e9a      	subs	r2, r3, #2
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	4413      	add	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002004:	4a5c      	ldr	r2, [pc, #368]	; (8002178 <CONC_SetModFSK+0x1b4>)
 8002006:	4413      	add	r3, r2
 8002008:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /*Check MSK limit*/
  if((param->fdev * 4) < param->br)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	791a      	ldrb	r2, [r3, #4]
 800200e:	7959      	ldrb	r1, [r3, #5]
 8002010:	0209      	lsls	r1, r1, #8
 8002012:	430a      	orrs	r2, r1
 8002014:	799b      	ldrb	r3, [r3, #6]
 8002016:	041b      	lsls	r3, r3, #16
 8002018:	4313      	orrs	r3, r2
 800201a:	009a      	lsls	r2, r3, #2
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	7819      	ldrb	r1, [r3, #0]
 8002020:	7858      	ldrb	r0, [r3, #1]
 8002022:	0200      	lsls	r0, r0, #8
 8002024:	4301      	orrs	r1, r0
 8002026:	789b      	ldrb	r3, [r3, #2]
 8002028:	041b      	lsls	r3, r3, #16
 800202a:	430b      	orrs	r3, r1
 800202c:	429a      	cmp	r2, r3
 800202e:	da01      	bge.n	8002034 <CONC_SetModFSK+0x70>
  {
    return CONC_SETMOD_ModWrong;
 8002030:	2304      	movs	r3, #4
 8002032:	e09c      	b.n	800216e <CONC_SetModFSK+0x1aa>
  }

  /*Check if the modulation is valid*/
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 8002034:	2300      	movs	r3, #0
 8002036:	633b      	str	r3, [r7, #48]	; 0x30
 8002038:	e08c      	b.n	8002154 <CONC_SetModFSK+0x190>
  {
    channel = &(CONC.Subregion->channels[channel_nr]);  /*Iterate over channels*/
 800203a:	4b4f      	ldr	r3, [pc, #316]	; (8002178 <CONC_SetModFSK+0x1b4>)
 800203c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002040:	695a      	ldr	r2, [r3, #20]
 8002042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002044:	011b      	lsls	r3, r3, #4
 8002046:	4413      	add	r3, r2
 8002048:	62bb      	str	r3, [r7, #40]	; 0x28

    if(DEMO_BandwidthFsk(param) <= channel->max_bw) /*Bandwidth fits*/
 800204a:	68b8      	ldr	r0, [r7, #8]
 800204c:	f001 fe60 	bl	8003d10 <DEMO_BandwidthFsk>
 8002050:	4602      	mov	r2, r0
 8002052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	429a      	cmp	r2, r3
 8002058:	d879      	bhi.n	800214e <CONC_SetModFSK+0x18a>
    {
      /*Calculate what is the maximal payload and how long is the packet*/
      uint32_t packet_time;
      uint32_t max_payload = DEMO_MaxPayloadFsk(param, CONC.Subregion, &packet_time);
 800205a:	4b47      	ldr	r3, [pc, #284]	; (8002178 <CONC_SetModFSK+0x1b4>)
 800205c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002060:	f107 0210 	add.w	r2, r7, #16
 8002064:	4619      	mov	r1, r3
 8002066:	68b8      	ldr	r0, [r7, #8]
 8002068:	f001 fd1e 	bl	8003aa8 <DEMO_MaxPayloadFsk>
 800206c:	6278      	str	r0, [r7, #36]	; 0x24
      if(max_payload >= sizeof(DEMO_packet_sensor_header_t))      /*Modulation allows to send at least header*/
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	2b05      	cmp	r3, #5
 8002072:	d96c      	bls.n	800214e <CONC_SetModFSK+0x18a>
      {
        /*Calculate how many periods must be skipped to comply with duty cycle*/
        uint32_t period = (packet_time * channel->duty_cycle) / (DEMO_SLOT_NUMBER * 1000);
 8002074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	461a      	mov	r2, r3
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	fb02 f303 	mul.w	r3, r2, r3
 8002080:	4a3e      	ldr	r2, [pc, #248]	; (800217c <CONC_SetModFSK+0x1b8>)
 8002082:	fba2 2303 	umull	r2, r3, r2, r3
 8002086:	0a9b      	lsrs	r3, r3, #10
 8002088:	623b      	str	r3, [r7, #32]
        if(period <= DEMO_HDR_PARAM_PERIOD_MAX) /*Check that period is achievable*/
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	2b07      	cmp	r3, #7
 800208e:	d85e      	bhi.n	800214e <CONC_SetModFSK+0x18a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002090:	f3ef 8310 	mrs	r3, PRIMASK
 8002094:	61bb      	str	r3, [r7, #24]
  return(result);
 8002096:	69bb      	ldr	r3, [r7, #24]
        {
          UTILS_ENTER_CRITICAL_SECTION();
 8002098:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800209a:	b672      	cpsid	i
}
 800209c:	bf00      	nop
          if(test_only == false)
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f083 0301 	eor.w	r3, r3, #1
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d036      	beq.n	8002118 <CONC_SetModFSK+0x154>
          {
            /*Store the config*/
            shadow_sensor->Coding.hdr.data_lim = max_payload;
 80020aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	b2d9      	uxtb	r1, r3
 80020b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020b4:	7953      	ldrb	r3, [r2, #5]
 80020b6:	f361 0304 	bfi	r3, r1, #0, #5
 80020ba:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.hdr.mode = false;    /*FSK*/
 80020bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020be:	7913      	ldrb	r3, [r2, #4]
 80020c0:	f36f 1304 	bfc	r3, #4, #1
 80020c4:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.period = period;
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	f003 0307 	and.w	r3, r3, #7
 80020cc:	b2d9      	uxtb	r1, r3
 80020ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020d0:	7913      	ldrb	r3, [r2, #4]
 80020d2:	f361 1347 	bfi	r3, r1, #5, #3
 80020d6:	7113      	strb	r3, [r2, #4]
            shadow_sensor->Coding.hdr.chan_nr = channel_nr;
 80020d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	b2d9      	uxtb	r1, r3
 80020e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020e2:	7953      	ldrb	r3, [r2, #5]
 80020e4:	f361 1347 	bfi	r3, r1, #5, #3
 80020e8:	7153      	strb	r3, [r2, #5]
            shadow_sensor->Coding.fsk = *param;       /*Copy FSK parameters*/
 80020ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	3308      	adds	r3, #8
 80020f0:	6810      	ldr	r0, [r2, #0]
 80020f2:	6851      	ldr	r1, [r2, #4]
 80020f4:	c303      	stmia	r3!, {r0, r1}

            /*Validate config*/
            DEMO_ValidateCodingHdr(&(shadow_sensor->Coding.hdr), CONC.Subregion);
 80020f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020f8:	3304      	adds	r3, #4
 80020fa:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <CONC_SetModFSK+0x1b4>)
 80020fc:	f8d2 2320 	ldr.w	r2, [r2, #800]	; 0x320
 8002100:	4611      	mov	r1, r2
 8002102:	4618      	mov	r0, r3
 8002104:	f001 fe5a 	bl	8003dbc <DEMO_ValidateCodingHdr>
            DEMO_ValidateCodingFsk(&(shadow_sensor->Coding.fsk));
 8002108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800210a:	3308      	adds	r3, #8
 800210c:	4618      	mov	r0, r3
 800210e:	f001 fec1 	bl	8003e94 <DEMO_ValidateCodingFsk>

            /*Put the coding to be broadcast in Sync*/
            shadow_sensor->CodingApplied = false;
 8002112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002114:	2200      	movs	r2, #0
 8002116:	741a      	strb	r2, [r3, #16]
          }

          /*Print limitations, print probably needs to be in critical section*/
          if ((test_only == true) || (period > 0) || (max_payload < DEMO_SENSOR_MAX_PAYLOAD))
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d105      	bne.n	800212a <CONC_SetModFSK+0x166>
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <CONC_SetModFSK+0x166>
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	2b19      	cmp	r3, #25
 8002128:	d809      	bhi.n	800213e <CONC_SetModFSK+0x17a>
          {
            APP_PRINTF("AT+MOD_LIM=%u,%u\r\n", period, max_payload);
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	9301      	str	r3, [sp, #4]
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	4b13      	ldr	r3, [pc, #76]	; (8002180 <CONC_SetModFSK+0x1bc>)
 8002134:	2200      	movs	r2, #0
 8002136:	2100      	movs	r1, #0
 8002138:	2000      	movs	r0, #0
 800213a:	f00b f97d 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	f383 8810 	msr	PRIMASK, r3
}
 8002148:	bf00      	nop
          }
          UTILS_EXIT_CRITICAL_SECTION();
          return CONC_SETMOD_Ok;
 800214a:	2300      	movs	r3, #0
 800214c:	e00f      	b.n	800216e <CONC_SetModFSK+0x1aa>
  for(channel_nr = 0; (channel_nr < CONC.Subregion->channels_n) && (channel_nr <= DEMO_HDR_CHAN_NR_MAX); channel_nr++)
 800214e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002150:	3301      	adds	r3, #1
 8002152:	633b      	str	r3, [r7, #48]	; 0x30
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <CONC_SetModFSK+0x1b4>)
 8002156:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	461a      	mov	r2, r3
 800215e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002160:	4293      	cmp	r3, r2
 8002162:	d203      	bcs.n	800216c <CONC_SetModFSK+0x1a8>
 8002164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002166:	2b07      	cmp	r3, #7
 8002168:	f67f af67 	bls.w	800203a <CONC_SetModFSK+0x76>
        }
      }
    }
  }

  return CONC_SETMOD_ModNotAllowed;     /*Didn't find viable channel*/
 800216c:	2303      	movs	r3, #3
}
 800216e:	4618      	mov	r0, r3
 8002170:	3738      	adds	r7, #56	; 0x38
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200002f8 	.word	0x200002f8
 800217c:	10624dd3 	.word	0x10624dd3
 8002180:	0801005c 	.word	0x0801005c

08002184 <LedsOff>:
/**
 * @brief Turn all LEDs off.
 * Used as a timer callback.
 */
static void LedsOff(void* context)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  UNUSED(context);
  BSP_LED_Off(LED_GREEN);
 800218c:	2001      	movs	r0, #1
 800218e:	f008 f9cb 	bl	800a528 <BSP_LED_Off>
  BSP_LED_Off(LED_BLUE);
 8002192:	2000      	movs	r0, #0
 8002194:	f008 f9c8 	bl	800a528 <BSP_LED_Off>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <LedsEffect>:

static void LedsEffect(void* context)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(context);
  if (1U==BSP_LED_GetState(LED_BLUE))
 80021a8:	2000      	movs	r0, #0
 80021aa:	f008 f9d7 	bl	800a55c <BSP_LED_GetState>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d106      	bne.n	80021c2 <LedsEffect+0x22>
  {
    BSP_LED_Off( LED_BLUE);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f008 f9b7 	bl	800a528 <BSP_LED_Off>
    BSP_LED_On( LED_GREEN);
 80021ba:	2001      	movs	r0, #1
 80021bc:	f008 f99a 	bl	800a4f4 <BSP_LED_On>
 80021c0:	e01c      	b.n	80021fc <LedsEffect+0x5c>
  } 
  else if(1U==BSP_LED_GetState(LED_GREEN))
 80021c2:	2001      	movs	r0, #1
 80021c4:	f008 f9ca 	bl	800a55c <BSP_LED_GetState>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d106      	bne.n	80021dc <LedsEffect+0x3c>
  {
    BSP_LED_Off( LED_GREEN);
 80021ce:	2001      	movs	r0, #1
 80021d0:	f008 f9aa 	bl	800a528 <BSP_LED_Off>
    BSP_LED_On( LED_RED);
 80021d4:	2002      	movs	r0, #2
 80021d6:	f008 f98d 	bl	800a4f4 <BSP_LED_On>
 80021da:	e00f      	b.n	80021fc <LedsEffect+0x5c>
  }
  else if (1U==BSP_LED_GetState(LED_RED))
 80021dc:	2002      	movs	r0, #2
 80021de:	f008 f9bd 	bl	800a55c <BSP_LED_GetState>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d106      	bne.n	80021f6 <LedsEffect+0x56>
  {
    BSP_LED_Off( LED_RED);
 80021e8:	2002      	movs	r0, #2
 80021ea:	f008 f99d 	bl	800a528 <BSP_LED_Off>
    BSP_LED_On( LED_BLUE);
 80021ee:	2000      	movs	r0, #0
 80021f0:	f008 f980 	bl	800a4f4 <BSP_LED_On>
 80021f4:	e002      	b.n	80021fc <LedsEffect+0x5c>
  }
  else
  {
    BSP_LED_On( LED_BLUE);
 80021f6:	2000      	movs	r0, #0
 80021f8:	f008 f97c 	bl	800a4f4 <BSP_LED_On>
  }
  UTIL_TIMER_Start(&CONC.LedEffect);
 80021fc:	4803      	ldr	r0, [pc, #12]	; (800220c <LedsEffect+0x6c>)
 80021fe:	f00b fe89 	bl	800df14 <UTIL_TIMER_Start>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000330 	.word	0x20000330

08002210 <LedBlink>:
/**
 * @brief Do a short blink with a LED.
 * @param Led which LED
 */
static void LedBlink(Led_TypeDef Led)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	71fb      	strb	r3, [r7, #7]
  BSP_LED_On(Led);
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	4618      	mov	r0, r3
 800221e:	f008 f969 	bl	800a4f4 <BSP_LED_On>
  UTIL_TIMER_Start(&CONC.LedTimer);
 8002222:	4803      	ldr	r0, [pc, #12]	; (8002230 <LedBlink+0x20>)
 8002224:	f00b fe76 	bl	800df14 <UTIL_TIMER_Start>
}
 8002228:	bf00      	nop
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000318 	.word	0x20000318

08002234 <SendBeacon>:

/**
 * @brief Send beacon.
 */
static void SendBeacon (void)
{
 8002234:	b590      	push	{r4, r7, lr}
 8002236:	b08d      	sub	sp, #52	; 0x34
 8002238:	af0a      	add	r7, sp, #40	; 0x28
  if(CONC.Subregion->hopping == true)
 800223a:	4b82      	ldr	r3, [pc, #520]	; (8002444 <SendBeacon+0x210>)
 800223c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002240:	7a9b      	ldrb	r3, [r3, #10]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00c      	beq.n	8002266 <SendBeacon+0x32>
  {
    /*Generate seed,*/
    CONC.Beacon.seed = Prbs9Next();
 800224c:	f000 fe54 	bl	8002ef8 <Prbs9Next>
 8002250:	4603      	mov	r3, r0
 8002252:	461a      	mov	r2, r3
 8002254:	4b7b      	ldr	r3, [pc, #492]	; (8002444 <SendBeacon+0x210>)
 8002256:	705a      	strb	r2, [r3, #1]
    CONC.PseudorandomState = CONC.Beacon.seed;    /*And init pseudorandom state*/
 8002258:	4b7a      	ldr	r3, [pc, #488]	; (8002444 <SendBeacon+0x210>)
 800225a:	785b      	ldrb	r3, [r3, #1]
 800225c:	461a      	mov	r2, r3
 800225e:	4b79      	ldr	r3, [pc, #484]	; (8002444 <SendBeacon+0x210>)
 8002260:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
 8002264:	e006      	b.n	8002274 <SendBeacon+0x40>
  }
  else  /*Not used*/
  {
    CONC.Beacon.seed = 0;
 8002266:	4b77      	ldr	r3, [pc, #476]	; (8002444 <SendBeacon+0x210>)
 8002268:	2200      	movs	r2, #0
 800226a:	705a      	strb	r2, [r3, #1]
    CONC.PseudorandomState = 0;
 800226c:	4b75      	ldr	r3, [pc, #468]	; (8002444 <SendBeacon+0x210>)
 800226e:	2200      	movs	r2, #0
 8002270:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
  }

  /*Set radio parameters*/
  Radio.SetChannel(CONC.Region->beacon_freq); /*Frequency*/
 8002274:	4b74      	ldr	r3, [pc, #464]	; (8002448 <SendBeacon+0x214>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	4a72      	ldr	r2, [pc, #456]	; (8002444 <SendBeacon+0x210>)
 800227a:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 800227e:	6852      	ldr	r2, [r2, #4]
 8002280:	4610      	mov	r0, r2
 8002282:	4798      	blx	r3
  Radio.SetModem(MODEM_LORA);
 8002284:	4b70      	ldr	r3, [pc, #448]	; (8002448 <SendBeacon+0x214>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	2001      	movs	r0, #1
 800228a:	4798      	blx	r3
  if (CONC.Subregion->hopping == true)
 800228c:	4b6d      	ldr	r3, [pc, #436]	; (8002444 <SendBeacon+0x210>)
 800228e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002292:	7a9b      	ldrb	r3, [r3, #10]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d01e      	beq.n	80022dc <SendBeacon+0xa8>
  {
    /*beacon at 500kHz*/
    Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 800229e:	4b6a      	ldr	r3, [pc, #424]	; (8002448 <SendBeacon+0x214>)
 80022a0:	69dc      	ldr	r4, [r3, #28]
                      CONC.Subregion->beacon_power, /*Power*/
 80022a2:	4b68      	ldr	r3, [pc, #416]	; (8002444 <SendBeacon+0x210>)
 80022a4:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 80022a8:	685b      	ldr	r3, [r3, #4]
    Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022aa:	b259      	sxtb	r1, r3
 80022ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b0:	9308      	str	r3, [sp, #32]
 80022b2:	2300      	movs	r3, #0
 80022b4:	9307      	str	r3, [sp, #28]
 80022b6:	2300      	movs	r3, #0
 80022b8:	9306      	str	r3, [sp, #24]
 80022ba:	2300      	movs	r3, #0
 80022bc:	9305      	str	r3, [sp, #20]
 80022be:	2300      	movs	r3, #0
 80022c0:	9304      	str	r3, [sp, #16]
 80022c2:	2301      	movs	r3, #1
 80022c4:	9303      	str	r3, [sp, #12]
 80022c6:	2324      	movs	r3, #36	; 0x24
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	2301      	movs	r3, #1
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	230c      	movs	r3, #12
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2302      	movs	r3, #2
 80022d4:	2200      	movs	r2, #0
 80022d6:	2001      	movs	r0, #1
 80022d8:	47a0      	blx	r4
 80022da:	e030      	b.n	800233e <SendBeacon+0x10a>
                      0, /*IQ not inverted*/
                      1000); /*Tx timeout is not needed*/
  }
  else
  {
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022dc:	4b5a      	ldr	r3, [pc, #360]	; (8002448 <SendBeacon+0x214>)
 80022de:	69dc      	ldr	r4, [r3, #28]
                    CONC.Subregion->beacon_power, /*Power*/
 80022e0:	4b58      	ldr	r3, [pc, #352]	; (8002444 <SendBeacon+0x210>)
 80022e2:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 80022e6:	685b      	ldr	r3, [r3, #4]
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022e8:	b259      	sxtb	r1, r3
                    0, /*FSK parameter*/
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80022ea:	4b56      	ldr	r3, [pc, #344]	; (8002444 <SendBeacon+0x210>)
 80022ec:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80022f0:	7a1b      	ldrb	r3, [r3, #8]
 80022f2:	3b07      	subs	r3, #7
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d806      	bhi.n	8002306 <SendBeacon+0xd2>
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80022f8:	4b52      	ldr	r3, [pc, #328]	; (8002444 <SendBeacon+0x210>)
 80022fa:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80022fe:	7a1b      	ldrb	r3, [r3, #8]
 8002300:	3b07      	subs	r3, #7
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 8002302:	461a      	mov	r2, r3
 8002304:	e000      	b.n	8002308 <SendBeacon+0xd4>
 8002306:	2200      	movs	r2, #0
                    CONC.Region->beacon_sf, /*Spreading factor*/
 8002308:	4b4e      	ldr	r3, [pc, #312]	; (8002444 <SendBeacon+0x210>)
 800230a:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 800230e:	7a5b      	ldrb	r3, [r3, #9]
      Radio.SetTxConfig(MODEM_LORA, /*Beacon is always LoRa*/
 8002310:	4618      	mov	r0, r3
 8002312:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002316:	9308      	str	r3, [sp, #32]
 8002318:	2300      	movs	r3, #0
 800231a:	9307      	str	r3, [sp, #28]
 800231c:	2300      	movs	r3, #0
 800231e:	9306      	str	r3, [sp, #24]
 8002320:	2300      	movs	r3, #0
 8002322:	9305      	str	r3, [sp, #20]
 8002324:	2300      	movs	r3, #0
 8002326:	9304      	str	r3, [sp, #16]
 8002328:	2301      	movs	r3, #1
 800232a:	9303      	str	r3, [sp, #12]
 800232c:	2324      	movs	r3, #36	; 0x24
 800232e:	9302      	str	r3, [sp, #8]
 8002330:	2301      	movs	r3, #1
 8002332:	9301      	str	r3, [sp, #4]
 8002334:	9000      	str	r0, [sp, #0]
 8002336:	4613      	mov	r3, r2
 8002338:	2200      	movs	r2, #0
 800233a:	2001      	movs	r0, #1
 800233c:	47a0      	blx	r4
                    0, 0, /*No hopping*/
                    0, /*IQ not inverted*/
                    1000); /*Tx timeout is not needed*/
  }
  /*Listen Before Talk is required*/
  if (CONC.Subregion->lbt)
 800233e:	4b41      	ldr	r3, [pc, #260]	; (8002444 <SendBeacon+0x210>)
 8002340:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002344:	7a9b      	ldrb	r3, [r3, #10]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	d022      	beq.n	8002396 <SendBeacon+0x162>
  {
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 8002350:	4b3c      	ldr	r3, [pc, #240]	; (8002444 <SendBeacon+0x210>)
 8002352:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002356:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800235a:	4b3a      	ldr	r3, [pc, #232]	; (8002444 <SendBeacon+0x210>)
 800235c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002360:	7adb      	ldrb	r3, [r3, #11]
 8002362:	461a      	mov	r2, r3
                               DEMO_MAX_END_OF_PACKET_TX - CONC.Region->beacon_length) == false)
 8002364:	4b37      	ldr	r3, [pc, #220]	; (8002444 <SendBeacon+0x210>)
 8002366:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 800236a:	895b      	ldrh	r3, [r3, #10]
 800236c:	f5c3 736b 	rsb	r3, r3, #940	; 0x3ac
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 8002370:	2001      	movs	r0, #1
 8002372:	f001 f96f 	bl	8003654 <DEMO_WaitForFreeChannel>
 8002376:	4603      	mov	r3, r0
                               DEMO_MAX_END_OF_PACKET_TX - CONC.Region->beacon_length) == false)
 8002378:	f083 0301 	eor.w	r3, r3, #1
 800237c:	b2db      	uxtb	r3, r3
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 800237e:	2b00      	cmp	r3, #0
 8002380:	d009      	beq.n	8002396 <SendBeacon+0x162>
    {
      Radio.Sleep();
 8002382:	4b31      	ldr	r3, [pc, #196]	; (8002448 <SendBeacon+0x214>)
 8002384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002386:	4798      	blx	r3
      APP_LOG(TS_ON, VLEVEL_L, "Beacon transmission failed\n\r");
 8002388:	4b30      	ldr	r3, [pc, #192]	; (800244c <SendBeacon+0x218>)
 800238a:	2201      	movs	r2, #1
 800238c:	2100      	movs	r1, #0
 800238e:	2001      	movs	r0, #1
 8002390:	f00b f852 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
      return; /*Sending of Beacon failed*/
 8002394:	e053      	b.n	800243e <SendBeacon+0x20a>
    }
  }

  /*Send*/
  CONC.Beacon.offset = (int32_t)CONC.Region->beacon_length      /*Mark end of the packet*/
 8002396:	4b2b      	ldr	r3, [pc, #172]	; (8002444 <SendBeacon+0x210>)
 8002398:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 800239c:	895c      	ldrh	r4, [r3, #10]
      + (int32_t)CONC_LPTIM_TO_MS(LL_LPTIM_GetCounter(LPTIM1))  /*Delay caused by config and LBT*/
 800239e:	482c      	ldr	r0, [pc, #176]	; (8002450 <SendBeacon+0x21c>)
 80023a0:	f7ff fa7b 	bl	800189a <LL_LPTIM_GetCounter>
 80023a4:	4602      	mov	r2, r0
 80023a6:	4613      	mov	r3, r2
 80023a8:	015b      	lsls	r3, r3, #5
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	0b1b      	lsrs	r3, r3, #12
      + CONC_BEACON_OFFSET_TRIM;                                /*Configurable trim*/
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	4423      	add	r3, r4
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023bc:	b299      	uxth	r1, r3
  CONC.Beacon.offset = (int32_t)CONC.Region->beacon_length      /*Mark end of the packet*/
 80023be:	4a21      	ldr	r2, [pc, #132]	; (8002444 <SendBeacon+0x210>)
 80023c0:	8853      	ldrh	r3, [r2, #2]
 80023c2:	f361 0309 	bfi	r3, r1, #0, #10
 80023c6:	8053      	strh	r3, [r2, #2]
  CONC.Beacon.sum = 0;  /*Set to 0 before summing bytes*/
 80023c8:	4a1e      	ldr	r2, [pc, #120]	; (8002444 <SendBeacon+0x210>)
 80023ca:	78d3      	ldrb	r3, [r2, #3]
 80023cc:	f36f 1307 	bfc	r3, #4, #4
 80023d0:	70d3      	strb	r3, [r2, #3]
  uint8_t bytesum = ((uint8_t*)&CONC.Beacon)[0] + ((uint8_t*)&CONC.Beacon)[1]
 80023d2:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <SendBeacon+0x210>)
 80023d4:	781a      	ldrb	r2, [r3, #0]
 80023d6:	4b1f      	ldr	r3, [pc, #124]	; (8002454 <SendBeacon+0x220>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	b2da      	uxtb	r2, r3
                  + ((uint8_t*)&CONC.Beacon)[2] + ((uint8_t*)&CONC.Beacon)[3];
 80023de:	4b1e      	ldr	r3, [pc, #120]	; (8002458 <SendBeacon+0x224>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	4413      	add	r3, r2
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b1d      	ldr	r3, [pc, #116]	; (800245c <SendBeacon+0x228>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
  uint8_t bytesum = ((uint8_t*)&CONC.Beacon)[0] + ((uint8_t*)&CONC.Beacon)[1]
 80023ea:	4413      	add	r3, r2
 80023ec:	71fb      	strb	r3, [r7, #7]
  CONC.Beacon.sum = - ((bytesum + (bytesum >> 4)) & 0xf);   //Add negative value of primitive checksum
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	4413      	add	r3, r2
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	425b      	negs	r3, r3
 8002402:	b2db      	uxtb	r3, r3
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	b2d9      	uxtb	r1, r3
 800240a:	4a0e      	ldr	r2, [pc, #56]	; (8002444 <SendBeacon+0x210>)
 800240c:	78d3      	ldrb	r3, [r2, #3]
 800240e:	f361 1307 	bfi	r3, r1, #4, #4
 8002412:	70d3      	strb	r3, [r2, #3]

  Radio.Send((uint8_t*)&CONC.Beacon, 4); /*Send beacon*/
 8002414:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <SendBeacon+0x214>)
 8002416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002418:	2104      	movs	r1, #4
 800241a:	480a      	ldr	r0, [pc, #40]	; (8002444 <SendBeacon+0x210>)
 800241c:	4798      	blx	r3

  EvaluateLastPeriod(); /*Check all sensors and update occupied mask before Sync*/
 800241e:	f000 fa25 	bl	800286c <EvaluateLastPeriod>
  
  APP_LOG(TS_ON, VLEVEL_H, "Beacon Tx at %d\n\r",(CONC.Region->beacon_freq));
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <SendBeacon+0x210>)
 8002424:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <SendBeacon+0x22c>)
 800242e:	2201      	movs	r2, #1
 8002430:	2100      	movs	r1, #0
 8002432:	2003      	movs	r0, #3
 8002434:	f00b f800 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
  /*Notify*/
  BSP_LED_On(LED_RED);
 8002438:	2002      	movs	r0, #2
 800243a:	f008 f85b 	bl	800a4f4 <BSP_LED_On>
}
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bd90      	pop	{r4, r7, pc}
 8002444:	200002f8 	.word	0x200002f8
 8002448:	08010bf4 	.word	0x08010bf4
 800244c:	08010070 	.word	0x08010070
 8002450:	40007c00 	.word	0x40007c00
 8002454:	200002f9 	.word	0x200002f9
 8002458:	200002fa 	.word	0x200002fa
 800245c:	200002fb 	.word	0x200002fb
 8002460:	08010090 	.word	0x08010090

08002464 <SendSync>:

/**
 * @brief Send sync.
 */
static void SendSync (void)
{
 8002464:	b590      	push	{r4, r7, lr}
 8002466:	b08f      	sub	sp, #60	; 0x3c
 8002468:	af0a      	add	r7, sp, #40	; 0x28
  const DEMO_Channel_t* channel;

  if(CONC.Subregion->hopping == true)
 800246a:	4b65      	ldr	r3, [pc, #404]	; (8002600 <SendSync+0x19c>)
 800246c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002470:	7a9b      	ldrb	r3, [r3, #10]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	d013      	beq.n	80024a4 <SendSync+0x40>
  {
    /*Select one of available channels, depending only on seed*/
    channel = &(CONC.Subregion->channels[CONC.Beacon.seed % CONC.Subregion->channels_n]);
 800247c:	4b60      	ldr	r3, [pc, #384]	; (8002600 <SendSync+0x19c>)
 800247e:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002482:	6959      	ldr	r1, [r3, #20]
 8002484:	4b5e      	ldr	r3, [pc, #376]	; (8002600 <SendSync+0x19c>)
 8002486:	785b      	ldrb	r3, [r3, #1]
 8002488:	461a      	mov	r2, r3
 800248a:	4b5d      	ldr	r3, [pc, #372]	; (8002600 <SendSync+0x19c>)
 800248c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	fb92 f0f3 	sdiv	r0, r2, r3
 8002496:	fb00 f303 	mul.w	r3, r0, r3
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	440b      	add	r3, r1
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	e004      	b.n	80024ae <SendSync+0x4a>
  }
  else
  {
    channel = &(CONC.Subregion->channels[0]);   /*Nonhopping subregions use the first channel for Sync*/
 80024a4:	4b56      	ldr	r3, [pc, #344]	; (8002600 <SendSync+0x19c>)
 80024a6:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	60fb      	str	r3, [r7, #12]
  }


  /*Add coding changes*/
  uint32_t codings_len = AddCodingChanges(CONC.Sync.codings, DEMO_SYNC_CODINGS_LEN);
 80024ae:	2117      	movs	r1, #23
 80024b0:	4854      	ldr	r0, [pc, #336]	; (8002604 <SendSync+0x1a0>)
 80024b2:	f000 faf1 	bl	8002a98 <AddCodingChanges>
 80024b6:	60b8      	str	r0, [r7, #8]

  /*Set radio parameters*/
  Radio.SetChannel(channel->freq); /*Frequency*/
 80024b8:	4b53      	ldr	r3, [pc, #332]	; (8002608 <SendSync+0x1a4>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	6892      	ldr	r2, [r2, #8]
 80024c0:	4610      	mov	r0, r2
 80024c2:	4798      	blx	r3
  Radio.SetModem(MODEM_LORA);
 80024c4:	4b50      	ldr	r3, [pc, #320]	; (8002608 <SendSync+0x1a4>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2001      	movs	r0, #1
 80024ca:	4798      	blx	r3
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024cc:	4b4e      	ldr	r3, [pc, #312]	; (8002608 <SendSync+0x1a4>)
 80024ce:	69dc      	ldr	r4, [r3, #28]
                    channel->power, /*Power*/
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024d4:	b259      	sxtb	r1, r3
                    0, /*FSK parameter*/
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80024d6:	4b4a      	ldr	r3, [pc, #296]	; (8002600 <SendSync+0x19c>)
 80024d8:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80024dc:	7a1b      	ldrb	r3, [r3, #8]
 80024de:	3b07      	subs	r3, #7
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d806      	bhi.n	80024f2 <SendSync+0x8e>
                    DEMO_BW_TO_SETTXCONFIG(CONC.Region->beacon_bw), /*Bandwidth*/
 80024e4:	4b46      	ldr	r3, [pc, #280]	; (8002600 <SendSync+0x19c>)
 80024e6:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80024ea:	7a1b      	ldrb	r3, [r3, #8]
 80024ec:	3b07      	subs	r3, #7
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024ee:	461a      	mov	r2, r3
 80024f0:	e000      	b.n	80024f4 <SendSync+0x90>
 80024f2:	2200      	movs	r2, #0
                    CONC.Region->beacon_sf, /*Spreading factor*/
 80024f4:	4b42      	ldr	r3, [pc, #264]	; (8002600 <SendSync+0x19c>)
 80024f6:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80024fa:	7a5b      	ldrb	r3, [r3, #9]
  Radio.SetTxConfig(MODEM_LORA, /*Sync is always LoRa*/
 80024fc:	4618      	mov	r0, r3
 80024fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002502:	9308      	str	r3, [sp, #32]
 8002504:	2300      	movs	r3, #0
 8002506:	9307      	str	r3, [sp, #28]
 8002508:	2300      	movs	r3, #0
 800250a:	9306      	str	r3, [sp, #24]
 800250c:	2300      	movs	r3, #0
 800250e:	9305      	str	r3, [sp, #20]
 8002510:	2301      	movs	r3, #1
 8002512:	9304      	str	r3, [sp, #16]
 8002514:	2300      	movs	r3, #0
 8002516:	9303      	str	r3, [sp, #12]
 8002518:	2308      	movs	r3, #8
 800251a:	9302      	str	r3, [sp, #8]
 800251c:	2301      	movs	r3, #1
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	9000      	str	r0, [sp, #0]
 8002522:	4613      	mov	r3, r2
 8002524:	2200      	movs	r2, #0
 8002526:	2001      	movs	r0, #1
 8002528:	47a0      	blx	r4
                    0, 0, /*No hopping*/
                    0, /*IQ not inverted*/
                    1000); /*Tx timeout is not needed*/

  /*Listen Before Talk is required*/
  if (CONC.Subregion->lbt)
 800252a:	4b35      	ldr	r3, [pc, #212]	; (8002600 <SendSync+0x19c>)
 800252c:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002530:	7a9b      	ldrb	r3, [r3, #10]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	d044      	beq.n	80025c6 <SendSync+0x162>
  {
    /*Calculate time on air*/
    DEMO_coding_lora_t sync_coding = {.de = 0, .cr = 1, .bw = CONC.Region->beacon_bw, .sf = CONC.Region->beacon_sf};
 800253c:	2300      	movs	r3, #0
 800253e:	803b      	strh	r3, [r7, #0]
 8002540:	783b      	ldrb	r3, [r7, #0]
 8002542:	2201      	movs	r2, #1
 8002544:	f362 0343 	bfi	r3, r2, #1, #3
 8002548:	703b      	strb	r3, [r7, #0]
 800254a:	4b2d      	ldr	r3, [pc, #180]	; (8002600 <SendSync+0x19c>)
 800254c:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8002550:	7a1b      	ldrb	r3, [r3, #8]
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	b2da      	uxtb	r2, r3
 8002558:	783b      	ldrb	r3, [r7, #0]
 800255a:	f362 1307 	bfi	r3, r2, #4, #4
 800255e:	703b      	strb	r3, [r7, #0]
 8002560:	4b27      	ldr	r3, [pc, #156]	; (8002600 <SendSync+0x19c>)
 8002562:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8002566:	7a5b      	ldrb	r3, [r3, #9]
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	b2da      	uxtb	r2, r3
 800256e:	787b      	ldrb	r3, [r7, #1]
 8002570:	f362 0303 	bfi	r3, r2, #0, #4
 8002574:	707b      	strb	r3, [r7, #1]
    uint32_t packet_length = DEMO_TimeOnAirLora(&sync_coding, 4 + codings_len);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	1d1a      	adds	r2, r3, #4
 800257a:	463b      	mov	r3, r7
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f001 f9dc 	bl	800393c <DEMO_TimeOnAirLora>
 8002584:	6078      	str	r0, [r7, #4]

    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 8002586:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <SendSync+0x19c>)
 8002588:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800258c:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <SendSync+0x19c>)
 8002592:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 8002596:	7adb      	ldrb	r3, [r3, #11]
 8002598:	461a      	mov	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f5c3 736b 	rsb	r3, r3, #940	; 0x3ac
 80025a0:	2001      	movs	r0, #1
 80025a2:	f001 f857 	bl	8003654 <DEMO_WaitForFreeChannel>
 80025a6:	4603      	mov	r3, r0
                               DEMO_MAX_END_OF_PACKET_TX - packet_length) == false)
 80025a8:	f083 0301 	eor.w	r3, r3, #1
 80025ac:	b2db      	uxtb	r3, r3
    if(DEMO_WaitForFreeChannel(MODEM_LORA, CONC.Subregion->lbt_rssi, CONC.Subregion->lbt_time,
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d009      	beq.n	80025c6 <SendSync+0x162>
    {
      Radio.Sleep();
 80025b2:	4b15      	ldr	r3, [pc, #84]	; (8002608 <SendSync+0x1a4>)
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	4798      	blx	r3
      APP_LOG(TS_ON, VLEVEL_L, "Sync transmission failed\n\r");
 80025b8:	4b14      	ldr	r3, [pc, #80]	; (800260c <SendSync+0x1a8>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	2100      	movs	r1, #0
 80025be:	2001      	movs	r0, #1
 80025c0:	f00a ff3a 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80025c4:	e018      	b.n	80025f8 <SendSync+0x194>
      return; /*Sending of Sync failed*/
    }
  }

  /*Send*/
  CONC.Sync.seed = CONC.Beacon.seed;    /*Repeat the seed*/
 80025c6:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <SendSync+0x19c>)
 80025c8:	785a      	ldrb	r2, [r3, #1]
 80025ca:	4b0d      	ldr	r3, [pc, #52]	; (8002600 <SendSync+0x19c>)
 80025cc:	71da      	strb	r2, [r3, #7]
  Radio.Send((uint8_t*)&CONC.Sync, 4 + codings_len);
 80025ce:	4b0e      	ldr	r3, [pc, #56]	; (8002608 <SendSync+0x1a4>)
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	3204      	adds	r2, #4
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	4611      	mov	r1, r2
 80025dc:	480c      	ldr	r0, [pc, #48]	; (8002610 <SendSync+0x1ac>)
 80025de:	4798      	blx	r3

  /*Notify*/
  BSP_LED_On(LED_RED);
 80025e0:	2002      	movs	r0, #2
 80025e2:	f007 ff87 	bl	800a4f4 <BSP_LED_On>
  
  APP_LOG(TS_ON, VLEVEL_H, "Sync Tx at %d\n\r",(channel->freq));
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <SendSync+0x1b0>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	2100      	movs	r1, #0
 80025f2:	2003      	movs	r0, #3
 80025f4:	f00a ff20 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
}
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd90      	pop	{r4, r7, pc}
 80025fe:	bf00      	nop
 8002600:	200002f8 	.word	0x200002f8
 8002604:	20000300 	.word	0x20000300
 8002608:	08010bf4 	.word	0x08010bf4
 800260c:	080100a4 	.word	0x080100a4
 8002610:	200002fc 	.word	0x200002fc
 8002614:	080100c0 	.word	0x080100c0

08002618 <Receive>:
 * @brief Set receiver and listen for sensor.
 * @note This function doesn't use Radio.SetRxConfig() and Radio.SetTxConfig() because it allows only LoRaWAN
 *    modulation and it doesn't use Radio.Rx() because it highly depends on SetRxConfig.
 */
static void Receive (void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b092      	sub	sp, #72	; 0x48
 800261c:	af00      	add	r7, sp, #0
  const DEMO_Channel_t* channel;
  PacketParams_t pck_params;
  ModulationParams_t mod_params;
  CONC_Sensor_t *sensor = &(CONC.Sensors[CONC.SlotCounter - 2]);        /*Make the below code less confusing*/
 800261e:	4b8f      	ldr	r3, [pc, #572]	; (800285c <Receive+0x244>)
 8002620:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002624:	1e9a      	subs	r2, r3, #2
 8002626:	4613      	mov	r3, r2
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	4413      	add	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	3368      	adds	r3, #104	; 0x68
 8002630:	4a8a      	ldr	r2, [pc, #552]	; (800285c <Receive+0x244>)
 8002632:	4413      	add	r3, r2
 8002634:	643b      	str	r3, [r7, #64]	; 0x40

  /*Select channel*/
  if(CONC.Subregion->hopping == true)
 8002636:	4b89      	ldr	r3, [pc, #548]	; (800285c <Receive+0x244>)
 8002638:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800263c:	7a9b      	ldrb	r3, [r3, #10]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d027      	beq.n	8002698 <Receive+0x80>
  {
    /*Get number of used channels*/
    uint32_t channel_count = CONC.Subregion->channels_n;       /*Limited by number of existing channels*/
 8002648:	4b84      	ldr	r3, [pc, #528]	; (800285c <Receive+0x244>)
 800264a:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	63fb      	str	r3, [r7, #60]	; 0x3c

    /*Generate next pseudorandom number*/
    CONC.PseudorandomState = DEMO_PSEUDORANDOM_NEXT(CONC.PseudorandomState);
 8002652:	4b82      	ldr	r3, [pc, #520]	; (800285c <Receive+0x244>)
 8002654:	f8d3 3310 	ldr.w	r3, [r3, #784]	; 0x310
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <Receive+0x4c>
 800265c:	4b7f      	ldr	r3, [pc, #508]	; (800285c <Receive+0x244>)
 800265e:	f8d3 3310 	ldr.w	r3, [r3, #784]	; 0x310
 8002662:	e000      	b.n	8002666 <Receive+0x4e>
 8002664:	4b7e      	ldr	r3, [pc, #504]	; (8002860 <Receive+0x248>)
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff f8a0 	bl	80017ac <DEMO_PRND_Next>
 800266c:	4603      	mov	r3, r0
 800266e:	4a7b      	ldr	r2, [pc, #492]	; (800285c <Receive+0x244>)
 8002670:	f8c2 3310 	str.w	r3, [r2, #784]	; 0x310

    /*Select one of available channels*/
    channel = &(CONC.Subregion->channels[CONC.PseudorandomState % channel_count]);
 8002674:	4b79      	ldr	r3, [pc, #484]	; (800285c <Receive+0x244>)
 8002676:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800267a:	695a      	ldr	r2, [r3, #20]
 800267c:	4b77      	ldr	r3, [pc, #476]	; (800285c <Receive+0x244>)
 800267e:	f8d3 3310 	ldr.w	r3, [r3, #784]	; 0x310
 8002682:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002684:	fbb3 f1f1 	udiv	r1, r3, r1
 8002688:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800268a:	fb00 f101 	mul.w	r1, r0, r1
 800268e:	1a5b      	subs	r3, r3, r1
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	4413      	add	r3, r2
 8002694:	647b      	str	r3, [r7, #68]	; 0x44
 8002696:	e00b      	b.n	80026b0 <Receive+0x98>
  }
  else
  {
    channel = &(CONC.Subregion->channels[sensor->Coding.hdr.chan_nr]);  /*Use sensors channel*/
 8002698:	4b70      	ldr	r3, [pc, #448]	; (800285c <Receive+0x244>)
 800269a:	f8d3 3320 	ldr.w	r3, [r3, #800]	; 0x320
 800269e:	695a      	ldr	r2, [r3, #20]
 80026a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026a2:	795b      	ldrb	r3, [r3, #5]
 80026a4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	4413      	add	r3, r2
 80026ae:	647b      	str	r3, [r7, #68]	; 0x44
  }

  /*Prepare radio in standby*/
  Radio.Standby();
 80026b0:	4b6c      	ldr	r3, [pc, #432]	; (8002864 <Receive+0x24c>)
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	4798      	blx	r3
  Radio.SetChannel(channel->freq); /*Set the right frequency*/
 80026b6:	4b6b      	ldr	r3, [pc, #428]	; (8002864 <Receive+0x24c>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80026bc:	6892      	ldr	r2, [r2, #8]
 80026be:	4610      	mov	r0, r2
 80026c0:	4798      	blx	r3

  /*Configure*/
  if (sensor->Coding.hdr.mode == true)  /*LoRa*/
 80026c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026c4:	791b      	ldrb	r3, [r3, #4]
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d05e      	beq.n	800278e <Receive+0x176>
  {
    mod_params.PacketType = PACKET_TYPE_LORA;
 80026d0:	2301      	movs	r3, #1
 80026d2:	733b      	strb	r3, [r7, #12]
    mod_params.Params.LoRa.SpreadingFactor = DEMO_GetSpreadingFactor(&(sensor->Coding.lora));
 80026d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026d6:	3306      	adds	r3, #6
 80026d8:	4618      	mov	r0, r3
 80026da:	f001 f833 	bl	8003744 <DEMO_GetSpreadingFactor>
 80026de:	4603      	mov	r3, r0
 80026e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    mod_params.Params.LoRa.Bandwidth = DEMO_GetBandwidth(&(sensor->Coding.lora));
 80026e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026e6:	3306      	adds	r3, #6
 80026e8:	4618      	mov	r0, r3
 80026ea:	f001 f839 	bl	8003760 <DEMO_GetBandwidth>
 80026ee:	4603      	mov	r3, r0
 80026f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    mod_params.Params.LoRa.CodingRate= DEMO_GetCoderate(&(sensor->Coding.lora));
 80026f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026f6:	3306      	adds	r3, #6
 80026f8:	4618      	mov	r0, r3
 80026fa:	f001 f86b 	bl	80037d4 <DEMO_GetCoderate>
 80026fe:	4603      	mov	r3, r0
 8002700:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    mod_params.Params.LoRa.LowDatarateOptimize = sensor->Coding.lora.de;
 8002704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002706:	799b      	ldrb	r3, [r3, #6]
 8002708:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800270c:	b2db      	uxtb	r3, r3
 800270e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    pck_params.PacketType = PACKET_TYPE_LORA;
 8002712:	2301      	movs	r3, #1
 8002714:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    if ((mod_params.Params.LoRa.SpreadingFactor == LORA_SF5) || (mod_params.Params.LoRa.SpreadingFactor == LORA_SF6))
 8002718:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800271c:	2b05      	cmp	r3, #5
 800271e:	d003      	beq.n	8002728 <Receive+0x110>
 8002720:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002724:	2b06      	cmp	r3, #6
 8002726:	d102      	bne.n	800272e <Receive+0x116>
    {
      pck_params.Params.LoRa.PreambleLength = 12;
 8002728:	230c      	movs	r3, #12
 800272a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800272c:	e001      	b.n	8002732 <Receive+0x11a>
    }
    else
    {
      pck_params.Params.LoRa.PreambleLength = 8;
 800272e:	2308      	movs	r3, #8
 8002730:	86fb      	strh	r3, [r7, #54]	; 0x36
    }
    pck_params.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 8002732:	2300      	movs	r3, #0
 8002734:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    pck_params.Params.LoRa.PayloadLength = RADIO_RX_BUF_SIZE;
 8002738:	23ff      	movs	r3, #255	; 0xff
 800273a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    pck_params.Params.LoRa.CrcMode = LORA_CRC_ON;
 800273e:	2301      	movs	r3, #1
 8002740:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    pck_params.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8002744:	2300      	movs	r3, #0
 8002746:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

    SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 800274a:	2001      	movs	r0, #1
 800274c:	f00a f9fe 	bl	800cb4c <SUBGRF_SetPacketType>
    SUBGRF_SetModulationParams(&mod_params);
 8002750:	f107 030c 	add.w	r3, r7, #12
 8002754:	4618      	mov	r0, r3
 8002756:	f00a fa89 	bl	800cc6c <SUBGRF_SetModulationParams>
    SUBGRF_SetPacketParams(&pck_params);
 800275a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800275e:	4618      	mov	r0, r3
 8002760:	f00a fb58 	bl	800ce14 <SUBGRF_SetPacketParams>

    /*Set syncword*/
    uint8_t reg = (DEMO_SYNCWORD_LORA_SENS >> 8) & 0xFF;
 8002764:	2314      	movs	r3, #20
 8002766:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteRegisters(REG_LR_SYNCWORD, &reg, 1);
 8002768:	f107 030b 	add.w	r3, r7, #11
 800276c:	2201      	movs	r2, #1
 800276e:	4619      	mov	r1, r3
 8002770:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8002774:	f00a fcca 	bl	800d10c <SUBGRF_WriteRegisters>
    reg = DEMO_SYNCWORD_LORA_SENS & 0xFF;
 8002778:	2324      	movs	r3, #36	; 0x24
 800277a:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteRegisters(REG_LR_SYNCWORD + 1, &reg, 1);
 800277c:	f107 030b 	add.w	r3, r7, #11
 8002780:	2201      	movs	r2, #1
 8002782:	4619      	mov	r1, r3
 8002784:	f240 7041 	movw	r0, #1857	; 0x741
 8002788:	f00a fcc0 	bl	800d10c <SUBGRF_WriteRegisters>
 800278c:	e052      	b.n	8002834 <Receive+0x21c>
  }
  else /*FSK*/
  {
    mod_params.PacketType = PACKET_TYPE_GFSK;
 800278e:	2300      	movs	r3, #0
 8002790:	733b      	strb	r3, [r7, #12]
    mod_params.Params.Gfsk.BitRate = sensor->Coding.fsk.br;
 8002792:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f3c3 0317 	ubfx	r3, r3, #0, #24
 800279a:	613b      	str	r3, [r7, #16]
    mod_params.Params.Gfsk.ModulationShaping = DEMO_GetShaping(&(sensor->Coding.fsk));
 800279c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800279e:	3308      	adds	r3, #8
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 ffa9 	bl	80036f8 <DEMO_GetShaping>
 80027a6:	4603      	mov	r3, r0
 80027a8:	763b      	strb	r3, [r7, #24]
    mod_params.Params.Gfsk.Bandwidth = DEMO_ConvertFSKBandwidth(DEMO_BandwidthFsk(&(sensor->Coding.fsk)));
 80027aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027ac:	3308      	adds	r3, #8
 80027ae:	4618      	mov	r0, r3
 80027b0:	f001 faae 	bl	8003d10 <DEMO_BandwidthFsk>
 80027b4:	4603      	mov	r3, r0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f001 f81a 	bl	80037f0 <DEMO_ConvertFSKBandwidth>
 80027bc:	4603      	mov	r3, r0
 80027be:	767b      	strb	r3, [r7, #25]
    mod_params.Params.Gfsk.Fdev = sensor->Coding.fsk.fdev;
 80027c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f3c3 0317 	ubfx	r3, r3, #0, #24
 80027c8:	617b      	str	r3, [r7, #20]

    pck_params.PacketType = PACKET_TYPE_GFSK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    pck_params.Params.Gfsk.PreambleLength = (4 << 3); /*Convert byte into bit*/
 80027d0:	2320      	movs	r3, #32
 80027d2:	857b      	strh	r3, [r7, #42]	; 0x2a
    pck_params.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80027d4:	2304      	movs	r3, #4
 80027d6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    pck_params.Params.Gfsk.SyncWordLength = (4 << 3); /*Convert byte into bit*/
 80027da:	2320      	movs	r3, #32
 80027dc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    pck_params.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    pck_params.Params.Gfsk.HeaderType = RADIO_PACKET_VARIABLE_LENGTH;
 80027e6:	2301      	movs	r3, #1
 80027e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    pck_params.Params.Gfsk.PayloadLength = RADIO_RX_BUF_SIZE;
 80027ec:	23ff      	movs	r3, #255	; 0xff
 80027ee:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    pck_params.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80027f2:	23f2      	movs	r3, #242	; 0xf2
 80027f4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    pck_params.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80027f8:	2301      	movs	r3, #1
 80027fa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

    SUBGRF_SetPacketType(PACKET_TYPE_GFSK);
 80027fe:	2000      	movs	r0, #0
 8002800:	f00a f9a4 	bl	800cb4c <SUBGRF_SetPacketType>
    SUBGRF_SetModulationParams(&mod_params);
 8002804:	f107 030c 	add.w	r3, r7, #12
 8002808:	4618      	mov	r0, r3
 800280a:	f00a fa2f 	bl	800cc6c <SUBGRF_SetModulationParams>
    SUBGRF_SetPacketParams(&pck_params);
 800280e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002812:	4618      	mov	r0, r3
 8002814:	f00a fafe 	bl	800ce14 <SUBGRF_SetPacketParams>

    /*Set syncword*/
    uint8_t syncword[8] = DEMO_SYNCWORD_FSK_SENS;
 8002818:	4a13      	ldr	r2, [pc, #76]	; (8002868 <Receive+0x250>)
 800281a:	463b      	mov	r3, r7
 800281c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002820:	e883 0003 	stmia.w	r3, {r0, r1}
    SUBGRF_SetSyncWord(syncword);
 8002824:	463b      	mov	r3, r7
 8002826:	4618      	mov	r0, r3
 8002828:	f009 fdf9 	bl	800c41e <SUBGRF_SetSyncWord>
    SUBGRF_SetWhiteningSeed(0x01FF);
 800282c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002830:	f009 fe44 	bl	800c4bc <SUBGRF_SetWhiteningSeed>
  }

  /*Set needed interrupts*/
  SUBGRF_SetDioIrqParams(IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8002834:	2300      	movs	r3, #0
 8002836:	2200      	movs	r2, #0
 8002838:	f240 2102 	movw	r1, #514	; 0x202
 800283c:	f240 2002 	movw	r0, #514	; 0x202
 8002840:	f00a f8dc 	bl	800c9fc <SUBGRF_SetDioIrqParams>
#ifdef LET_SUBGHZ_MW_USING_DGB_LINE1_PIN
  DBG_GPIO_SET_LINE(DGB_LINE1_PORT, DGB_LINE1_PIN);
#endif

  /*Receive*/
  SUBGRF_SetSwitch(0, RFSWITCH_RX); /*Set RF switch*/
 8002844:	2100      	movs	r1, #0
 8002846:	2000      	movs	r0, #0
 8002848:	f00a fcb4 	bl	800d1b4 <SUBGRF_SetSwitch>
  SUBGRF_SetRx(0xFFFFFF);       /*Receive without timeout*/
 800284c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8002850:	f009 ff22 	bl	800c698 <SUBGRF_SetRx>
}
 8002854:	bf00      	nop
 8002856:	3748      	adds	r7, #72	; 0x48
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	200002f8 	.word	0x200002f8
 8002860:	00032b87 	.word	0x00032b87
 8002864:	08010bf4 	.word	0x08010bf4
 8002868:	080100d0 	.word	0x080100d0

0800286c <EvaluateLastPeriod>:
 * Check all sensors and loose those who do not communicate.
 * Count occupied slots.
 * Apply coding changes for the Sync which will come just now.
 */
static void EvaluateLastPeriod (void)
{
 800286c:	b5b0      	push	{r4, r5, r7, lr}
 800286e:	b08c      	sub	sp, #48	; 0x30
 8002870:	af02      	add	r7, sp, #8
  uint32_t slot_nr;             /*Slot number*/
  CONC_Sensor_t* sensor;        /*Iterate over connected sensors*/
  CONC_Sensor_t* shadow_sensor;        /*Pointer to a temporary storage of coding changes*/

  CONC.OccupiedNrLatch = 0;
 8002872:	4b6e      	ldr	r3, [pc, #440]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002874:	2200      	movs	r2, #0
 8002876:	f8c3 2314 	str.w	r2, [r3, #788]	; 0x314
  for(slot_nr = 2; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 800287a:	2302      	movs	r3, #2
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
 800287e:	e097      	b.n	80029b0 <EvaluateLastPeriod+0x144>
  {
    if(CONC.Sync.occupied & (1 << slot_nr))     /*Slot is occupied*/
 8002880:	4b6a      	ldr	r3, [pc, #424]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002882:	889b      	ldrh	r3, [r3, #4]
 8002884:	461a      	mov	r2, r3
 8002886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002888:	fa42 f303 	asr.w	r3, r2, r3
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 808a 	beq.w	80029aa <EvaluateLastPeriod+0x13e>
    {
      sensor = &(CONC.Sensors[slot_nr -2]);     /*Iterate over connected sensors*/
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	1e9a      	subs	r2, r3, #2
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	3368      	adds	r3, #104	; 0x68
 80028a4:	4a61      	ldr	r2, [pc, #388]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028a6:	4413      	add	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
      shadow_sensor = &(CONC.ShadowSensors[slot_nr - 2]);        /*Get respective shadow sensor*/
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	1e9a      	subs	r2, r3, #2
 80028ae:	4613      	mov	r3, r2
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	4413      	add	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80028ba:	4a5c      	ldr	r2, [pc, #368]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028bc:	4413      	add	r3, r2
 80028be:	617b      	str	r3, [r7, #20]

      if(sensor->Missed > (DEMO_SENSOR_MISS_LIMIT * (sensor->Coding.hdr.period + 1)))      /*Missed too many beacons*/
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	6959      	ldr	r1, [r3, #20]
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	791b      	ldrb	r3, [r3, #4]
 80028c8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	1c5a      	adds	r2, r3, #1
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	4299      	cmp	r1, r3
 80028d8:	d93e      	bls.n	8002958 <EvaluateLastPeriod+0xec>
      {
        CONC.Sync.occupied &= ~(1 << slot_nr);  /*Kick the sensor out*/
 80028da:	4b54      	ldr	r3, [pc, #336]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028dc:	889b      	ldrh	r3, [r3, #4]
 80028de:	b21a      	sxth	r2, r3
 80028e0:	2101      	movs	r1, #1
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	fa01 f303 	lsl.w	r3, r1, r3
 80028e8:	b21b      	sxth	r3, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	b21b      	sxth	r3, r3
 80028ee:	4013      	ands	r3, r2
 80028f0:	b21b      	sxth	r3, r3
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	4b4d      	ldr	r3, [pc, #308]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80028f6:	809a      	strh	r2, [r3, #4]
        CONC_Report_LOST(sensor->Eui);  /*Report lost sensor*/
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 fb23 	bl	8002f48 <CONC_Report_LOST>
        DEMO_DefaultCoding(&(sensor->Coding), slot_nr, CONC.Region);       /*Clear sensor's structure*/
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	3304      	adds	r3, #4
 8002906:	4a49      	ldr	r2, [pc, #292]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002908:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 800290c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800290e:	4618      	mov	r0, r3
 8002910:	f001 f8f1 	bl	8003af6 <DEMO_DefaultCoding>
        sensor->CodingApplied = true;       /*Default coding is already applied*/
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	2201      	movs	r2, #1
 8002918:	741a      	strb	r2, [r3, #16]
        sensor->Eui = 0;
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
        sensor->ConnectVerified = false;
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	2200      	movs	r2, #0
 8002924:	745a      	strb	r2, [r3, #17]
        sensor->Missed = 0;
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2200      	movs	r2, #0
 800292a:	615a      	str	r2, [r3, #20]
        DEMO_DefaultCoding(&(shadow_sensor->Coding), slot_nr, CONC.Region);       /*Clear shadow sensor's structure*/
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	3304      	adds	r3, #4
 8002930:	4a3e      	ldr	r2, [pc, #248]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002932:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 8002936:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002938:	4618      	mov	r0, r3
 800293a:	f001 f8dc 	bl	8003af6 <DEMO_DefaultCoding>
        shadow_sensor->CodingApplied = true;       /*Default coding is already applied*/
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2201      	movs	r2, #1
 8002942:	741a      	strb	r2, [r3, #16]
        shadow_sensor->Eui = 0;
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
        shadow_sensor->ConnectVerified = false;
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	2200      	movs	r2, #0
 800294e:	745a      	strb	r2, [r3, #17]
        shadow_sensor->Missed = 0;
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	2200      	movs	r2, #0
 8002954:	615a      	str	r2, [r3, #20]
 8002956:	e028      	b.n	80029aa <EvaluateLastPeriod+0x13e>
      }
      else
      {
        CONC.OccupiedNrLatch++;      /*Count number of occupied slots*/
 8002958:	4b34      	ldr	r3, [pc, #208]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 800295a:	f8d3 3314 	ldr.w	r3, [r3, #788]	; 0x314
 800295e:	3301      	adds	r3, #1
 8002960:	4a32      	ldr	r2, [pc, #200]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 8002962:	f8c2 3314 	str.w	r3, [r2, #788]	; 0x314
        sensor->Missed++; /*Increase missed counter now, it is cleared on each reception*/
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	615a      	str	r2, [r3, #20]

        if(shadow_sensor->CodingApplied == false)        /*There is a modulation change to apply*/
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	7c1b      	ldrb	r3, [r3, #16]
 8002974:	f083 0301 	eor.w	r3, r3, #1
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d015      	beq.n	80029aa <EvaluateLastPeriod+0x13e>
        {
          /*Apply the new coding, to be sent soon in Sync*/
          sensor->Coding.hdr = shadow_sensor->Coding.hdr;
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	8892      	ldrh	r2, [r2, #4]
 8002984:	809a      	strh	r2, [r3, #4]
          sensor->Coding.fsk = shadow_sensor->Coding.fsk;
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	3308      	adds	r3, #8
 800298c:	3208      	adds	r2, #8
 800298e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002992:	e883 0003 	stmia.w	r3, {r0, r1}
          sensor->Coding.lora = shadow_sensor->Coding.lora;
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	88d2      	ldrh	r2, [r2, #6]
 800299c:	80da      	strh	r2, [r3, #6]
          sensor->CodingApplied = false;
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	2200      	movs	r2, #0
 80029a2:	741a      	strb	r2, [r3, #16]
          shadow_sensor->CodingApplied = true;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	2201      	movs	r2, #1
 80029a8:	741a      	strb	r2, [r3, #16]
  for(slot_nr = 2; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	3301      	adds	r3, #1
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
 80029b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b2:	2b0f      	cmp	r3, #15
 80029b4:	f67f af64 	bls.w	8002880 <EvaluateLastPeriod+0x14>
      }
    }
  }

  /*Print periodic info*/
  APP_LOG(TS_ON, VLEVEL_M, "Period %u, occupied = bs", CONC.PeriodCounter++);
 80029b8:	4b1c      	ldr	r3, [pc, #112]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80029ba:	f8d3 330c 	ldr.w	r3, [r3, #780]	; 0x30c
 80029be:	1c5a      	adds	r2, r3, #1
 80029c0:	491a      	ldr	r1, [pc, #104]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80029c2:	f8c1 230c 	str.w	r2, [r1, #780]	; 0x30c
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <EvaluateLastPeriod+0x1c4>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	2100      	movs	r1, #0
 80029ce:	2002      	movs	r0, #2
 80029d0:	f00a fd32 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
  char oc_str[17] = "..............\r\n";
 80029d4:	4b17      	ldr	r3, [pc, #92]	; (8002a34 <EvaluateLastPeriod+0x1c8>)
 80029d6:	463c      	mov	r4, r7
 80029d8:	461d      	mov	r5, r3
 80029da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029de:	682b      	ldr	r3, [r5, #0]
 80029e0:	7023      	strb	r3, [r4, #0]
  uint16_t oc_shift = CONC.Sync.occupied >> 2;
 80029e2:	4b12      	ldr	r3, [pc, #72]	; (8002a2c <EvaluateLastPeriod+0x1c0>)
 80029e4:	889b      	ldrh	r3, [r3, #4]
 80029e6:	089b      	lsrs	r3, r3, #2
 80029e8:	847b      	strh	r3, [r7, #34]	; 0x22
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); oc_shift >>= 1, i++)
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
 80029ee:	e00f      	b.n	8002a10 <EvaluateLastPeriod+0x1a4>
  {
    if(oc_shift & 0x1)
 80029f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d004      	beq.n	8002a04 <EvaluateLastPeriod+0x198>
    {
      oc_str[i] = '0';
 80029fa:	463a      	mov	r2, r7
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	4413      	add	r3, r2
 8002a00:	2230      	movs	r2, #48	; 0x30
 8002a02:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < (DEMO_SLOT_NUMBER - 2); oc_shift >>= 1, i++)
 8002a04:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002a06:	085b      	lsrs	r3, r3, #1
 8002a08:	847b      	strh	r3, [r7, #34]	; 0x22
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	61fb      	str	r3, [r7, #28]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	2b0d      	cmp	r3, #13
 8002a14:	ddec      	ble.n	80029f0 <EvaluateLastPeriod+0x184>
    }
  }
  APP_LOG(TS_OFF, VLEVEL_M, oc_str);
 8002a16:	463b      	mov	r3, r7
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	2002      	movs	r0, #2
 8002a1e:	f00a fd0b 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
}
 8002a22:	bf00      	nop
 8002a24:	3728      	adds	r7, #40	; 0x28
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bdb0      	pop	{r4, r5, r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200002f8 	.word	0x200002f8
 8002a30:	080100d8 	.word	0x080100d8
 8002a34:	080100f4 	.word	0x080100f4

08002a38 <FindEui>:
 * @brief Find eui in list of connected sensors.
 * @param Eui sensor's address
 * @return slot on which the sensor is connected or 0 if it is unknown
 */
static uint32_t FindEui(uint32_t Eui)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  int i;

  for(i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	e01c      	b.n	8002a80 <FindEui+0x48>
  {
    if ((CONC.Sync.occupied & (1 << (i + 2)))   /*This slot is occupied*/
 8002a46:	4b13      	ldr	r3, [pc, #76]	; (8002a94 <FindEui+0x5c>)
 8002a48:	889b      	ldrh	r3, [r3, #4]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	3302      	adds	r3, #2
 8002a50:	fa42 f303 	asr.w	r3, r2, r3
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00e      	beq.n	8002a7a <FindEui+0x42>
        && (CONC.Sensors[i].Eui == Eui))        /*Eui fits*/
 8002a5c:	490d      	ldr	r1, [pc, #52]	; (8002a94 <FindEui+0x5c>)
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	00db      	lsls	r3, r3, #3
 8002a68:	440b      	add	r3, r1
 8002a6a:	3368      	adds	r3, #104	; 0x68
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d102      	bne.n	8002a7a <FindEui+0x42>
    {
      return i + 2;     /*Slot number is sensor location + 2*/
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	3302      	adds	r3, #2
 8002a78:	e006      	b.n	8002a88 <FindEui+0x50>
  for(i = 0; i < (DEMO_SLOT_NUMBER - 2); i++)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2b0d      	cmp	r3, #13
 8002a84:	dddf      	ble.n	8002a46 <FindEui+0xe>
    }
  }

  return 0;
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	200002f8 	.word	0x200002f8

08002a98 <AddCodingChanges>:
 * @param buf where to write the changes
 * @param len available length
 * @return number of bytes used
 */
static uint32_t AddCodingChanges (uint8_t* Buf, uint32_t Len)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t offset; /*Current offset in Buf*/
  uint32_t slot_nr; /*Slot index*/
  CONC_Sensor_t* sensor; /*Sensor iterator*/

  for (slot_nr = 2, offset = 0; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	613b      	str	r3, [r7, #16]
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	e088      	b.n	8002bbe <AddCodingChanges+0x126>
  {
    if ((CONC.Sync.occupied & (1 << slot_nr)) == 0)
 8002aac:	4b4b      	ldr	r3, [pc, #300]	; (8002bdc <AddCodingChanges+0x144>)
 8002aae:	889b      	ldrh	r3, [r3, #4]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	fa42 f303 	asr.w	r3, r2, r3
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d07a      	beq.n	8002bb6 <AddCodingChanges+0x11e>
    {
      continue; /*Skip unused slots*/
    }

    sensor = &(CONC.Sensors[slot_nr - 2]); /*Iterate over sensors*/
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1e9a      	subs	r2, r3, #2
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	3368      	adds	r3, #104	; 0x68
 8002ace:	4a43      	ldr	r2, [pc, #268]	; (8002bdc <AddCodingChanges+0x144>)
 8002ad0:	4413      	add	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]

    if (sensor->ConnectVerified == false)  /*Sensor needs to connect proper slot*/
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	7c5b      	ldrb	r3, [r3, #17]
 8002ad8:	f083 0301 	eor.w	r3, r3, #1
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d022      	beq.n	8002b28 <AddCodingChanges+0x90>
    {
      if ((offset + sizeof(DEMO_coding_connect_t) + sizeof(uint32_t)) > Len)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3305      	adds	r3, #5
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d36d      	bcc.n	8002bc8 <AddCodingChanges+0x130>
      {
        break; /*No more codings will fit in*/
      }

      DEMO_coding_connect_t connect =
 8002aec:	7a3b      	ldrb	r3, [r7, #8]
 8002aee:	f36f 0303 	bfc	r3, #0, #4
 8002af2:	723b      	strb	r3, [r7, #8]
      {
          .mark = DEMO_HDR_CONNECT_MARK,
          .slot = sensor->Coding.hdr.slot,
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	791b      	ldrb	r3, [r3, #4]
 8002af8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002afc:	b2da      	uxtb	r2, r3
      DEMO_coding_connect_t connect =
 8002afe:	7a3b      	ldrb	r3, [r7, #8]
 8002b00:	f362 1307 	bfi	r3, r2, #4, #4
 8002b04:	723b      	strb	r3, [r7, #8]
      };
      memcpy(&(Buf[offset]), &connect, sizeof(DEMO_coding_connect_t));
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	7a3a      	ldrb	r2, [r7, #8]
 8002b0e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(DEMO_coding_connect_t);
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	3301      	adds	r3, #1
 8002b14:	617b      	str	r3, [r7, #20]
      memcpy(&(Buf[offset]), &(sensor->Eui), sizeof(uint32_t));
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	601a      	str	r2, [r3, #0]
      offset += sizeof(uint32_t);
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	3304      	adds	r3, #4
 8002b26:	617b      	str	r3, [r7, #20]
    }

    if (sensor->CodingApplied == false) /*Sensor needs coding change*/
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	7c1b      	ldrb	r3, [r3, #16]
 8002b2c:	f083 0301 	eor.w	r3, r3, #1
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d040      	beq.n	8002bb8 <AddCodingChanges+0x120>
    {
      if (sensor->Coding.hdr.mode == true) /*LoRa mode*/
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	791b      	ldrb	r3, [r3, #4]
 8002b3a:	f003 0310 	and.w	r3, r3, #16
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d01b      	beq.n	8002b7c <AddCodingChanges+0xe4>
      {
        if ((offset + sizeof(DEMO_coding_hdr_t) + sizeof(DEMO_coding_lora_t)) > Len)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	3304      	adds	r3, #4
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d33e      	bcc.n	8002bcc <AddCodingChanges+0x134>
        {
          break; /*No more codings will fit in*/
        }

        memcpy(&(Buf[offset]), &(sensor->Coding.hdr), sizeof(DEMO_coding_hdr_t));
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	4413      	add	r3, r2
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	3204      	adds	r2, #4
 8002b58:	8812      	ldrh	r2, [r2, #0]
 8002b5a:	b292      	uxth	r2, r2
 8002b5c:	801a      	strh	r2, [r3, #0]
        offset += sizeof(DEMO_coding_hdr_t);
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	3302      	adds	r3, #2
 8002b62:	617b      	str	r3, [r7, #20]
        memcpy(&(Buf[offset]), &(sensor->Coding.lora), sizeof(DEMO_coding_lora_t));
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	4413      	add	r3, r2
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	3206      	adds	r2, #6
 8002b6e:	8812      	ldrh	r2, [r2, #0]
 8002b70:	b292      	uxth	r2, r2
 8002b72:	801a      	strh	r2, [r3, #0]
        offset += sizeof(DEMO_coding_lora_t);
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3302      	adds	r3, #2
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e01d      	b.n	8002bb8 <AddCodingChanges+0x120>
      }
      else /*FSK mode*/
      {
        if ((offset + sizeof(DEMO_coding_hdr_t) + sizeof(DEMO_coding_fsk_t)) > Len)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	330a      	adds	r3, #10
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d324      	bcc.n	8002bd0 <AddCodingChanges+0x138>
        {
          break; /*No more codings will fit in*/
        }

        memcpy(&(Buf[offset]), &(sensor->Coding.hdr), sizeof(DEMO_coding_hdr_t));
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	3204      	adds	r2, #4
 8002b90:	8812      	ldrh	r2, [r2, #0]
 8002b92:	b292      	uxth	r2, r2
 8002b94:	801a      	strh	r2, [r3, #0]
        offset += sizeof(DEMO_coding_hdr_t);
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	3302      	adds	r3, #2
 8002b9a:	617b      	str	r3, [r7, #20]
        memcpy(&(Buf[offset]), &(sensor->Coding.fsk), sizeof(DEMO_coding_fsk_t));
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	18d0      	adds	r0, r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	3308      	adds	r3, #8
 8002ba6:	2208      	movs	r2, #8
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f00c f80f 	bl	800ebcc <memcpy>
        offset += sizeof(DEMO_coding_fsk_t);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	3308      	adds	r3, #8
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	e000      	b.n	8002bb8 <AddCodingChanges+0x120>
      continue; /*Skip unused slots*/
 8002bb6:	bf00      	nop
  for (slot_nr = 2, offset = 0; slot_nr < DEMO_SLOT_NUMBER; slot_nr++)
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b0f      	cmp	r3, #15
 8002bc2:	f67f af73 	bls.w	8002aac <AddCodingChanges+0x14>
 8002bc6:	e004      	b.n	8002bd2 <AddCodingChanges+0x13a>
        break; /*No more codings will fit in*/
 8002bc8:	bf00      	nop
 8002bca:	e002      	b.n	8002bd2 <AddCodingChanges+0x13a>
          break; /*No more codings will fit in*/
 8002bcc:	bf00      	nop
 8002bce:	e000      	b.n	8002bd2 <AddCodingChanges+0x13a>
          break; /*No more codings will fit in*/
 8002bd0:	bf00      	nop
      }
    }
  }

  return offset;
 8002bd2:	697b      	ldr	r3, [r7, #20]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	200002f8 	.word	0x200002f8

08002be0 <LPTIM1_IRQHandler>:
/**
 * @brief LPTIM autoreload interrupt handler.
 * This is launched each second to mark start of a slot.
 */
void LPTIM1_IRQHandler (void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  LL_LPTIM_ClearFLAG_ARRM(LPTIM1);
 8002be4:	4828      	ldr	r0, [pc, #160]	; (8002c88 <LPTIM1_IRQHandler+0xa8>)
 8002be6:	f7fe fe9a 	bl	800191e <LL_LPTIM_ClearFLAG_ARRM>

  /*Increment slot number*/
  if (CONC.SlotCounter == 15)
 8002bea:	4b28      	ldr	r3, [pc, #160]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002bec:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002bf0:	2b0f      	cmp	r3, #15
 8002bf2:	d118      	bne.n	8002c26 <LPTIM1_IRQHandler+0x46>
  {
    CONC.SlotCounter = 0;
 8002bf4:	4b25      	ldr	r3, [pc, #148]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    /*Start of period, clear OKs*/
    CONC.BeaconOk = false;
 8002bfc:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
    CONC.SyncOk = false;
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
    
    HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_SET);
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c12:	481f      	ldr	r0, [pc, #124]	; (8002c90 <LPTIM1_IRQHandler+0xb0>)
 8002c14:	f003 fa51 	bl	80060ba <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DGB_LINE3_PORT, DGB_LINE3_PIN, GPIO_PIN_RESET);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c1e:	481c      	ldr	r0, [pc, #112]	; (8002c90 <LPTIM1_IRQHandler+0xb0>)
 8002c20:	f003 fa4b 	bl	80060ba <HAL_GPIO_WritePin>
 8002c24:	e006      	b.n	8002c34 <LPTIM1_IRQHandler+0x54>
    
  }
  else
  {
    CONC.SlotCounter++;
 8002c26:	4b19      	ldr	r3, [pc, #100]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c28:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	4a17      	ldr	r2, [pc, #92]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c30:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
  }

  /*Do something when slot starts*/
  if (CONC.Enable)
 8002c34:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c36:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d022      	beq.n	8002c84 <LPTIM1_IRQHandler+0xa4>
  {
    if(CONC.SlotCounter == 0) /*Time to send Beacon*/
 8002c3e:	4b13      	ldr	r3, [pc, #76]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c40:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <LPTIM1_IRQHandler+0x6e>
    {
      SendBeacon();
 8002c48:	f7ff faf4 	bl	8002234 <SendBeacon>
 8002c4c:	e017      	b.n	8002c7e <LPTIM1_IRQHandler+0x9e>
    }
    else if(CONC.SlotCounter == 1) /*Time to send Sync*/
 8002c4e:	4b0f      	ldr	r3, [pc, #60]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c50:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d107      	bne.n	8002c68 <LPTIM1_IRQHandler+0x88>
    {
      if(CONC.BeaconOk == true)   /*No point sending Sync if Beacon wasn't sent*/
 8002c58:	4b0c      	ldr	r3, [pc, #48]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c5a:	f893 3325 	ldrb.w	r3, [r3, #805]	; 0x325
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00d      	beq.n	8002c7e <LPTIM1_IRQHandler+0x9e>
      {
        SendSync();
 8002c62:	f7ff fbff 	bl	8002464 <SendSync>
 8002c66:	e00a      	b.n	8002c7e <LPTIM1_IRQHandler+0x9e>
      }
    }
    else /*Receive for sensors*/
    {
      if(CONC.SyncOk == true)      /*No point receiving if Sync wasn't sent properly*/
 8002c68:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <LPTIM1_IRQHandler+0xac>)
 8002c6a:	f893 3326 	ldrb.w	r3, [r3, #806]	; 0x326
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <LPTIM1_IRQHandler+0x98>
      {
        Receive();
 8002c72:	f7ff fcd1 	bl	8002618 <Receive>
 8002c76:	e002      	b.n	8002c7e <LPTIM1_IRQHandler+0x9e>
      }
      else
      {
        Radio.Sleep();
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <LPTIM1_IRQHandler+0xb4>)
 8002c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7c:	4798      	blx	r3
      }
    }
    LedBlink(LED_GREEN);       /*Indicate slot start*/
 8002c7e:	2001      	movs	r0, #1
 8002c80:	f7ff fac6 	bl	8002210 <LedBlink>
  }
}
 8002c84:	bf00      	nop
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40007c00 	.word	0x40007c00
 8002c8c:	200002f8 	.word	0x200002f8
 8002c90:	48000400 	.word	0x48000400
 8002c94:	08010bf4 	.word	0x08010bf4

08002c98 <TxDone>:

/*!
 * \brief  Tx Done callback prototype.
 */
static void TxDone (void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  if(CONC.Enable == true)
 8002c9c:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <TxDone+0x4c>)
 8002c9e:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d016      	beq.n	8002cd4 <TxDone+0x3c>
  {
    /*Set radio to idle state and wait for next slot*/
    Radio.Standby();
 8002ca6:	4b10      	ldr	r3, [pc, #64]	; (8002ce8 <TxDone+0x50>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	4798      	blx	r3

    if (CONC.SlotCounter == 0)
 8002cac:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <TxDone+0x4c>)
 8002cae:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d104      	bne.n	8002cc0 <TxDone+0x28>
    {
      CONC.BeaconOk = true; /*Beacon was sent successfully*/
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <TxDone+0x4c>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
 8002cbe:	e00c      	b.n	8002cda <TxDone+0x42>
    }
    else if (CONC.SlotCounter == 1)
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <TxDone+0x4c>)
 8002cc2:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d107      	bne.n	8002cda <TxDone+0x42>
    {
      CONC.SyncOk = true; /*Sync was sent successfully*/
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <TxDone+0x4c>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8002cd2:	e002      	b.n	8002cda <TxDone+0x42>
    }
  }
  else
  {
    Radio.Sleep();
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <TxDone+0x50>)
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	4798      	blx	r3
  }
  BSP_LED_Off(LED_RED);
 8002cda:	2002      	movs	r0, #2
 8002cdc:	f007 fc24 	bl	800a528 <BSP_LED_Off>
}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	200002f8 	.word	0x200002f8
 8002ce8:	08010bf4 	.word	0x08010bf4

08002cec <TxTimeout>:

/*!
 * \brief  Tx Timeout callback prototype.
 */
static void TxTimeout (void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  BSP_LED_Off(LED_RED);
 8002cf0:	2002      	movs	r0, #2
 8002cf2:	f007 fc19 	bl	800a528 <BSP_LED_Off>
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <RxDone>:
 * \param [IN] snr     Raw SNR value given by the radio hardware
 *                     FSK : N/A ( set to 0 )
 *                     LoRa: SNR value in dB
 */
static void RxDone (uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 8002cfc:	b590      	push	{r4, r7, lr}
 8002cfe:	b08b      	sub	sp, #44	; 0x2c
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	4608      	mov	r0, r1
 8002d06:	4611      	mov	r1, r2
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	817b      	strh	r3, [r7, #10]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	813b      	strh	r3, [r7, #8]
 8002d12:	4613      	mov	r3, r2
 8002d14:	71fb      	strb	r3, [r7, #7]
  if(CONC.Enable == true)
 8002d16:	4b60      	ldr	r3, [pc, #384]	; (8002e98 <RxDone+0x19c>)
 8002d18:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80b0 	beq.w	8002e82 <RxDone+0x186>
  {
    /*Set radio to idle state and wait for next slot*/
    Radio.Standby();
 8002d22:	4b5e      	ldr	r3, [pc, #376]	; (8002e9c <RxDone+0x1a0>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	4798      	blx	r3

    if (size < sizeof(DEMO_packet_sensor_header_t)) /*The packet is too short to contain anything*/
 8002d28:	897b      	ldrh	r3, [r7, #10]
 8002d2a:	2b05      	cmp	r3, #5
 8002d2c:	f240 80ad 	bls.w	8002e8a <RxDone+0x18e>
    {
      return;
    }
    if (size > DEMO_SENSOR_MAX_PAYLOAD)
 8002d30:	897b      	ldrh	r3, [r7, #10]
 8002d32:	2b1a      	cmp	r3, #26
 8002d34:	d901      	bls.n	8002d3a <RxDone+0x3e>
    {
      size = DEMO_SENSOR_MAX_PAYLOAD;   /*Limit data to maximal size*/
 8002d36:	231a      	movs	r3, #26
 8002d38:	817b      	strh	r3, [r7, #10]
    }

    DEMO_packet_sensor_header_t header;
    memcpy(&header, payload, sizeof(DEMO_packet_sensor_header_t)); /*Copy payload header to sensor's packet*/
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	f107 0310 	add.w	r3, r7, #16
 8002d40:	6810      	ldr	r0, [r2, #0]
 8002d42:	6018      	str	r0, [r3, #0]
 8002d44:	8892      	ldrh	r2, [r2, #4]
 8002d46:	809a      	strh	r2, [r3, #4]

    CONC_Sensor_t* sensor = &(CONC.Sensors[CONC.SlotCounter - 2]); /*Look up this slot's sensor*/
 8002d48:	4b53      	ldr	r3, [pc, #332]	; (8002e98 <RxDone+0x19c>)
 8002d4a:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002d4e:	1e9a      	subs	r2, r3, #2
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	3368      	adds	r3, #104	; 0x68
 8002d5a:	4a4f      	ldr	r2, [pc, #316]	; (8002e98 <RxDone+0x19c>)
 8002d5c:	4413      	add	r3, r2
 8002d5e:	61fb      	str	r3, [r7, #28]

    if (CONC.Sync.occupied & (1 << CONC.SlotCounter)) /*Slot is already occupied*/
 8002d60:	4b4d      	ldr	r3, [pc, #308]	; (8002e98 <RxDone+0x19c>)
 8002d62:	889b      	ldrh	r3, [r3, #4]
 8002d64:	461a      	mov	r2, r3
 8002d66:	4b4c      	ldr	r3, [pc, #304]	; (8002e98 <RxDone+0x19c>)
 8002d68:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002d6c:	fa42 f303 	asr.w	r3, r2, r3
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d021      	beq.n	8002dbc <RxDone+0xc0>
    {
      if (header.eui != sensor->Eui) /*Sensor address must fit*/
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	f040 8085 	bne.w	8002e8e <RxDone+0x192>
      {
        return;
      }

      if(sensor->ConnectVerified == false)
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	7c5b      	ldrb	r3, [r3, #17]
 8002d88:	f083 0301 	eor.w	r3, r3, #1
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <RxDone+0x9c>
      {
        sensor->ConnectVerified = true;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	2201      	movs	r2, #1
 8002d96:	745a      	strb	r2, [r3, #17]
      }
      if(sensor->CodingApplied == false)
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	7c1b      	ldrb	r3, [r3, #16]
 8002d9c:	f083 0301 	eor.w	r3, r3, #1
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d006      	beq.n	8002db4 <RxDone+0xb8>
      {
        sensor->CodingApplied = true; /*Modulation was successfully changed*/
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	2201      	movs	r2, #1
 8002daa:	741a      	strb	r2, [r3, #16]
        CONC_Report_MOD_OK(header.eui); /*Report to console*/
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 f8e0 	bl	8002f74 <CONC_Report_MOD_OK>
      }
      sensor->Missed = 0;
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	2200      	movs	r2, #0
 8002db8:	615a      	str	r2, [r3, #20]
 8002dba:	e050      	b.n	8002e5e <RxDone+0x162>
    }
    else /*New Connect*/
    {
      uint32_t already_in = FindEui(header.eui); /*Find if the same eui is already connected*/
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fe3a 	bl	8002a38 <FindEui>
 8002dc4:	61b8      	str	r0, [r7, #24]
      if (already_in >= 2) /*This sensor is already connected in different slot*/
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d92d      	bls.n	8002e28 <RxDone+0x12c>
      {
        CONC.Sensors[already_in - 2].ConnectVerified = false;      /*Switch the eui to that slot*/
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	1e9a      	subs	r2, r3, #2
 8002dd0:	4931      	ldr	r1, [pc, #196]	; (8002e98 <RxDone+0x19c>)
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4413      	add	r3, r2
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	440b      	add	r3, r1
 8002ddc:	3379      	adds	r3, #121	; 0x79
 8002dde:	2200      	movs	r2, #0
 8002de0:	701a      	strb	r2, [r3, #0]
        if(DEMO_IsCodingDefault(&(CONC.Sensors[already_in - 2].Coding), CONC.Region) != true)    /*Coding was changed*/
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	1e9a      	subs	r2, r3, #2
 8002de6:	4613      	mov	r3, r2
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	4413      	add	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	3368      	adds	r3, #104	; 0x68
 8002df0:	4a29      	ldr	r2, [pc, #164]	; (8002e98 <RxDone+0x19c>)
 8002df2:	4413      	add	r3, r2
 8002df4:	3304      	adds	r3, #4
 8002df6:	4a28      	ldr	r2, [pc, #160]	; (8002e98 <RxDone+0x19c>)
 8002df8:	f8d2 231c 	ldr.w	r2, [r2, #796]	; 0x31c
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 feeb 	bl	8003bda <DEMO_IsCodingDefault>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f083 0301 	eor.w	r3, r3, #1
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d026      	beq.n	8002e5e <RxDone+0x162>
        {
          CONC.Sensors[already_in - 2].CodingApplied = false;   /*Reapply coding*/
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	1e9a      	subs	r2, r3, #2
 8002e14:	4920      	ldr	r1, [pc, #128]	; (8002e98 <RxDone+0x19c>)
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	440b      	add	r3, r1
 8002e20:	3378      	adds	r3, #120	; 0x78
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
 8002e26:	e01a      	b.n	8002e5e <RxDone+0x162>
        }
      }
      else      /*New sensor*/
      {
        CONC.Sync.occupied |= (1 << CONC.SlotCounter); /*Add to new position*/
 8002e28:	4b1b      	ldr	r3, [pc, #108]	; (8002e98 <RxDone+0x19c>)
 8002e2a:	889b      	ldrh	r3, [r3, #4]
 8002e2c:	b21a      	sxth	r2, r3
 8002e2e:	4b1a      	ldr	r3, [pc, #104]	; (8002e98 <RxDone+0x19c>)
 8002e30:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 8002e34:	2101      	movs	r1, #1
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	b21b      	sxth	r3, r3
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	b21b      	sxth	r3, r3
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	4b15      	ldr	r3, [pc, #84]	; (8002e98 <RxDone+0x19c>)
 8002e44:	809a      	strh	r2, [r3, #4]
        sensor->Eui = header.eui; /*Store eui*/
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	601a      	str	r2, [r3, #0]
        sensor->ConnectVerified = false;   /*Connect the sensor*/
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	745a      	strb	r2, [r3, #17]
        sensor->CodingApplied = true;   /*Default coding is already applied*/
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	2201      	movs	r2, #1
 8002e56:	741a      	strb	r2, [r3, #16]
        sensor->Missed = 0;
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
      }
    }

    /*Report to console*/
    CONC_Report_RCV(&header, rssi, snr,
                    ((uint8_t*)payload) + sizeof(DEMO_packet_sensor_header_t),
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	1d9c      	adds	r4, r3, #6
    CONC_Report_RCV(&header, rssi, snr,
 8002e62:	897b      	ldrh	r3, [r7, #10]
                    size - sizeof(DEMO_packet_sensor_header_t));
 8002e64:	3b06      	subs	r3, #6
    CONC_Report_RCV(&header, rssi, snr,
 8002e66:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002e6a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002e6e:	f107 0010 	add.w	r0, r7, #16
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	4623      	mov	r3, r4
 8002e76:	f000 f8c7 	bl	8003008 <CONC_Report_RCV>

    LedBlink(LED_BLUE);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f7ff f9c8 	bl	8002210 <LedBlink>
 8002e80:	e006      	b.n	8002e90 <RxDone+0x194>
  }
  else
  {
    Radio.Sleep();
 8002e82:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <RxDone+0x1a0>)
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	4798      	blx	r3
 8002e88:	e002      	b.n	8002e90 <RxDone+0x194>
      return;
 8002e8a:	bf00      	nop
 8002e8c:	e000      	b.n	8002e90 <RxDone+0x194>
        return;
 8002e8e:	bf00      	nop
  }
}
 8002e90:	3724      	adds	r7, #36	; 0x24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd90      	pop	{r4, r7, pc}
 8002e96:	bf00      	nop
 8002e98:	200002f8 	.word	0x200002f8
 8002e9c:	08010bf4 	.word	0x08010bf4

08002ea0 <RxTimeout>:

/*!
 * \brief  Rx Timeout callback prototype.
 */
static void RxTimeout (void){}
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <RxError>:

/*!
 * \brief Rx Error callback prototype.
 */
static void RxError (void){}
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <FhssChangeChannel>:
 * \brief  FHSS Change Channel callback prototype.
 *
 * \param [IN] currentChannel   Index number of the current channel
 */
static void FhssChangeChannel (uint8_t currentChannel)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
  UNUSED(currentChannel);
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <CadDone>:
 * \brief CAD Done callback prototype.
 *
 * \param [IN] channelDetected    Channel Activity detected during the CAD
 */
static void CadDone ( bool channelActivityDetected)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	71fb      	strb	r3, [r7, #7]
  UNUSED(channelActivityDetected);
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <Prbs9Init>:

/**
 * \brief Initialise the PRBS9 generator
 */
static void Prbs9Init( void )
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  prbs9_val= PRBS9_INIT;
 8002ee4:	4b03      	ldr	r3, [pc, #12]	; (8002ef4 <Prbs9Init+0x14>)
 8002ee6:	2255      	movs	r2, #85	; 0x55
 8002ee8:	801a      	strh	r2, [r3, #0]
}
 8002eea:	bf00      	nop
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	200002f4 	.word	0x200002f4

08002ef8 <Prbs9Next>:
 * \brief Returns the next number from PRBS9 generator
 *
 * \return new PRBS number
 */
static uint8_t Prbs9Next( void )
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
  int newbit = (((prbs9_val >> 8) ^ (prbs9_val >> 4)) & 1);
 8002efe:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <Prbs9Next+0x4c>)
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	4b0f      	ldr	r3, [pc, #60]	; (8002f44 <Prbs9Next+0x4c>)
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	4053      	eors	r3, r2
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	607b      	str	r3, [r7, #4]
  prbs9_val = ((prbs9_val << 1) | newbit) & 0x01ff;
 8002f18:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <Prbs9Next+0x4c>)
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	b21a      	sxth	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	b21b      	sxth	r3, r3
 8002f24:	4313      	orrs	r3, r2
 8002f26:	b21b      	sxth	r3, r3
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	4b04      	ldr	r3, [pc, #16]	; (8002f44 <Prbs9Next+0x4c>)
 8002f32:	801a      	strh	r2, [r3, #0]
  return (uint8_t) (prbs9_val&0xFF);
 8002f34:	4b03      	ldr	r3, [pc, #12]	; (8002f44 <Prbs9Next+0x4c>)
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	b2db      	uxtb	r3, r3
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr
 8002f44:	200002f4 	.word	0x200002f4

08002f48 <CONC_Report_LOST>:
/**
 * @brief Report lost sensor to console.
 * @param Eui sensor's address
 */
void CONC_Report_LOST (uint32_t Eui)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	6078      	str	r0, [r7, #4]
  APP_PPRINTF("AT+LOST=0x%08x\r\n", Eui);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	4b06      	ldr	r3, [pc, #24]	; (8002f70 <CONC_Report_LOST+0x28>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	2100      	movs	r1, #0
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	f00a fa6c 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f4      	bne.n	8002f50 <CONC_Report_LOST+0x8>
}
 8002f66:	bf00      	nop
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	08010108 	.word	0x08010108

08002f74 <CONC_Report_MOD_OK>:
/**
 * @brief Report successful modulation change to console.
 * @param Eui sensor's address
 */
void CONC_Report_MOD_OK (uint32_t Eui)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	6078      	str	r0, [r7, #4]
  APP_PPRINTF("AT+MOD_OK=0x%08x\r\n", Eui);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <CONC_Report_MOD_OK+0x28>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	2100      	movs	r1, #0
 8002f86:	2000      	movs	r0, #0
 8002f88:	f00a fa56 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f4      	bne.n	8002f7c <CONC_Report_MOD_OK+0x8>
}
 8002f92:	bf00      	nop
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	0801011c 	.word	0x0801011c

08002fa0 <CheckAndUpdateLength>:
 * @param ErrorAnyway If set, print the error string anyway
 * @param ErrorStr string printed when element doesn't fit or if ErrorAnyway
 * @return true if OK, false if element couldn't fit
 */
static bool CheckAndUpdateLength(uint32_t* DataLen, uint32_t Size, bool ErrorAnyway, char* ErrorStr)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	603b      	str	r3, [r7, #0]
 8002fac:	4613      	mov	r3, r2
 8002fae:	71fb      	strb	r3, [r7, #7]
  if (*DataLen < Size) /*Not enough data*/
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d90d      	bls.n	8002fd6 <CheckAndUpdateLength+0x36>
  {
    *DataLen = 0; /*Reset length and read nothing more*/
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
    APP_PPRINTF(ErrorStr); /*Print error*/
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	f00a fa36 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f6      	bne.n	8002fc0 <CheckAndUpdateLength+0x20>
    return false;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e014      	b.n	8003000 <CheckAndUpdateLength+0x60>
  }
  else
  {
    *DataLen -= Size; /*Subtract element size*/
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	1ad2      	subs	r2, r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	601a      	str	r2, [r3, #0]

    if(ErrorAnyway) /*Force error*/
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <CheckAndUpdateLength+0x5e>
    {
      APP_PPRINTF(ErrorStr); /*Print error*/
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2200      	movs	r2, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	2000      	movs	r0, #0
 8002ff0:	f00a fa22 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f6      	bne.n	8002fe8 <CheckAndUpdateLength+0x48>
      return false;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	e000      	b.n	8003000 <CheckAndUpdateLength+0x60>
    }
    else
    {
      return true;
 8002ffe:	2301      	movs	r3, #1
    }
  }
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <CONC_Report_RCV>:
 * @param DataLen length of data [byte]
 */
void CONC_Report_RCV(const DEMO_packet_sensor_header_t* Header,
                     int16_t Rssi, int8_t Snr,
                     const uint8_t* Data, uint32_t DataLen)
{
 8003008:	b5b0      	push	{r4, r5, r7, lr}
 800300a:	b090      	sub	sp, #64	; 0x40
 800300c:	af06      	add	r7, sp, #24
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	607b      	str	r3, [r7, #4]
 8003012:	460b      	mov	r3, r1
 8003014:	817b      	strh	r3, [r7, #10]
 8003016:	4613      	mov	r3, r2
 8003018:	727b      	strb	r3, [r7, #9]
  if(Header->version_major != VERSION_MAJOR)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	795b      	ldrb	r3, [r3, #5]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	d161      	bne.n	80030ec <CONC_Report_RCV+0xe4>
  {
    return;     /*Unknown major version*/
  }

  APP_PPRINTF("AT+RCV=0x%08x,0x%02hhx,%hhu:%hhu,%hi,%hhi,",
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	7912      	ldrb	r2, [r2, #4]
 8003030:	4610      	mov	r0, r2
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	7952      	ldrb	r2, [r2, #5]
 8003036:	f3c2 0202 	ubfx	r2, r2, #0, #3
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	4614      	mov	r4, r2
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	7952      	ldrb	r2, [r2, #5]
 8003042:	f3c2 02c4 	ubfx	r2, r2, #3, #5
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	4615      	mov	r5, r2
 800304a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800304e:	f997 1009 	ldrsb.w	r1, [r7, #9]
 8003052:	9105      	str	r1, [sp, #20]
 8003054:	9204      	str	r2, [sp, #16]
 8003056:	9503      	str	r5, [sp, #12]
 8003058:	9402      	str	r4, [sp, #8]
 800305a:	9001      	str	r0, [sp, #4]
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	4b25      	ldr	r3, [pc, #148]	; (80030f4 <CONC_Report_RCV+0xec>)
 8003060:	2200      	movs	r2, #0
 8003062:	2100      	movs	r1, #0
 8003064:	2000      	movs	r0, #0
 8003066:	f00a f9e7 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1db      	bne.n	8003028 <CONC_Report_RCV+0x20>
            Header->eui, Header->packet_cnt, Header->version_major, Header->version_minor, Rssi, Snr);

  switch(Header->version_minor)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	795b      	ldrb	r3, [r3, #5]
 8003074:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <CONC_Report_RCV+0x7c>
 800307e:	2b01      	cmp	r3, #1
 8003080:	d00e      	beq.n	80030a0 <CONC_Report_RCV+0x98>
 8003082:	e01c      	b.n	80030be <CONC_Report_RCV+0xb6>
    }
#endif  /*Reserved for future*/
    case 0: /*v1:0*/
    {
      DEMO_data_1_0_t data;
      memcpy((uint8_t*)(&data), Data, DataLen); /*Copy the payload into parseable structure*/
 8003084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003088:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	4618      	mov	r0, r3
 800308e:	f00b fd9d 	bl	800ebcc <memcpy>
      Report_1_0_RCV(&data, DataLen);   /*Print*/
 8003092:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003096:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003098:	4618      	mov	r0, r3
 800309a:	f000 f82f 	bl	80030fc <Report_1_0_RCV>
      break;
 800309e:	e026      	b.n	80030ee <CONC_Report_RCV+0xe6>
    }
    case 1: /*v1:1*/
    {
      DEMO_data_1_1_t data;
      memcpy((uint8_t*)(&data), Data, DataLen); /*Copy the payload into parseable structure*/
 80030a0:	f107 0310 	add.w	r3, r7, #16
 80030a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f00b fd8f 	bl	800ebcc <memcpy>
      Report_1_1_RCV(&data, DataLen);   /*Print*/
 80030ae:	f107 0310 	add.w	r3, r7, #16
 80030b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 f8a5 	bl	8003204 <Report_1_1_RCV>
      break;
 80030ba:	e018      	b.n	80030ee <CONC_Report_RCV+0xe6>
    }
    default:    /*Unknown version*/
 80030bc:	bf00      	nop
    {
      APP_PPRINTF("E(v%u:%u)\r\n", Header->version_major, Header->version_minor);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	795b      	ldrb	r3, [r3, #5]
 80030c2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	461a      	mov	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	795b      	ldrb	r3, [r3, #5]
 80030ce:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	9301      	str	r3, [sp, #4]
 80030d6:	9200      	str	r2, [sp, #0]
 80030d8:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <CONC_Report_RCV+0xf0>)
 80030da:	2200      	movs	r2, #0
 80030dc:	2100      	movs	r1, #0
 80030de:	2000      	movs	r0, #0
 80030e0:	f00a f9aa 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1e8      	bne.n	80030bc <CONC_Report_RCV+0xb4>
      break;
 80030ea:	e000      	b.n	80030ee <CONC_Report_RCV+0xe6>
    return;     /*Unknown major version*/
 80030ec:	bf00      	nop
    }
  }
}
 80030ee:	3728      	adds	r7, #40	; 0x28
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bdb0      	pop	{r4, r5, r7, pc}
 80030f4:	08010130 	.word	0x08010130
 80030f8:	0801015c 	.word	0x0801015c

080030fc <Report_1_0_RCV>:
 * @brief Report received packet with version 1:0 to console.
 * @param Data sensor's measured sensor data of version 1:0
 * @param DataLen length of data [byte]
 */
static void Report_1_0_RCV(const DEMO_data_1_0_t* Data, uint32_t DataLen)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af02      	add	r7, sp, #8
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  bool voltage_present=true;
 8003106:	2301      	movs	r3, #1
 8003108:	73fb      	strb	r3, [r7, #15]

  /*Temperature*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
                          Data->temperature == DEMO_DATA_1_0_ERROR_TEMPERATURE, "E,") == true)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003110:	b21b      	sxth	r3, r3
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
 8003112:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4638      	mov	r0, r7
 8003120:	4b32      	ldr	r3, [pc, #200]	; (80031ec <Report_1_0_RCV+0xf0>)
 8003122:	2102      	movs	r1, #2
 8003124:	f7ff ff3c 	bl	8002fa0 <CheckAndUpdateLength>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d029      	beq.n	8003182 <Report_1_0_RCV+0x86>
  {
    APP_PPRINTF("%+hi.%02hu,", Data->temperature / 100, CONC_ABS_INT(Data->temperature % 100));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003134:	b21b      	sxth	r3, r3
 8003136:	4a2e      	ldr	r2, [pc, #184]	; (80031f0 <Report_1_0_RCV+0xf4>)
 8003138:	fb82 1203 	smull	r1, r2, r2, r3
 800313c:	1152      	asrs	r2, r2, #5
 800313e:	17db      	asrs	r3, r3, #31
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	b21b      	sxth	r3, r3
 8003144:	4618      	mov	r0, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800314c:	b21b      	sxth	r3, r3
 800314e:	4a28      	ldr	r2, [pc, #160]	; (80031f0 <Report_1_0_RCV+0xf4>)
 8003150:	fb82 1203 	smull	r1, r2, r2, r3
 8003154:	1151      	asrs	r1, r2, #5
 8003156:	17da      	asrs	r2, r3, #31
 8003158:	1a8a      	subs	r2, r1, r2
 800315a:	2164      	movs	r1, #100	; 0x64
 800315c:	fb01 f202 	mul.w	r2, r1, r2
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	b21b      	sxth	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	bfb8      	it	lt
 8003168:	425b      	neglt	r3, r3
 800316a:	b29b      	uxth	r3, r3
 800316c:	9301      	str	r3, [sp, #4]
 800316e:	9000      	str	r0, [sp, #0]
 8003170:	4b20      	ldr	r3, [pc, #128]	; (80031f4 <Report_1_0_RCV+0xf8>)
 8003172:	2200      	movs	r2, #0
 8003174:	2100      	movs	r1, #0
 8003176:	2000      	movs	r0, #0
 8003178:	f00a f95e 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1d5      	bne.n	800312e <Report_1_0_RCV+0x32>
  }

  /*Voltage*/
  if(voltage_present == true)
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d023      	beq.n	80031d0 <Report_1_0_RCV+0xd4>
  {
    APP_PPRINTF("%hhu.%02hhu\r\n", Data->voltage / 20, (Data->voltage % 20) * 5);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	789b      	ldrb	r3, [r3, #2]
 800318c:	4a1a      	ldr	r2, [pc, #104]	; (80031f8 <Report_1_0_RCV+0xfc>)
 800318e:	fba2 2303 	umull	r2, r3, r2, r3
 8003192:	091b      	lsrs	r3, r3, #4
 8003194:	b2db      	uxtb	r3, r3
 8003196:	4618      	mov	r0, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	789a      	ldrb	r2, [r3, #2]
 800319c:	4b16      	ldr	r3, [pc, #88]	; (80031f8 <Report_1_0_RCV+0xfc>)
 800319e:	fba3 1302 	umull	r1, r3, r3, r2
 80031a2:	0919      	lsrs	r1, r3, #4
 80031a4:	460b      	mov	r3, r1
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	9000      	str	r0, [sp, #0]
 80031bc:	4b0f      	ldr	r3, [pc, #60]	; (80031fc <Report_1_0_RCV+0x100>)
 80031be:	2200      	movs	r2, #0
 80031c0:	2100      	movs	r1, #0
 80031c2:	2000      	movs	r0, #0
 80031c4:	f00a f938 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1dc      	bne.n	8003188 <Report_1_0_RCV+0x8c>
  }
  else
  {
    APP_PPRINTF("E\r\n");
  }
}
 80031ce:	e008      	b.n	80031e2 <Report_1_0_RCV+0xe6>
    APP_PPRINTF("E\r\n");
 80031d0:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <Report_1_0_RCV+0x104>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	2000      	movs	r0, #0
 80031d8:	f00a f92e 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f6      	bne.n	80031d0 <Report_1_0_RCV+0xd4>
}
 80031e2:	bf00      	nop
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	08010168 	.word	0x08010168
 80031f0:	51eb851f 	.word	0x51eb851f
 80031f4:	0801016c 	.word	0x0801016c
 80031f8:	cccccccd 	.word	0xcccccccd
 80031fc:	08010178 	.word	0x08010178
 8003200:	08010188 	.word	0x08010188

08003204 <Report_1_1_RCV>:
 * @brief Report received packet with version 1:0 to console.
 * @param Data sensor's measured sensor data of version 1:0
 * @param DataLen length of data [byte]
 */
static void Report_1_1_RCV(const DEMO_data_1_1_t* Data, uint32_t DataLen)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b088      	sub	sp, #32
 8003208:	af04      	add	r7, sp, #16
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  bool voltage_present=true;
 800320e:	2301      	movs	r3, #1
 8003210:	73fb      	strb	r3, [r7, #15]

  /*Temperature*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
                          Data->temperature == DEMO_DATA_1_1_ERROR_TEMPERATURE, "E,") == true)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003218:	b21b      	sxth	r3, r3
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
 800321a:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800321e:	bf0c      	ite	eq
 8003220:	2301      	moveq	r3, #1
 8003222:	2300      	movne	r3, #0
 8003224:	b2da      	uxtb	r2, r3
 8003226:	4638      	mov	r0, r7
 8003228:	4b7d      	ldr	r3, [pc, #500]	; (8003420 <Report_1_1_RCV+0x21c>)
 800322a:	2102      	movs	r1, #2
 800322c:	f7ff feb8 	bl	8002fa0 <CheckAndUpdateLength>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d029      	beq.n	800328a <Report_1_1_RCV+0x86>
  {
    APP_PPRINTF("%+hi.%02hu,", Data->temperature / 100, CONC_ABS_INT(Data->temperature % 100));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f9b3 3000 	ldrsh.w	r3, [r3]
 800323c:	b21b      	sxth	r3, r3
 800323e:	4a79      	ldr	r2, [pc, #484]	; (8003424 <Report_1_1_RCV+0x220>)
 8003240:	fb82 1203 	smull	r1, r2, r2, r3
 8003244:	1152      	asrs	r2, r2, #5
 8003246:	17db      	asrs	r3, r3, #31
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	b21b      	sxth	r3, r3
 800324c:	4618      	mov	r0, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003254:	b21b      	sxth	r3, r3
 8003256:	4a73      	ldr	r2, [pc, #460]	; (8003424 <Report_1_1_RCV+0x220>)
 8003258:	fb82 1203 	smull	r1, r2, r2, r3
 800325c:	1151      	asrs	r1, r2, #5
 800325e:	17da      	asrs	r2, r3, #31
 8003260:	1a8a      	subs	r2, r1, r2
 8003262:	2164      	movs	r1, #100	; 0x64
 8003264:	fb01 f202 	mul.w	r2, r1, r2
 8003268:	1a9b      	subs	r3, r3, r2
 800326a:	b21b      	sxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	bfb8      	it	lt
 8003270:	425b      	neglt	r3, r3
 8003272:	b29b      	uxth	r3, r3
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	9000      	str	r0, [sp, #0]
 8003278:	4b6b      	ldr	r3, [pc, #428]	; (8003428 <Report_1_1_RCV+0x224>)
 800327a:	2200      	movs	r2, #0
 800327c:	2100      	movs	r1, #0
 800327e:	2000      	movs	r0, #0
 8003280:	f00a f8da 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1d5      	bne.n	8003236 <Report_1_1_RCV+0x32>
  }
  /*sensors data board*/
  /*Pressure*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
                          Data->pressure == DEMO_DATA_1_1_ERROR_PRESSURE, "E,") == true)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	885b      	ldrh	r3, [r3, #2]
 800328e:	b29b      	uxth	r3, r3
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
 8003290:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003294:	4293      	cmp	r3, r2
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2da      	uxtb	r2, r3
 800329e:	4638      	mov	r0, r7
 80032a0:	4b5f      	ldr	r3, [pc, #380]	; (8003420 <Report_1_1_RCV+0x21c>)
 80032a2:	2102      	movs	r1, #2
 80032a4:	f7ff fe7c 	bl	8002fa0 <CheckAndUpdateLength>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d020      	beq.n	80032f0 <Report_1_1_RCV+0xec>
  {
    APP_PPRINTF("%hu.%01hu,", Data->pressure / 10, Data->pressure % 10);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	885b      	ldrh	r3, [r3, #2]
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	4a5d      	ldr	r2, [pc, #372]	; (800342c <Report_1_1_RCV+0x228>)
 80032b6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ba:	08db      	lsrs	r3, r3, #3
 80032bc:	b29b      	uxth	r3, r3
 80032be:	4618      	mov	r0, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	885b      	ldrh	r3, [r3, #2]
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	4b59      	ldr	r3, [pc, #356]	; (800342c <Report_1_1_RCV+0x228>)
 80032c8:	fba3 1302 	umull	r1, r3, r3, r2
 80032cc:	08d9      	lsrs	r1, r3, #3
 80032ce:	460b      	mov	r3, r1
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	b29b      	uxth	r3, r3
 80032da:	9301      	str	r3, [sp, #4]
 80032dc:	9000      	str	r0, [sp, #0]
 80032de:	4b54      	ldr	r3, [pc, #336]	; (8003430 <Report_1_1_RCV+0x22c>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	2100      	movs	r1, #0
 80032e4:	2000      	movs	r0, #0
 80032e6:	f00a f8a7 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1de      	bne.n	80032ae <Report_1_1_RCV+0xaa>
  }

  /*Yaw Pitch Roll*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint32_t),
                          ((Data->yaw == DEMO_DATA_1_1_ERROR_YAW)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	791a      	ldrb	r2, [r3, #4]
 80032f4:	795b      	ldrb	r3, [r3, #5]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	021b      	lsls	r3, r3, #8
 80032fc:	4313      	orrs	r3, r2
 80032fe:	059b      	lsls	r3, r3, #22
 8003300:	159b      	asrs	r3, r3, #22
 8003302:	b21b      	sxth	r3, r3
                              || (Data->pitch == DEMO_DATA_1_1_ERROR_PITCH)
                              || (Data->roll == DEMO_DATA_1_1_ERROR_ROLL)), "E:E:E,") == true)
 8003304:	f513 7f00 	cmn.w	r3, #512	; 0x200
 8003308:	d01d      	beq.n	8003346 <Report_1_1_RCV+0x142>
                              || (Data->pitch == DEMO_DATA_1_1_ERROR_PITCH)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	795a      	ldrb	r2, [r3, #5]
 800330e:	0892      	lsrs	r2, r2, #2
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	799b      	ldrb	r3, [r3, #6]
 8003314:	f003 030f 	and.w	r3, r3, #15
 8003318:	019b      	lsls	r3, r3, #6
 800331a:	4313      	orrs	r3, r2
 800331c:	059b      	lsls	r3, r3, #22
 800331e:	159b      	asrs	r3, r3, #22
 8003320:	b21b      	sxth	r3, r3
 8003322:	f513 7f00 	cmn.w	r3, #512	; 0x200
 8003326:	d00e      	beq.n	8003346 <Report_1_1_RCV+0x142>
                              || (Data->roll == DEMO_DATA_1_1_ERROR_ROLL)), "E:E:E,") == true)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	799a      	ldrb	r2, [r3, #6]
 800332c:	0912      	lsrs	r2, r2, #4
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	79db      	ldrb	r3, [r3, #7]
 8003332:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	4313      	orrs	r3, r2
 800333a:	059b      	lsls	r3, r3, #22
 800333c:	159b      	asrs	r3, r3, #22
 800333e:	b21b      	sxth	r3, r3
 8003340:	f513 7f00 	cmn.w	r3, #512	; 0x200
 8003344:	d101      	bne.n	800334a <Report_1_1_RCV+0x146>
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <Report_1_1_RCV+0x148>
 800334a:	2300      	movs	r3, #0
  if(CheckAndUpdateLength(&DataLen, sizeof(uint32_t),
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4638      	mov	r0, r7
 8003354:	4b37      	ldr	r3, [pc, #220]	; (8003434 <Report_1_1_RCV+0x230>)
 8003356:	2104      	movs	r1, #4
 8003358:	f7ff fe22 	bl	8002fa0 <CheckAndUpdateLength>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d02f      	beq.n	80033c2 <Report_1_1_RCV+0x1be>
  {
    APP_PPRINTF("%+hi:%+hi:%+hi,", Data->yaw, Data->pitch, Data->roll);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	791a      	ldrb	r2, [r3, #4]
 8003366:	795b      	ldrb	r3, [r3, #5]
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	4313      	orrs	r3, r2
 8003370:	059b      	lsls	r3, r3, #22
 8003372:	159b      	asrs	r3, r3, #22
 8003374:	b21b      	sxth	r3, r3
 8003376:	4619      	mov	r1, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	795a      	ldrb	r2, [r3, #5]
 800337c:	0892      	lsrs	r2, r2, #2
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	799b      	ldrb	r3, [r3, #6]
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	019b      	lsls	r3, r3, #6
 8003388:	4313      	orrs	r3, r2
 800338a:	059b      	lsls	r3, r3, #22
 800338c:	159b      	asrs	r3, r3, #22
 800338e:	b21b      	sxth	r3, r3
 8003390:	4618      	mov	r0, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	799a      	ldrb	r2, [r3, #6]
 8003396:	0912      	lsrs	r2, r2, #4
 8003398:	b2d2      	uxtb	r2, r2
 800339a:	79db      	ldrb	r3, [r3, #7]
 800339c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	4313      	orrs	r3, r2
 80033a4:	059b      	lsls	r3, r3, #22
 80033a6:	159b      	asrs	r3, r3, #22
 80033a8:	b21b      	sxth	r3, r3
 80033aa:	9302      	str	r3, [sp, #8]
 80033ac:	9001      	str	r0, [sp, #4]
 80033ae:	9100      	str	r1, [sp, #0]
 80033b0:	4b21      	ldr	r3, [pc, #132]	; (8003438 <Report_1_1_RCV+0x234>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	2100      	movs	r1, #0
 80033b6:	2000      	movs	r0, #0
 80033b8:	f00a f83e 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1cf      	bne.n	8003362 <Report_1_1_RCV+0x15e>
  }

  /*Humidity*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint8_t),
                          Data->humidity == DEMO_DATA_1_1_ERROR_HUMIDITY, "E,") == true)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	7a1b      	ldrb	r3, [r3, #8]
  if(CheckAndUpdateLength(&DataLen, sizeof(uint8_t),
 80033c6:	2bff      	cmp	r3, #255	; 0xff
 80033c8:	bf0c      	ite	eq
 80033ca:	2301      	moveq	r3, #1
 80033cc:	2300      	movne	r3, #0
 80033ce:	b2da      	uxtb	r2, r3
 80033d0:	4638      	mov	r0, r7
 80033d2:	4b13      	ldr	r3, [pc, #76]	; (8003420 <Report_1_1_RCV+0x21c>)
 80033d4:	2101      	movs	r1, #1
 80033d6:	f7ff fde3 	bl	8002fa0 <CheckAndUpdateLength>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d016      	beq.n	800340e <Report_1_1_RCV+0x20a>
  {
    APP_PPRINTF("%hhu.%01hhu,", Data->humidity / 2, 5 * (Data->humidity % 2));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	7a1b      	ldrb	r3, [r3, #8]
 80033e4:	085b      	lsrs	r3, r3, #1
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	4619      	mov	r1, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	7a1b      	ldrb	r3, [r3, #8]
 80033ee:	f003 0201 	and.w	r2, r3, #1
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	9301      	str	r3, [sp, #4]
 80033fa:	9100      	str	r1, [sp, #0]
 80033fc:	4b0f      	ldr	r3, [pc, #60]	; (800343c <Report_1_1_RCV+0x238>)
 80033fe:	2200      	movs	r2, #0
 8003400:	2100      	movs	r1, #0
 8003402:	2000      	movs	r0, #0
 8003404:	f00a f818 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1e8      	bne.n	80033e0 <Report_1_1_RCV+0x1dc>
  }

  /*Voltage, do not print now, keep it for the end*/
  if (DataLen < sizeof(uint8_t)) /*Not enough data*/
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d115      	bne.n	8003440 <Report_1_1_RCV+0x23c>
  {
    DataLen = 0; /*Reset length and read nothing more*/
 8003414:	2300      	movs	r3, #0
 8003416:	603b      	str	r3, [r7, #0]
    voltage_present = false;
 8003418:	2300      	movs	r3, #0
 800341a:	73fb      	strb	r3, [r7, #15]
 800341c:	e01a      	b.n	8003454 <Report_1_1_RCV+0x250>
 800341e:	bf00      	nop
 8003420:	08010168 	.word	0x08010168
 8003424:	51eb851f 	.word	0x51eb851f
 8003428:	0801016c 	.word	0x0801016c
 800342c:	cccccccd 	.word	0xcccccccd
 8003430:	0801018c 	.word	0x0801018c
 8003434:	08010198 	.word	0x08010198
 8003438:	080101a0 	.word	0x080101a0
 800343c:	080101b0 	.word	0x080101b0
  }
  else
  {
    DataLen -= sizeof(uint8_t); /*Subtract element size*/
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	3b01      	subs	r3, #1
 8003444:	603b      	str	r3, [r7, #0]
    voltage_present = (Data->voltage != DEMO_DATA_1_1_ERROR_VOLTAGE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	7a5b      	ldrb	r3, [r3, #9]
 800344a:	2bff      	cmp	r3, #255	; 0xff
 800344c:	bf14      	ite	ne
 800344e:	2301      	movne	r3, #1
 8003450:	2300      	moveq	r3, #0
 8003452:	73fb      	strb	r3, [r7, #15]
  }

  /*Distance and Activity are in the same word*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t), false, "E,E,") == true)
 8003454:	4638      	mov	r0, r7
 8003456:	4b77      	ldr	r3, [pc, #476]	; (8003634 <Report_1_1_RCV+0x430>)
 8003458:	2200      	movs	r2, #0
 800345a:	2102      	movs	r1, #2
 800345c:	f7ff fda0 	bl	8002fa0 <CheckAndUpdateLength>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d020      	beq.n	80034a8 <Report_1_1_RCV+0x2a4>
    {
      APP_PPRINTF("E,");
    }
    else
    {
      APP_PPRINTF("%hu,", Data->activity);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	7adb      	ldrb	r3, [r3, #11]
 800346a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800346e:	b2db      	uxtb	r3, r3
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	4b71      	ldr	r3, [pc, #452]	; (8003638 <Report_1_1_RCV+0x434>)
 8003474:	2200      	movs	r2, #0
 8003476:	2100      	movs	r1, #0
 8003478:	2000      	movs	r0, #0
 800347a:	f009 ffdd 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1f0      	bne.n	8003466 <Report_1_1_RCV+0x262>
    {
      APP_PPRINTF("E,");
    }
    else
    {
      APP_PPRINTF("%hu,", Data->distance);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	7a9a      	ldrb	r2, [r3, #10]
 8003488:	7adb      	ldrb	r3, [r3, #11]
 800348a:	f003 030f 	and.w	r3, r3, #15
 800348e:	021b      	lsls	r3, r3, #8
 8003490:	4313      	orrs	r3, r2
 8003492:	b29b      	uxth	r3, r3
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	4b68      	ldr	r3, [pc, #416]	; (8003638 <Report_1_1_RCV+0x434>)
 8003498:	2200      	movs	r2, #0
 800349a:	2100      	movs	r1, #0
 800349c:	2000      	movs	r0, #0
 800349e:	f009 ffcb 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1ed      	bne.n	8003484 <Report_1_1_RCV+0x280>
    }
  }

  /*Step count*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t), false, "E,") == true)
 80034a8:	4638      	mov	r0, r7
 80034aa:	4b64      	ldr	r3, [pc, #400]	; (800363c <Report_1_1_RCV+0x438>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	2102      	movs	r1, #2
 80034b0:	f7ff fd76 	bl	8002fa0 <CheckAndUpdateLength>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00c      	beq.n	80034d4 <Report_1_1_RCV+0x2d0>
  {
    APP_PPRINTF("%hu,", Data->step_count);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	899b      	ldrh	r3, [r3, #12]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	4b5d      	ldr	r3, [pc, #372]	; (8003638 <Report_1_1_RCV+0x434>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	2100      	movs	r1, #0
 80034c8:	2000      	movs	r0, #0
 80034ca:	f009 ffb5 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1f2      	bne.n	80034ba <Report_1_1_RCV+0x2b6>
  }

  /*Swipe count*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t), false, "E,") == true)
 80034d4:	4638      	mov	r0, r7
 80034d6:	4b59      	ldr	r3, [pc, #356]	; (800363c <Report_1_1_RCV+0x438>)
 80034d8:	2200      	movs	r2, #0
 80034da:	2102      	movs	r1, #2
 80034dc:	f7ff fd60 	bl	8002fa0 <CheckAndUpdateLength>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00c      	beq.n	8003500 <Report_1_1_RCV+0x2fc>
  {
    APP_PPRINTF("%hu,", Data->swipe_count);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	89db      	ldrh	r3, [r3, #14]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	4b52      	ldr	r3, [pc, #328]	; (8003638 <Report_1_1_RCV+0x434>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	2100      	movs	r1, #0
 80034f4:	2000      	movs	r0, #0
 80034f6:	f009 ff9f 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f2      	bne.n	80034e6 <Report_1_1_RCV+0x2e2>
  }

  /*Average acceleration*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
                          Data->acceleration_avg == DEMO_DATA_1_1_ERROR_ACCELERATION, "E,") == true)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	8a1b      	ldrh	r3, [r3, #16]
 8003504:	b29b      	uxth	r3, r3
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
 8003506:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800350a:	4293      	cmp	r3, r2
 800350c:	bf0c      	ite	eq
 800350e:	2301      	moveq	r3, #1
 8003510:	2300      	movne	r3, #0
 8003512:	b2da      	uxtb	r2, r3
 8003514:	4638      	mov	r0, r7
 8003516:	4b49      	ldr	r3, [pc, #292]	; (800363c <Report_1_1_RCV+0x438>)
 8003518:	2102      	movs	r1, #2
 800351a:	f7ff fd41 	bl	8002fa0 <CheckAndUpdateLength>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d020      	beq.n	8003566 <Report_1_1_RCV+0x362>
  {
    APP_PPRINTF("%hu.%03hu,", Data->acceleration_avg / 1000, Data->acceleration_avg % 1000);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	8a1b      	ldrh	r3, [r3, #16]
 8003528:	b29b      	uxth	r3, r3
 800352a:	4a45      	ldr	r2, [pc, #276]	; (8003640 <Report_1_1_RCV+0x43c>)
 800352c:	fba2 2303 	umull	r2, r3, r2, r3
 8003530:	099b      	lsrs	r3, r3, #6
 8003532:	b29b      	uxth	r3, r3
 8003534:	4618      	mov	r0, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	8a1b      	ldrh	r3, [r3, #16]
 800353a:	b29b      	uxth	r3, r3
 800353c:	4a40      	ldr	r2, [pc, #256]	; (8003640 <Report_1_1_RCV+0x43c>)
 800353e:	fba2 1203 	umull	r1, r2, r2, r3
 8003542:	0992      	lsrs	r2, r2, #6
 8003544:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003548:	fb01 f202 	mul.w	r2, r1, r2
 800354c:	1a9b      	subs	r3, r3, r2
 800354e:	b29b      	uxth	r3, r3
 8003550:	9301      	str	r3, [sp, #4]
 8003552:	9000      	str	r0, [sp, #0]
 8003554:	4b3b      	ldr	r3, [pc, #236]	; (8003644 <Report_1_1_RCV+0x440>)
 8003556:	2200      	movs	r2, #0
 8003558:	2100      	movs	r1, #0
 800355a:	2000      	movs	r0, #0
 800355c:	f009 ff6c 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1de      	bne.n	8003524 <Report_1_1_RCV+0x320>
  }

  /*Maximum acceleration*/
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
                          Data->acceleration_max == DEMO_DATA_1_1_ERROR_ACCELERATION, "E,") == true)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	8a5b      	ldrh	r3, [r3, #18]
 800356a:	b29b      	uxth	r3, r3
  if(CheckAndUpdateLength(&DataLen, sizeof(uint16_t),
 800356c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003570:	4293      	cmp	r3, r2
 8003572:	bf0c      	ite	eq
 8003574:	2301      	moveq	r3, #1
 8003576:	2300      	movne	r3, #0
 8003578:	b2da      	uxtb	r2, r3
 800357a:	4638      	mov	r0, r7
 800357c:	4b2f      	ldr	r3, [pc, #188]	; (800363c <Report_1_1_RCV+0x438>)
 800357e:	2102      	movs	r1, #2
 8003580:	f7ff fd0e 	bl	8002fa0 <CheckAndUpdateLength>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d020      	beq.n	80035cc <Report_1_1_RCV+0x3c8>
  {
    APP_PPRINTF("%hu.%03hu,", Data->acceleration_max / 1000, Data->acceleration_max % 1000);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	8a5b      	ldrh	r3, [r3, #18]
 800358e:	b29b      	uxth	r3, r3
 8003590:	4a2b      	ldr	r2, [pc, #172]	; (8003640 <Report_1_1_RCV+0x43c>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	099b      	lsrs	r3, r3, #6
 8003598:	b29b      	uxth	r3, r3
 800359a:	4618      	mov	r0, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	8a5b      	ldrh	r3, [r3, #18]
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	4a27      	ldr	r2, [pc, #156]	; (8003640 <Report_1_1_RCV+0x43c>)
 80035a4:	fba2 1203 	umull	r1, r2, r2, r3
 80035a8:	0992      	lsrs	r2, r2, #6
 80035aa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80035ae:	fb01 f202 	mul.w	r2, r1, r2
 80035b2:	1a9b      	subs	r3, r3, r2
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	9000      	str	r0, [sp, #0]
 80035ba:	4b22      	ldr	r3, [pc, #136]	; (8003644 <Report_1_1_RCV+0x440>)
 80035bc:	2200      	movs	r2, #0
 80035be:	2100      	movs	r1, #0
 80035c0:	2000      	movs	r0, #0
 80035c2:	f009 ff39 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1de      	bne.n	800358a <Report_1_1_RCV+0x386>
  }

  /*Voltage*/
  if(voltage_present == true)
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d023      	beq.n	800361a <Report_1_1_RCV+0x416>
  {
    APP_PPRINTF("%hhu.%02hhu\r\n", Data->voltage / 20, (Data->voltage % 20) * 5);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	7a5b      	ldrb	r3, [r3, #9]
 80035d6:	4a1c      	ldr	r2, [pc, #112]	; (8003648 <Report_1_1_RCV+0x444>)
 80035d8:	fba2 2303 	umull	r2, r3, r2, r3
 80035dc:	091b      	lsrs	r3, r3, #4
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	4618      	mov	r0, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	7a5a      	ldrb	r2, [r3, #9]
 80035e6:	4b18      	ldr	r3, [pc, #96]	; (8003648 <Report_1_1_RCV+0x444>)
 80035e8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ec:	0919      	lsrs	r1, r3, #4
 80035ee:	460b      	mov	r3, r1
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	440b      	add	r3, r1
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	461a      	mov	r2, r3
 80035fc:	4613      	mov	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4413      	add	r3, r2
 8003602:	9301      	str	r3, [sp, #4]
 8003604:	9000      	str	r0, [sp, #0]
 8003606:	4b11      	ldr	r3, [pc, #68]	; (800364c <Report_1_1_RCV+0x448>)
 8003608:	2200      	movs	r2, #0
 800360a:	2100      	movs	r1, #0
 800360c:	2000      	movs	r0, #0
 800360e:	f009 ff13 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1dc      	bne.n	80035d2 <Report_1_1_RCV+0x3ce>
  }
  else
  {
    APP_PPRINTF("E\r\n");
  }
}
 8003618:	e008      	b.n	800362c <Report_1_1_RCV+0x428>
    APP_PPRINTF("E\r\n");
 800361a:	4b0d      	ldr	r3, [pc, #52]	; (8003650 <Report_1_1_RCV+0x44c>)
 800361c:	2200      	movs	r2, #0
 800361e:	2100      	movs	r1, #0
 8003620:	2000      	movs	r0, #0
 8003622:	f009 ff09 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1f6      	bne.n	800361a <Report_1_1_RCV+0x416>
}
 800362c:	bf00      	nop
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	080101c0 	.word	0x080101c0
 8003638:	080101c8 	.word	0x080101c8
 800363c:	08010168 	.word	0x08010168
 8003640:	10624dd3 	.word	0x10624dd3
 8003644:	080101d0 	.word	0x080101d0
 8003648:	cccccccd 	.word	0xcccccccd
 800364c:	08010178 	.word	0x08010178
 8003650:	08010188 	.word	0x08010188

08003654 <DEMO_WaitForFreeChannel>:
 * @param Scan time for which the channel needs to be free [ms]
 * @param MaxWait Wait maximally this long before giving up [ms]
 * @return true if the channel is free, false if the channel is busy
 */
bool DEMO_WaitForFreeChannel(RadioModems_t Modem, int16_t RssiThreshold, uint32_t Scan, uint32_t MaxWait)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b08c      	sub	sp, #48	; 0x30
 8003658:	af00      	add	r7, sp, #0
 800365a:	60ba      	str	r2, [r7, #8]
 800365c:	607b      	str	r3, [r7, #4]
 800365e:	4603      	mov	r3, r0
 8003660:	73fb      	strb	r3, [r7, #15]
 8003662:	460b      	mov	r3, r1
 8003664:	81bb      	strh	r3, [r7, #12]
  UTIL_TIMER_Time_t start = UTIL_TIMER_GetCurrentTime();    /*Time when this business started*/
 8003666:	f00a fddd 	bl	800e224 <UTIL_TIMER_GetCurrentTime>
 800366a:	6278      	str	r0, [r7, #36]	; 0x24
  UTIL_TIMER_Time_t now = start;      /*Current time, to save on reading from RTC calendar*/
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	62fb      	str	r3, [r7, #44]	; 0x2c
  UTIL_TIMER_Time_t free_from;        /*Last time when the channel was busy*/

  Radio.Rx(0);
 8003670:	4b20      	ldr	r3, [pc, #128]	; (80036f4 <DEMO_WaitForFreeChannel+0xa0>)
 8003672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003674:	2000      	movs	r0, #0
 8003676:	4798      	blx	r3
  RADIO_DELAY_MS(1);
 8003678:	2001      	movs	r0, #1
 800367a:	f000 ffe4 	bl	8004646 <HAL_Delay>

  free_from = UTIL_TIMER_GetCurrentTime();    /*Do not count radio init to the free time*/
 800367e:	f00a fdd1 	bl	800e224 <UTIL_TIMER_GetCurrentTime>
 8003682:	62b8      	str	r0, [r7, #40]	; 0x28

  while((now - start) < MaxWait)        /*Check maximal time limit*/
 8003684:	e02b      	b.n	80036de <DEMO_WaitForFreeChannel+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003686:	f3ef 8310 	mrs	r3, PRIMASK
 800368a:	61fb      	str	r3, [r7, #28]
  return(result);
 800368c:	69fb      	ldr	r3, [r7, #28]
  {
    UTILS_ENTER_CRITICAL_SECTION();
 800368e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8003690:	b672      	cpsid	i
}
 8003692:	bf00      	nop
    now = UTIL_TIMER_GetCurrentTime();
 8003694:	f00a fdc6 	bl	800e224 <UTIL_TIMER_GetCurrentTime>
 8003698:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(Radio.Rssi(Modem) > RssiThreshold)      /*Channel is currently busy*/
 800369a:	4b16      	ldr	r3, [pc, #88]	; (80036f4 <DEMO_WaitForFreeChannel+0xa0>)
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	7bfa      	ldrb	r2, [r7, #15]
 80036a0:	4610      	mov	r0, r2
 80036a2:	4798      	blx	r3
 80036a4:	4603      	mov	r3, r0
 80036a6:	461a      	mov	r2, r3
 80036a8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036ac:	4293      	cmp	r3, r2
 80036ae:	da08      	bge.n	80036c2 <DEMO_WaitForFreeChannel+0x6e>
 80036b0:	6a3b      	ldr	r3, [r7, #32]
 80036b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	f383 8810 	msr	PRIMASK, r3
}
 80036ba:	bf00      	nop
    {
      UTILS_EXIT_CRITICAL_SECTION();
      free_from = now;  /*Reset time when the channel became free*/
 80036bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036be:	62bb      	str	r3, [r7, #40]	; 0x28
 80036c0:	e00d      	b.n	80036de <DEMO_WaitForFreeChannel+0x8a>
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f383 8810 	msr	PRIMASK, r3
}
 80036cc:	bf00      	nop
    }
    else        /*Channel is currently free*/
    {
      UTILS_EXIT_CRITICAL_SECTION();
      if ((now - free_from) > Scan) /*Channel is free for needed time*/
 80036ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d201      	bcs.n	80036de <DEMO_WaitForFreeChannel+0x8a>
      {
        return true;
 80036da:	2301      	movs	r3, #1
 80036dc:	e006      	b.n	80036ec <DEMO_WaitForFreeChannel+0x98>
  while((now - start) < MaxWait)        /*Check maximal time limit*/
 80036de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d8cd      	bhi.n	8003686 <DEMO_WaitForFreeChannel+0x32>
      }
    }
  }

  return false;     /*Channel is busy and time is up*/
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3730      	adds	r7, #48	; 0x30
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	08010bf4 	.word	0x08010bf4

080036f8 <DEMO_GetShaping>:
 * @brief Convert coding BT parameter into proper symbol shaping.
 * @param coding FSH coding
 * @return shaping
 */
RadioModShapings_t DEMO_GetShaping(const DEMO_coding_fsk_t* coding)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  switch(coding->bt)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	79db      	ldrb	r3, [r3, #7]
 8003704:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3b01      	subs	r3, #1
 800370c:	2b03      	cmp	r3, #3
 800370e:	d80b      	bhi.n	8003728 <DEMO_GetShaping+0x30>
 8003710:	a201      	add	r2, pc, #4	; (adr r2, 8003718 <DEMO_GetShaping+0x20>)
 8003712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003716:	bf00      	nop
 8003718:	0800372d 	.word	0x0800372d
 800371c:	08003731 	.word	0x08003731
 8003720:	08003735 	.word	0x08003735
 8003724:	08003739 	.word	0x08003739
  {
    default:    /*Off*/
      return MOD_SHAPING_OFF;
 8003728:	2300      	movs	r3, #0
 800372a:	e006      	b.n	800373a <DEMO_GetShaping+0x42>
    case 1:     /*0.3*/
      return MOD_SHAPING_G_BT_03;
 800372c:	2308      	movs	r3, #8
 800372e:	e004      	b.n	800373a <DEMO_GetShaping+0x42>
    case 2:     /*0.5*/
      return MOD_SHAPING_G_BT_05;
 8003730:	2309      	movs	r3, #9
 8003732:	e002      	b.n	800373a <DEMO_GetShaping+0x42>
    case 3:     /*0.7*/
      return MOD_SHAPING_G_BT_07;
 8003734:	230a      	movs	r3, #10
 8003736:	e000      	b.n	800373a <DEMO_GetShaping+0x42>
    case 4:     /*1*/
      return MOD_SHAPING_G_BT_1;
 8003738:	230b      	movs	r3, #11

  }
}
 800373a:	4618      	mov	r0, r3
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	bc80      	pop	{r7}
 8003742:	4770      	bx	lr

08003744 <DEMO_GetSpreadingFactor>:
 * @brief Convert coding sf parameter into proper spreading factor.
 * @param coding LoRa coding
 * @return spreading factor
 */
RadioLoRaSpreadingFactors_t DEMO_GetSpreadingFactor(const DEMO_coding_lora_t* coding)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  return (RadioLoRaSpreadingFactors_t)coding->sf;       /*Values fit*/
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	785b      	ldrb	r3, [r3, #1]
 8003750:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003754:	b2db      	uxtb	r3, r3
}
 8003756:	4618      	mov	r0, r3
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr

08003760 <DEMO_GetBandwidth>:
 * @brief Convert coding bw parameter into proper bandwidth.
 * @param coding LoRa coding
 * @return spreading factor
 */
RadioLoRaBandwidths_t DEMO_GetBandwidth(const DEMO_coding_lora_t* coding)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  switch(coding->bw)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003770:	b2db      	uxtb	r3, r3
 8003772:	3b01      	subs	r3, #1
 8003774:	2b08      	cmp	r3, #8
 8003776:	d815      	bhi.n	80037a4 <DEMO_GetBandwidth+0x44>
 8003778:	a201      	add	r2, pc, #4	; (adr r2, 8003780 <DEMO_GetBandwidth+0x20>)
 800377a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800377e:	bf00      	nop
 8003780:	080037a9 	.word	0x080037a9
 8003784:	080037ad 	.word	0x080037ad
 8003788:	080037b1 	.word	0x080037b1
 800378c:	080037b5 	.word	0x080037b5
 8003790:	080037b9 	.word	0x080037b9
 8003794:	080037bd 	.word	0x080037bd
 8003798:	080037c1 	.word	0x080037c1
 800379c:	080037c5 	.word	0x080037c5
 80037a0:	080037c9 	.word	0x080037c9
  {
    default:     /*7.8 kHz*/
      return LORA_BW_007;
 80037a4:	2300      	movs	r3, #0
 80037a6:	e010      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 1:     /*10.4 kHz*/
      return LORA_BW_010;
 80037a8:	2308      	movs	r3, #8
 80037aa:	e00e      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 2:     /*15.6 kHz*/
      return LORA_BW_015;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e00c      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 3:     /*20.8 kHz*/
      return LORA_BW_020;
 80037b0:	2309      	movs	r3, #9
 80037b2:	e00a      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 4:     /*31.25 kHz*/
      return LORA_BW_031;
 80037b4:	2302      	movs	r3, #2
 80037b6:	e008      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 5:     /*41.7 kHz*/
      return LORA_BW_041;
 80037b8:	230a      	movs	r3, #10
 80037ba:	e006      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 6:     /*62.5 kHz*/
      return LORA_BW_062;
 80037bc:	2303      	movs	r3, #3
 80037be:	e004      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 7:     /*125 kHz*/
      return LORA_BW_125;
 80037c0:	2304      	movs	r3, #4
 80037c2:	e002      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 8:     /*250 kHz*/
      return LORA_BW_250;
 80037c4:	2305      	movs	r3, #5
 80037c6:	e000      	b.n	80037ca <DEMO_GetBandwidth+0x6a>
    case 9:     /*500 kHz*/
      return LORA_BW_500;
 80037c8:	2306      	movs	r3, #6
  }
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <DEMO_GetCoderate>:
 * @brief Convert coding cr parameter into proper coding rate.
 * @param coding LoRa coding
 * @return spreading factor
 */
RadioLoRaCodingRates_t DEMO_GetCoderate(const DEMO_coding_lora_t* coding)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  return (RadioLoRaCodingRates_t)coding->cr;    /*Values fit*/
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80037e4:	b2db      	uxtb	r3, r3
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <DEMO_ConvertFSKBandwidth>:
 * @brief Convert FSK bandwidth to a constant of RX filter settings.
 * @param bandwidth bandwidth in Hz
 * @return bandwidth setting
 */
RadioRxBandwidth_t DEMO_ConvertFSKBandwidth(uint32_t bandwidth)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  if(     bandwidth < 4800  ) {return RX_BW_4800  ;}
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
 80037fe:	d201      	bcs.n	8003804 <DEMO_ConvertFSKBandwidth+0x14>
 8003800:	231f      	movs	r3, #31
 8003802:	e083      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 5800  ) {return RX_BW_5800  ;}
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f241 62a7 	movw	r2, #5799	; 0x16a7
 800380a:	4293      	cmp	r3, r2
 800380c:	d801      	bhi.n	8003812 <DEMO_ConvertFSKBandwidth+0x22>
 800380e:	2317      	movs	r3, #23
 8003810:	e07c      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 7300  ) {return RX_BW_7300  ;}
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f641 4283 	movw	r2, #7299	; 0x1c83
 8003818:	4293      	cmp	r3, r2
 800381a:	d801      	bhi.n	8003820 <DEMO_ConvertFSKBandwidth+0x30>
 800381c:	230f      	movs	r3, #15
 800381e:	e075      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 9700  ) {return RX_BW_9700  ;}
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f242 52e3 	movw	r2, #9699	; 0x25e3
 8003826:	4293      	cmp	r3, r2
 8003828:	d801      	bhi.n	800382e <DEMO_ConvertFSKBandwidth+0x3e>
 800382a:	231e      	movs	r3, #30
 800382c:	e06e      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 11700 ) {return RX_BW_11700 ;}
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f642 52b3 	movw	r2, #11699	; 0x2db3
 8003834:	4293      	cmp	r3, r2
 8003836:	d801      	bhi.n	800383c <DEMO_ConvertFSKBandwidth+0x4c>
 8003838:	2316      	movs	r3, #22
 800383a:	e067      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 14600 ) {return RX_BW_14600 ;}
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f643 1207 	movw	r2, #14599	; 0x3907
 8003842:	4293      	cmp	r3, r2
 8003844:	d801      	bhi.n	800384a <DEMO_ConvertFSKBandwidth+0x5a>
 8003846:	230e      	movs	r3, #14
 8003848:	e060      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 19500 ) {return RX_BW_19500 ;}
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f644 422b 	movw	r2, #19499	; 0x4c2b
 8003850:	4293      	cmp	r3, r2
 8003852:	d801      	bhi.n	8003858 <DEMO_ConvertFSKBandwidth+0x68>
 8003854:	231d      	movs	r3, #29
 8003856:	e059      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 23400 ) {return RX_BW_23400 ;}
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f645 3267 	movw	r2, #23399	; 0x5b67
 800385e:	4293      	cmp	r3, r2
 8003860:	d801      	bhi.n	8003866 <DEMO_ConvertFSKBandwidth+0x76>
 8003862:	2315      	movs	r3, #21
 8003864:	e052      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 29300 ) {return RX_BW_29300 ;}
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f247 2273 	movw	r2, #29299	; 0x7273
 800386c:	4293      	cmp	r3, r2
 800386e:	d801      	bhi.n	8003874 <DEMO_ConvertFSKBandwidth+0x84>
 8003870:	230d      	movs	r3, #13
 8003872:	e04b      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 39000 ) {return RX_BW_39000 ;}
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f649 0257 	movw	r2, #38999	; 0x9857
 800387a:	4293      	cmp	r3, r2
 800387c:	d801      	bhi.n	8003882 <DEMO_ConvertFSKBandwidth+0x92>
 800387e:	231c      	movs	r3, #28
 8003880:	e044      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 46900 ) {return RX_BW_46900 ;}
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f24b 7233 	movw	r2, #46899	; 0xb733
 8003888:	4293      	cmp	r3, r2
 800388a:	d801      	bhi.n	8003890 <DEMO_ConvertFSKBandwidth+0xa0>
 800388c:	2314      	movs	r3, #20
 800388e:	e03d      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 58600 ) {return RX_BW_58600 ;}
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f24e 42e7 	movw	r2, #58599	; 0xe4e7
 8003896:	4293      	cmp	r3, r2
 8003898:	d801      	bhi.n	800389e <DEMO_ConvertFSKBandwidth+0xae>
 800389a:	230c      	movs	r3, #12
 800389c:	e036      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 78200 ) {return RX_BW_78200 ;}
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a1d      	ldr	r2, [pc, #116]	; (8003918 <DEMO_ConvertFSKBandwidth+0x128>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d801      	bhi.n	80038aa <DEMO_ConvertFSKBandwidth+0xba>
 80038a6:	231b      	movs	r3, #27
 80038a8:	e030      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 93800 ) {return RX_BW_93800 ;}
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a1b      	ldr	r2, [pc, #108]	; (800391c <DEMO_ConvertFSKBandwidth+0x12c>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d801      	bhi.n	80038b6 <DEMO_ConvertFSKBandwidth+0xc6>
 80038b2:	2313      	movs	r3, #19
 80038b4:	e02a      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 117300) {return RX_BW_117300;}
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a19      	ldr	r2, [pc, #100]	; (8003920 <DEMO_ConvertFSKBandwidth+0x130>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d801      	bhi.n	80038c2 <DEMO_ConvertFSKBandwidth+0xd2>
 80038be:	230b      	movs	r3, #11
 80038c0:	e024      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 156200) {return RX_BW_156200;}
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a17      	ldr	r2, [pc, #92]	; (8003924 <DEMO_ConvertFSKBandwidth+0x134>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d801      	bhi.n	80038ce <DEMO_ConvertFSKBandwidth+0xde>
 80038ca:	231a      	movs	r3, #26
 80038cc:	e01e      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 187200) {return RX_BW_187200;}
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a15      	ldr	r2, [pc, #84]	; (8003928 <DEMO_ConvertFSKBandwidth+0x138>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d801      	bhi.n	80038da <DEMO_ConvertFSKBandwidth+0xea>
 80038d6:	2312      	movs	r3, #18
 80038d8:	e018      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 234300) {return RX_BW_234300;}
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a13      	ldr	r2, [pc, #76]	; (800392c <DEMO_ConvertFSKBandwidth+0x13c>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d801      	bhi.n	80038e6 <DEMO_ConvertFSKBandwidth+0xf6>
 80038e2:	230a      	movs	r3, #10
 80038e4:	e012      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 312000) {return RX_BW_312000;}
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a11      	ldr	r2, [pc, #68]	; (8003930 <DEMO_ConvertFSKBandwidth+0x140>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d801      	bhi.n	80038f2 <DEMO_ConvertFSKBandwidth+0x102>
 80038ee:	2319      	movs	r3, #25
 80038f0:	e00c      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 373600) {return RX_BW_373600;}
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a0f      	ldr	r2, [pc, #60]	; (8003934 <DEMO_ConvertFSKBandwidth+0x144>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d801      	bhi.n	80038fe <DEMO_ConvertFSKBandwidth+0x10e>
 80038fa:	2311      	movs	r3, #17
 80038fc:	e006      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>
  else if(bandwidth < 467000) {return RX_BW_467000;}
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a0d      	ldr	r2, [pc, #52]	; (8003938 <DEMO_ConvertFSKBandwidth+0x148>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d801      	bhi.n	800390a <DEMO_ConvertFSKBandwidth+0x11a>
 8003906:	2309      	movs	r3, #9
 8003908:	e000      	b.n	800390c <DEMO_ConvertFSKBandwidth+0x11c>

  return RX_BW_4800;     /*Invalid bandwidth*/
 800390a:	231f      	movs	r3, #31
}
 800390c:	4618      	mov	r0, r3
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	00013177 	.word	0x00013177
 800391c:	00016e67 	.word	0x00016e67
 8003920:	0001ca33 	.word	0x0001ca33
 8003924:	00026227 	.word	0x00026227
 8003928:	0002db3f 	.word	0x0002db3f
 800392c:	0003933b 	.word	0x0003933b
 8003930:	0004c2bf 	.word	0x0004c2bf
 8003934:	0005b35f 	.word	0x0005b35f
 8003938:	00072037 	.word	0x00072037

0800393c <DEMO_TimeOnAirLora>:
 * @param Coding packet coding
 * @param Payload number of bytes in payload
 * @return packet length [ms]
 */
uint32_t DEMO_TimeOnAirLora (const DEMO_coding_lora_t* Coding, uint32_t Payload)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t t_s; /*Symbol duration [us]*/
  int32_t n_payload; /*Number of symbols of payload*/

  t_s = (1000000 << Coding->sf) / DEMO_BW_TO_HZ(Coding->bw); /*Symbol time [us]*/
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	785b      	ldrb	r3, [r3, #1]
 800394a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	4b2f      	ldr	r3, [pc, #188]	; (8003a10 <DEMO_TimeOnAirLora+0xd4>)
 8003954:	fa03 f202 	lsl.w	r2, r3, r2
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b08      	cmp	r3, #8
 8003964:	d809      	bhi.n	800397a <DEMO_TimeOnAirLora+0x3e>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800396e:	b2db      	uxtb	r3, r3
 8003970:	4619      	mov	r1, r3
 8003972:	4b28      	ldr	r3, [pc, #160]	; (8003a14 <DEMO_TimeOnAirLora+0xd8>)
 8003974:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003978:	e000      	b.n	800397c <DEMO_TimeOnAirLora+0x40>
 800397a:	4b27      	ldr	r3, [pc, #156]	; (8003a18 <DEMO_TimeOnAirLora+0xdc>)
 800397c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003980:	60fb      	str	r3, [r7, #12]

  n_payload = 8 + DEMO_MAX(
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	7852      	ldrb	r2, [r2, #1]
 800398a:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	f103 020b 	add.w	r2, r3, #11
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	785b      	ldrb	r3, [r3, #1]
 800399a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	4619      	mov	r1, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	1acb      	subs	r3, r1, r3
 80039b0:	4413      	add	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	1e5a      	subs	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	785b      	ldrb	r3, [r3, #1]
 80039ba:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	4619      	mov	r1, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	1acb      	subs	r3, r1, r3
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	7812      	ldrb	r2, [r2, #0]
 80039da:	f3c2 0242 	ubfx	r2, r2, #1, #3
 80039de:	b2d2      	uxtb	r2, r2
 80039e0:	3204      	adds	r2, #4
 80039e2:	fb02 f303 	mul.w	r3, r2, r3
 80039e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80039ea:	3308      	adds	r3, #8
 80039ec:	60bb      	str	r3, [r7, #8]
      DEMO_CEIL_DIV(((8 * (int32_t)Payload) - (4 * (int32_t)Coding->sf) + 28 + 16),
                    (4 * ((int32_t)Coding->sf - (2 * (int32_t)Coding->de))))
                * ((int32_t)Coding->cr + 4), 0);   /*Number of symbols of payload*/

  /*Return packet length [ms]*/
  return ((32 + 17 + (4 * n_payload)) * t_s / 4000); /* ((8 + 4.25 + n_payload) * t_s / 1000) */
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	3331      	adds	r3, #49	; 0x31
 80039f4:	461a      	mov	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	fb02 f303 	mul.w	r3, r2, r3
 80039fc:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <DEMO_TimeOnAirLora+0xe0>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	0a1b      	lsrs	r3, r3, #8
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bc80      	pop	{r7}
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	000f4240 	.word	0x000f4240
 8003a14:	08010aa8 	.word	0x08010aa8
 8003a18:	0007a120 	.word	0x0007a120
 8003a1c:	10624dd3 	.word	0x10624dd3

08003a20 <DEMO_TimeOnAirFsk>:
 * @param Coding packet coding
 * @param Payload number of bytes in payload
 * @return packet length [ms]
 */
uint32_t DEMO_TimeOnAirFsk (const DEMO_coding_fsk_t* Coding, uint32_t Payload)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  return (1000 * (4 + 4 + Payload + 1 + 2) * 8) / Coding->br; /*Return packet length [ms]*/
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003a30:	fb02 f303 	mul.w	r3, r2, r3
 8003a34:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a38:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	7811      	ldrb	r1, [r2, #0]
 8003a40:	7850      	ldrb	r0, [r2, #1]
 8003a42:	0200      	lsls	r0, r0, #8
 8003a44:	4301      	orrs	r1, r0
 8003a46:	7892      	ldrb	r2, [r2, #2]
 8003a48:	0412      	lsls	r2, r2, #16
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bc80      	pop	{r7}
 8003a58:	4770      	bx	lr

08003a5a <DEMO_MaxPayloadLora>:
 * @param packet_time if not NULL, length of the packet will be written there [ms]
 * @return number of bytes which can be sent
 */
uint32_t DEMO_MaxPayloadLora (const DEMO_coding_lora_t* Coding,
                              const DEMO_Subregion_t* Subregion, uint32_t* packet_time)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b086      	sub	sp, #24
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
  uint32_t payload;
  uint32_t temp_time;

  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 8003a66:	231a      	movs	r3, #26
 8003a68:	617b      	str	r3, [r7, #20]
 8003a6a:	e00d      	b.n	8003a88 <DEMO_MaxPayloadLora+0x2e>
  {
    temp_time = DEMO_TimeOnAirLora(Coding, payload);
 8003a6c:	6979      	ldr	r1, [r7, #20]
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f7ff ff64 	bl	800393c <DEMO_TimeOnAirLora>
 8003a74:	6138      	str	r0, [r7, #16]
    if (temp_time < Subregion->max_t)
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	891b      	ldrh	r3, [r3, #8]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d306      	bcc.n	8003a90 <DEMO_MaxPayloadLora+0x36>
  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	3b01      	subs	r3, #1
 8003a86:	617b      	str	r3, [r7, #20]
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1ee      	bne.n	8003a6c <DEMO_MaxPayloadLora+0x12>
 8003a8e:	e000      	b.n	8003a92 <DEMO_MaxPayloadLora+0x38>
    {
      break;
 8003a90:	bf00      	nop
    }
  }

  if(packet_time != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <DEMO_MaxPayloadLora+0x44>
  {
    *packet_time = temp_time;   /*Store TimeOnAir of the packet*/
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	601a      	str	r2, [r3, #0]
  }
  return payload; /*First value which makes packet shorter than limit*/
 8003a9e:	697b      	ldr	r3, [r7, #20]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3718      	adds	r7, #24
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <DEMO_MaxPayloadFsk>:
 * @param packet_time if not NULL, length of the packet will be written there [ms]
 * @return number of bytes which can be sent
 */
uint32_t DEMO_MaxPayloadFsk (const DEMO_coding_fsk_t* Coding,
                             const DEMO_Subregion_t* Subregion, uint32_t* packet_time)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  uint32_t payload;
  uint32_t temp_time;

  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 8003ab4:	231a      	movs	r3, #26
 8003ab6:	617b      	str	r3, [r7, #20]
 8003ab8:	e00d      	b.n	8003ad6 <DEMO_MaxPayloadFsk+0x2e>
  {
    temp_time = DEMO_TimeOnAirFsk(Coding, payload);
 8003aba:	6979      	ldr	r1, [r7, #20]
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f7ff ffaf 	bl	8003a20 <DEMO_TimeOnAirFsk>
 8003ac2:	6138      	str	r0, [r7, #16]
    if (temp_time < Subregion->max_t)
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	891b      	ldrh	r3, [r3, #8]
 8003ac8:	461a      	mov	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d306      	bcc.n	8003ade <DEMO_MaxPayloadFsk+0x36>
  for (payload = DEMO_SENSOR_MAX_PAYLOAD; payload > 0; payload--)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1ee      	bne.n	8003aba <DEMO_MaxPayloadFsk+0x12>
 8003adc:	e000      	b.n	8003ae0 <DEMO_MaxPayloadFsk+0x38>
    {
      break;
 8003ade:	bf00      	nop
    }
  }

  if(packet_time != NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <DEMO_MaxPayloadFsk+0x44>
  {
    *packet_time = temp_time;   /*Store TimeOnAir of the packet*/
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	601a      	str	r2, [r3, #0]
  }
  return payload; /*First value which makes packet shorter than limit*/
 8003aec:	697b      	ldr	r3, [r7, #20]
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3718      	adds	r7, #24
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <DEMO_DefaultCoding>:
 * @param Codings structure to clear
 * @param SlotNr clear structure for this slot
 * @param Region default coding is the same as beacon
 */
void DEMO_DefaultCoding (DEMO_codings_t* Codings, uint32_t SlotNr, const DEMO_Region_t* Region)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b085      	sub	sp, #20
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	60f8      	str	r0, [r7, #12]
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	607a      	str	r2, [r7, #4]
  if((SlotNr < 2) || (SlotNr >= DEMO_SLOT_NUMBER))
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d902      	bls.n	8003b0e <DEMO_DefaultCoding+0x18>
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b0f      	cmp	r3, #15
 8003b0c:	d901      	bls.n	8003b12 <DEMO_DefaultCoding+0x1c>
  {
    SlotNr = 0;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60bb      	str	r3, [r7, #8]
  }

  Codings->hdr.data_lim = DEMO_SENSOR_MAX_PAYLOAD;
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	7853      	ldrb	r3, [r2, #1]
 8003b16:	211a      	movs	r1, #26
 8003b18:	f361 0304 	bfi	r3, r1, #0, #5
 8003b1c:	7053      	strb	r3, [r2, #1]
  Codings->hdr.mode = DEMO_DEFAULT_LORA;
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	7813      	ldrb	r3, [r2, #0]
 8003b22:	f043 0310 	orr.w	r3, r3, #16
 8003b26:	7013      	strb	r3, [r2, #0]
  Codings->hdr.period = 0;
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	7813      	ldrb	r3, [r2, #0]
 8003b2c:	f36f 1347 	bfc	r3, #5, #3
 8003b30:	7013      	strb	r3, [r2, #0]
  Codings->hdr.slot = SlotNr;
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	f003 030f 	and.w	r3, r3, #15
 8003b38:	b2d9      	uxtb	r1, r3
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	7813      	ldrb	r3, [r2, #0]
 8003b3e:	f361 0303 	bfi	r3, r1, #0, #4
 8003b42:	7013      	strb	r3, [r2, #0]
  Codings->hdr.chan_nr = 0;
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	7853      	ldrb	r3, [r2, #1]
 8003b48:	f36f 1347 	bfc	r3, #5, #3
 8003b4c:	7053      	strb	r3, [r2, #1]

  Codings->lora.bw = Region->beacon_bw;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	7a1b      	ldrb	r3, [r3, #8]
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	b2d9      	uxtb	r1, r3
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	7893      	ldrb	r3, [r2, #2]
 8003b5c:	f361 1307 	bfi	r3, r1, #4, #4
 8003b60:	7093      	strb	r3, [r2, #2]
  Codings->lora.cr = DEMO_DEFAULT_CR;
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	7893      	ldrb	r3, [r2, #2]
 8003b66:	2101      	movs	r1, #1
 8003b68:	f361 0343 	bfi	r3, r1, #1, #3
 8003b6c:	7093      	strb	r3, [r2, #2]
  Codings->lora.de = DEMO_DEFAULT_DE;
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	7893      	ldrb	r3, [r2, #2]
 8003b72:	f36f 0300 	bfc	r3, #0, #1
 8003b76:	7093      	strb	r3, [r2, #2]
  Codings->lora.sf = Region->beacon_sf;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	7a5b      	ldrb	r3, [r3, #9]
 8003b7c:	f003 030f 	and.w	r3, r3, #15
 8003b80:	b2d9      	uxtb	r1, r3
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	78d3      	ldrb	r3, [r2, #3]
 8003b86:	f361 0303 	bfi	r3, r1, #0, #4
 8003b8a:	70d3      	strb	r3, [r2, #3]

  Codings->fsk.br = DEMO_DEFAULT_BR;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8003b94:	711a      	strb	r2, [r3, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f062 023c 	orn	r2, r2, #60	; 0x3c
 8003b9c:	715a      	strb	r2, [r3, #5]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	719a      	strb	r2, [r3, #6]
  Codings->fsk.bt = DEMO_DEFAULT_BT;
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	7ad3      	ldrb	r3, [r2, #11]
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	f361 0302 	bfi	r3, r1, #0, #3
 8003bac:	72d3      	strb	r3, [r2, #11]
  Codings->fsk.fdev = DEMO_DEFAULT_FDEV;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8003bb6:	721a      	strb	r2, [r3, #8]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f062 023c 	orn	r2, r2, #60	; 0x3c
 8003bbe:	725a      	strb	r2, [r3, #9]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	729a      	strb	r2, [r3, #10]
  Codings->fsk.rise = DEMO_DEFAULT_RISE;
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	79d3      	ldrb	r3, [r2, #7]
 8003bc8:	2102      	movs	r1, #2
 8003bca:	f361 0302 	bfi	r3, r1, #0, #3
 8003bce:	71d3      	strb	r3, [r2, #7]
}
 8003bd0:	bf00      	nop
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bc80      	pop	{r7}
 8003bd8:	4770      	bx	lr

08003bda <DEMO_IsCodingDefault>:
 * @brief Check if the sensor coding is the default coding.
 * @param Sensor structure for Sensor
 * @return true if the coding is default
 */
bool DEMO_IsCodingDefault (const DEMO_codings_t* Codings, const DEMO_Region_t* Region)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b083      	sub	sp, #12
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
 8003be2:	6039      	str	r1, [r7, #0]
  if ((Codings->hdr.data_lim != DEMO_SENSOR_MAX_PAYLOAD)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	785b      	ldrb	r3, [r3, #1]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b1a      	cmp	r3, #26
 8003bf0:	d15e      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->hdr.mode != DEMO_DEFAULT_LORA)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	f003 0310 	and.w	r3, r3, #16
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d057      	beq.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->hdr.period != 0)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	f023 031f 	bic.w	r3, r3, #31
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d150      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->hdr.chan_nr != 0)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	785b      	ldrb	r3, [r3, #1]
 8003c12:	f023 031f 	bic.w	r3, r3, #31
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d149      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.bw != Region->beacon_bw)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	789b      	ldrb	r3, [r3, #2]
 8003c20:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	461a      	mov	r2, r3
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	7a1b      	ldrb	r3, [r3, #8]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d13f      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.cr != DEMO_DEFAULT_CR)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	789b      	ldrb	r3, [r3, #2]
 8003c34:	f003 030e 	and.w	r3, r3, #14
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d138      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.de != DEMO_DEFAULT_DE)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	789b      	ldrb	r3, [r3, #2]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d131      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->lora.sf != Region->beacon_sf)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	78db      	ldrb	r3, [r3, #3]
 8003c50:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	461a      	mov	r2, r3
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	7a5b      	ldrb	r3, [r3, #9]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d127      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.br != DEMO_DEFAULT_BR)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	791a      	ldrb	r2, [r3, #4]
 8003c64:	7959      	ldrb	r1, [r3, #5]
 8003c66:	0209      	lsls	r1, r1, #8
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	799b      	ldrb	r3, [r3, #6]
 8003c6c:	041b      	lsls	r3, r3, #16
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	461a      	mov	r2, r3
 8003c72:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d11a      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.bt != DEMO_DEFAULT_BT)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	7adb      	ldrb	r3, [r3, #11]
 8003c7e:	f003 0307 	and.w	r3, r3, #7
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d113      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.fdev != DEMO_DEFAULT_FDEV)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	7a1a      	ldrb	r2, [r3, #8]
 8003c8c:	7a59      	ldrb	r1, [r3, #9]
 8003c8e:	0209      	lsls	r1, r1, #8
 8003c90:	430a      	orrs	r2, r1
 8003c92:	7a9b      	ldrb	r3, [r3, #10]
 8003c94:	041b      	lsls	r3, r3, #16
 8003c96:	4313      	orrs	r3, r2
 8003c98:	461a      	mov	r2, r3
 8003c9a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d106      	bne.n	8003cb0 <DEMO_IsCodingDefault+0xd6>
      || (Codings->fsk.rise != DEMO_DEFAULT_RISE))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	79db      	ldrb	r3, [r3, #7]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d001      	beq.n	8003cb4 <DEMO_IsCodingDefault+0xda>
  {
    return false;       /*There is at least one difference*/
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <DEMO_IsCodingDefault+0xdc>
  }

  return true;  /*Equal*/
 8003cb4:	2301      	movs	r3, #1
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bc80      	pop	{r7}
 8003cbe:	4770      	bx	lr

08003cc0 <DEMO_BandwidthLora>:
 * @brief Get modulation bandwidth.
 * @param Coding modulation
 * @return bandwidth [Hz]
 */
uint32_t DEMO_BandwidthLora (const DEMO_coding_lora_t* Coding)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  return ((16 * DEMO_BW_TO_HZ(Coding->bw)) / 10); /*Bandwidth = bw * 1.6, (guessed from LoRaWAN documentation)*/
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d810      	bhi.n	8003cf8 <DEMO_BandwidthLora+0x38>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4b08      	ldr	r3, [pc, #32]	; (8003d04 <DEMO_BandwidthLora+0x44>)
 8003ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	4a07      	ldr	r2, [pc, #28]	; (8003d08 <DEMO_BandwidthLora+0x48>)
 8003cec:	fb82 1203 	smull	r1, r2, r2, r3
 8003cf0:	1092      	asrs	r2, r2, #2
 8003cf2:	17db      	asrs	r3, r3, #31
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	e000      	b.n	8003cfa <DEMO_BandwidthLora+0x3a>
 8003cf8:	4b04      	ldr	r3, [pc, #16]	; (8003d0c <DEMO_BandwidthLora+0x4c>)
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bc80      	pop	{r7}
 8003d02:	4770      	bx	lr
 8003d04:	08010aa8 	.word	0x08010aa8
 8003d08:	66666667 	.word	0x66666667
 8003d0c:	000c3500 	.word	0x000c3500

08003d10 <DEMO_BandwidthFsk>:
 * @brief Get modulation bandwidth.
 * @param Coding modulation
 * @return bandwidth [Hz]
 */
uint32_t DEMO_BandwidthFsk (const DEMO_coding_fsk_t* Coding)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t bt10;        /*10*BT factor*/
  switch(Coding->bt)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	79db      	ldrb	r3, [r3, #7]
 8003d1c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b03      	cmp	r3, #3
 8003d24:	d00e      	beq.n	8003d44 <DEMO_BandwidthFsk+0x34>
 8003d26:	2b03      	cmp	r3, #3
 8003d28:	dc03      	bgt.n	8003d32 <DEMO_BandwidthFsk+0x22>
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d004      	beq.n	8003d38 <DEMO_BandwidthFsk+0x28>
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d005      	beq.n	8003d3e <DEMO_BandwidthFsk+0x2e>
  {
    default: bt10 = 10; break;
 8003d32:	230a      	movs	r3, #10
 8003d34:	60fb      	str	r3, [r7, #12]
 8003d36:	e008      	b.n	8003d4a <DEMO_BandwidthFsk+0x3a>
    case 1: bt10 = 3; break;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	e005      	b.n	8003d4a <DEMO_BandwidthFsk+0x3a>
    case 2: bt10 = 5; break;
 8003d3e:	2305      	movs	r3, #5
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	e002      	b.n	8003d4a <DEMO_BandwidthFsk+0x3a>
    case 3: bt10 = 7; break;
 8003d44:	2307      	movs	r3, #7
 8003d46:	60fb      	str	r3, [r7, #12]
 8003d48:	bf00      	nop
  }

  return (2 * (((bt10 * Coding->br) / 10) + Coding->fdev)); /*Carson's rule to guess bandwidth*/
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	781a      	ldrb	r2, [r3, #0]
 8003d4e:	7859      	ldrb	r1, [r3, #1]
 8003d50:	0209      	lsls	r1, r1, #8
 8003d52:	430a      	orrs	r2, r1
 8003d54:	789b      	ldrb	r3, [r3, #2]
 8003d56:	041b      	lsls	r3, r3, #16
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	fb02 f303 	mul.w	r3, r2, r3
 8003d62:	4a09      	ldr	r2, [pc, #36]	; (8003d88 <DEMO_BandwidthFsk+0x78>)
 8003d64:	fba2 2303 	umull	r2, r3, r2, r3
 8003d68:	08da      	lsrs	r2, r3, #3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	7919      	ldrb	r1, [r3, #4]
 8003d6e:	7958      	ldrb	r0, [r3, #5]
 8003d70:	0200      	lsls	r0, r0, #8
 8003d72:	4301      	orrs	r1, r0
 8003d74:	799b      	ldrb	r3, [r3, #6]
 8003d76:	041b      	lsls	r3, r3, #16
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	4413      	add	r3, r2
 8003d7c:	005b      	lsls	r3, r3, #1
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr
 8003d88:	cccccccd 	.word	0xcccccccd

08003d8c <CheckLimits>:
 * @param min lower limit
 * @param max upper limit
 * @return output limited variable
 */
static int CheckLimits(int input, int min, int max)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  if(input < min)
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	da01      	bge.n	8003da4 <CheckLimits+0x18>
  {
    return min;
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	e006      	b.n	8003db2 <CheckLimits+0x26>
  }
  else if(input > max)
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	dd01      	ble.n	8003db0 <CheckLimits+0x24>
  {
    return max;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	e000      	b.n	8003db2 <CheckLimits+0x26>
  }

  return input;
 8003db0:	68fb      	ldr	r3, [r7, #12]
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <DEMO_ValidateCodingHdr>:
 * @brief Validate and copy coding header.
 * @param Hdr structure to validate
 * @param Subregion pointer to subregion used to validate
 */
void DEMO_ValidateCodingHdr(DEMO_coding_hdr_t* Hdr, const DEMO_Subregion_t* Subregion)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  Hdr->data_lim = CheckLimits(Hdr->data_lim, 5, DEMO_SENSOR_MAX_PAYLOAD);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	785b      	ldrb	r3, [r3, #1]
 8003dca:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	221a      	movs	r2, #26
 8003dd2:	2105      	movs	r1, #5
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff ffd9 	bl	8003d8c <CheckLimits>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	f003 031f 	and.w	r3, r3, #31
 8003de0:	b2d9      	uxtb	r1, r3
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	7853      	ldrb	r3, [r2, #1]
 8003de6:	f361 0304 	bfi	r3, r1, #0, #5
 8003dea:	7053      	strb	r3, [r2, #1]

  if(Hdr->chan_nr >= Subregion->channels_n)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	785b      	ldrb	r3, [r3, #1]
 8003df0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	461a      	mov	r2, r3
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	db04      	blt.n	8003e0a <DEMO_ValidateCodingHdr+0x4e>
  {
    Hdr->chan_nr = 0;
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	7853      	ldrb	r3, [r2, #1]
 8003e04:	f36f 1347 	bfc	r3, #5, #3
 8003e08:	7053      	strb	r3, [r2, #1]
  }
}
 8003e0a:	bf00      	nop
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <DEMO_ValidateCodingLora>:
/**
 * @brief Validate and copy coding parameters.
 * @param Coding structure to validate
 */
void DEMO_ValidateCodingLora(DEMO_coding_lora_t* Coding)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b082      	sub	sp, #8
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  Coding->bw = CheckLimits(Coding->bw, DEMO_LORA_PARAM_BW_MIN, DEMO_LORA_PARAM_BW_MAX);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2209      	movs	r2, #9
 8003e26:	2100      	movs	r1, #0
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7ff ffaf 	bl	8003d8c <CheckLimits>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f003 030f 	and.w	r3, r3, #15
 8003e34:	b2d9      	uxtb	r1, r3
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	7813      	ldrb	r3, [r2, #0]
 8003e3a:	f361 1307 	bfi	r3, r1, #4, #4
 8003e3e:	7013      	strb	r3, [r2, #0]
  Coding->cr = CheckLimits(Coding->cr, DEMO_LORA_PARAM_CR_MIN, DEMO_LORA_PARAM_CR_MAX);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7ff ff9c 	bl	8003d8c <CheckLimits>
 8003e54:	4603      	mov	r3, r0
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	b2d9      	uxtb	r1, r3
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	7813      	ldrb	r3, [r2, #0]
 8003e60:	f361 0343 	bfi	r3, r1, #1, #3
 8003e64:	7013      	strb	r3, [r2, #0]
  Coding->sf = CheckLimits(Coding->sf, DEMO_LORA_PARAM_SF_MIN, DEMO_LORA_PARAM_SF_MAX);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	785b      	ldrb	r3, [r3, #1]
 8003e6a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	220c      	movs	r2, #12
 8003e72:	2106      	movs	r1, #6
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff ff89 	bl	8003d8c <CheckLimits>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	f003 030f 	and.w	r3, r3, #15
 8003e80:	b2d9      	uxtb	r1, r3
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	7853      	ldrb	r3, [r2, #1]
 8003e86:	f361 0303 	bfi	r3, r1, #0, #4
 8003e8a:	7053      	strb	r3, [r2, #1]
}
 8003e8c:	bf00      	nop
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <DEMO_ValidateCodingFsk>:
/**
 * @brief Validate and copy coding parameters.
 * @param Coding structure to validate
 */
void DEMO_ValidateCodingFsk(DEMO_coding_fsk_t* Coding)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  Coding->br = CheckLimits(Coding->br, DEMO_FSK_PARAM_BR_MIN, DEMO_FSK_PARAM_BR_MAX);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	781a      	ldrb	r2, [r3, #0]
 8003ea0:	7859      	ldrb	r1, [r3, #1]
 8003ea2:	0209      	lsls	r1, r1, #8
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	789b      	ldrb	r3, [r3, #2]
 8003ea8:	041b      	lsls	r3, r3, #16
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	4a30      	ldr	r2, [pc, #192]	; (8003f70 <DEMO_ValidateCodingFsk+0xdc>)
 8003eae:	f44f 7116 	mov.w	r1, #600	; 0x258
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff ff6a 	bl	8003d8c <CheckLimits>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	b2d1      	uxtb	r1, r2
 8003ec2:	2000      	movs	r0, #0
 8003ec4:	4301      	orrs	r1, r0
 8003ec6:	7019      	strb	r1, [r3, #0]
 8003ec8:	0a11      	lsrs	r1, r2, #8
 8003eca:	b2c9      	uxtb	r1, r1
 8003ecc:	2000      	movs	r0, #0
 8003ece:	4301      	orrs	r1, r0
 8003ed0:	7059      	strb	r1, [r3, #1]
 8003ed2:	0c12      	lsrs	r2, r2, #16
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	709a      	strb	r2, [r3, #2]
  Coding->bt = CheckLimits(Coding->bt, DEMO_FSK_PARAM_BT_MIN, DEMO_FSK_PARAM_BT_MAX);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	79db      	ldrb	r3, [r3, #7]
 8003ee0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2204      	movs	r2, #4
 8003ee8:	2100      	movs	r1, #0
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff ff4e 	bl	8003d8c <CheckLimits>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	b2d9      	uxtb	r1, r3
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	79d3      	ldrb	r3, [r2, #7]
 8003efc:	f361 0302 	bfi	r3, r1, #0, #3
 8003f00:	71d3      	strb	r3, [r2, #7]
  Coding->fdev = CheckLimits(Coding->fdev, DEMO_FSK_PARAM_FDEV_MIN, DEMO_FSK_PARAM_FDEV_MAX);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	791a      	ldrb	r2, [r3, #4]
 8003f06:	7959      	ldrb	r1, [r3, #5]
 8003f08:	0209      	lsls	r1, r1, #8
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	799b      	ldrb	r3, [r3, #6]
 8003f0e:	041b      	lsls	r3, r3, #16
 8003f10:	4313      	orrs	r3, r2
 8003f12:	4a17      	ldr	r2, [pc, #92]	; (8003f70 <DEMO_ValidateCodingFsk+0xdc>)
 8003f14:	2100      	movs	r1, #0
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff ff38 	bl	8003d8c <CheckLimits>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	b2d1      	uxtb	r1, r2
 8003f26:	2000      	movs	r0, #0
 8003f28:	4301      	orrs	r1, r0
 8003f2a:	7119      	strb	r1, [r3, #4]
 8003f2c:	0a11      	lsrs	r1, r2, #8
 8003f2e:	b2c9      	uxtb	r1, r1
 8003f30:	2000      	movs	r0, #0
 8003f32:	4301      	orrs	r1, r0
 8003f34:	7159      	strb	r1, [r3, #5]
 8003f36:	0c12      	lsrs	r2, r2, #16
 8003f38:	b2d2      	uxtb	r2, r2
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	719a      	strb	r2, [r3, #6]
  Coding->rise = CheckLimits(Coding->rise, DEMO_FSK_PARAM_RISE_MIN, DEMO_FSK_PARAM_RISE_MAX);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	78db      	ldrb	r3, [r3, #3]
 8003f44:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2207      	movs	r2, #7
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff ff1c 	bl	8003d8c <CheckLimits>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	b2d9      	uxtb	r1, r3
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	78d3      	ldrb	r3, [r2, #3]
 8003f60:	f361 0302 	bfi	r3, r1, #0, #3
 8003f64:	70d3      	strb	r3, [r2, #3]
}
 8003f66:	bf00      	nop
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	000493e0 	.word	0x000493e0

08003f74 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8003f78:	4b03      	ldr	r3, [pc, #12]	; (8003f88 <SYS_InitMeasurement+0x14>)
 8003f7a:	4a04      	ldr	r2, [pc, #16]	; (8003f8c <SYS_InitMeasurement+0x18>)
 8003f7c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8003f7e:	bf00      	nop
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	2000063c 	.word	0x2000063c
 8003f8c:	40012400 	.word	0x40012400

08003f90 <LL_AHB1_GRP1_EnableClock>:
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003f98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
}
 8003fb6:	bf00      	nop
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003fc4:	2004      	movs	r0, #4
 8003fc6:	f7ff ffe3 	bl	8003f90 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003fca:	2001      	movs	r0, #1
 8003fcc:	f7ff ffe0 	bl	8003f90 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	2102      	movs	r1, #2
 8003fd4:	200f      	movs	r0, #15
 8003fd6:	f001 f9dc 	bl	8005392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003fda:	200f      	movs	r0, #15
 8003fdc:	f001 f9f3 	bl	80053c6 <HAL_NVIC_EnableIRQ>

}
 8003fe0:	bf00      	nop
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fea:	f001 f8ab 	bl	8005144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fee:	f000 f841 	bl	8004074 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  SystemApp_Init();
 8003ff2:	f000 fa5d 	bl	80044b0 <SystemApp_Init>

  /*Init LEDs*/
  BSP_LED_Init(LED_RED);
 8003ff6:	2002      	movs	r0, #2
 8003ff8:	f006 fa42 	bl	800a480 <BSP_LED_Init>
  BSP_LED_Off(LED_RED);
 8003ffc:	2002      	movs	r0, #2
 8003ffe:	f006 fa93 	bl	800a528 <BSP_LED_Off>
  BSP_LED_Init(LED_GREEN);
 8004002:	2001      	movs	r0, #1
 8004004:	f006 fa3c 	bl	800a480 <BSP_LED_Init>
  BSP_LED_Off(LED_GREEN);
 8004008:	2001      	movs	r0, #1
 800400a:	f006 fa8d 	bl	800a528 <BSP_LED_Off>
  BSP_LED_Init(LED_BLUE);
 800400e:	2000      	movs	r0, #0
 8004010:	f006 fa36 	bl	800a480 <BSP_LED_Init>
  BSP_LED_Off(LED_BLUE);
 8004014:	2000      	movs	r0, #0
 8004016:	f006 fa87 	bl	800a528 <BSP_LED_Off>
   *             Concentrator
   *
   ************************************************/

  /*Init CMD module to process AT commands*/
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Vcom), UTIL_SEQ_RFU, CMD_Process);
 800401a:	4a10      	ldr	r2, [pc, #64]	; (800405c <main+0x78>)
 800401c:	2100      	movs	r1, #0
 800401e:	2001      	movs	r0, #1
 8004020:	f009 fe2e 	bl	800dc80 <UTIL_SEQ_RegTask>
  CMD_Init(launch_CMD_task);
 8004024:	480e      	ldr	r0, [pc, #56]	; (8004060 <main+0x7c>)
 8004026:	f7fd f865 	bl	80010f4 <CMD_Init>
  APP_LOG(TS_OFF, VLEVEL_L,
 800402a:	4b0e      	ldr	r3, [pc, #56]	; (8004064 <main+0x80>)
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	4b0e      	ldr	r3, [pc, #56]	; (8004068 <main+0x84>)
 8004030:	2200      	movs	r2, #0
 8004032:	2100      	movs	r1, #0
 8004034:	2001      	movs	r0, #1
 8004036:	f009 f9ff 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
          "     %s\r\n"
          "--------------------------\r\n",
          VERSION_STR);

  /*Init concentrator stuff (beacons are not sent yet)*/
  CONC_Init();
 800403a:	f7fd fcaf 	bl	800199c <CONC_Init>


  /*Init beacon */
  APP_LOG(TS_OFF, VLEVEL_L,
 800403e:	4b0b      	ldr	r3, [pc, #44]	; (800406c <main+0x88>)
 8004040:	2200      	movs	r2, #0
 8004042:	2100      	movs	r1, #0
 8004044:	2001      	movs	r0, #1
 8004046:	f009 f9f7 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
            "------------------------------------------\r\n"
            "  Initiating Beacon with default setting  \r\n"
            "------------------------------------------\r\n");
  at_beacon_run("");
 800404a:	4809      	ldr	r0, [pc, #36]	; (8004070 <main+0x8c>)
 800404c:	f7fc ff84 	bl	8000f58 <at_beacon_run>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 8004050:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004054:	f009 fd30 	bl	800dab8 <UTIL_SEQ_Run>
 8004058:	e7fa      	b.n	8004050 <main+0x6c>
 800405a:	bf00      	nop
 800405c:	08001155 	.word	0x08001155
 8004060:	08004105 	.word	0x08004105
 8004064:	080102bc 	.word	0x080102bc
 8004068:	08010260 	.word	0x08010260
 800406c:	080102c4 	.word	0x080102c4
 8004070:	0801034c 	.word	0x0801034c

08004074 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b09a      	sub	sp, #104	; 0x68
 8004078:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800407a:	f107 0320 	add.w	r3, r7, #32
 800407e:	2248      	movs	r2, #72	; 0x48
 8004080:	2100      	movs	r1, #0
 8004082:	4618      	mov	r0, r3
 8004084:	f00a fdb0 	bl	800ebe8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004088:	1d3b      	adds	r3, r7, #4
 800408a:	2200      	movs	r2, #0
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	605a      	str	r2, [r3, #4]
 8004090:	609a      	str	r2, [r3, #8]
 8004092:	60da      	str	r2, [r3, #12]
 8004094:	611a      	str	r2, [r3, #16]
 8004096:	615a      	str	r2, [r3, #20]
 8004098:	619a      	str	r2, [r3, #24]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800409a:	2324      	movs	r3, #36	; 0x24
 800409c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800409e:	2381      	movs	r3, #129	; 0x81
 80040a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80040a2:	2301      	movs	r3, #1
 80040a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80040a6:	2300      	movs	r3, #0
 80040a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80040aa:	23b0      	movs	r3, #176	; 0xb0
 80040ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80040ae:	2300      	movs	r3, #0
 80040b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040b2:	f107 0320 	add.w	r3, r7, #32
 80040b6:	4618      	mov	r0, r3
 80040b8:	f002 fb8a 	bl	80067d0 <HAL_RCC_OscConfig>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <SystemClock_Config+0x52>
  {
    Error_Handler();
 80040c2:	f000 f81c 	bl	80040fe <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80040c6:	234f      	movs	r3, #79	; 0x4f
 80040c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80040ca:	2300      	movs	r3, #0
 80040cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80040d2:	2300      	movs	r3, #0
 80040d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80040da:	2300      	movs	r3, #0
 80040dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80040de:	1d3b      	adds	r3, r7, #4
 80040e0:	2102      	movs	r1, #2
 80040e2:	4618      	mov	r0, r3
 80040e4:	f002 ff10 	bl	8006f08 <HAL_RCC_ClockConfig>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80040ee:	f000 f806 	bl	80040fe <Error_Handler>
  }


  /*Update new clock value*/
  SystemCoreClockUpdate();
 80040f2:	f000 ff73 	bl	8004fdc <SystemCoreClockUpdate>
}
 80040f6:	bf00      	nop
 80040f8:	3768      	adds	r7, #104	; 0x68
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040fe:	b480      	push	{r7}
 8004100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8004102:	e7fe      	b.n	8004102 <Error_Handler+0x4>

08004104 <launch_CMD_task>:
/* USER CODE BEGIN 4 */
/**
 * @brief Wrapper to start CMD task.
 */
static void launch_CMD_task(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Vcom), CFG_SEQ_Prio_0);
 8004108:	2100      	movs	r1, #0
 800410a:	2001      	movs	r0, #1
 800410c:	f009 fdda 	bl	800dcc4 <UTIL_SEQ_SetTask>
}
 8004110:	bf00      	nop
 8004112:	bd80      	pop	{r7, pc}

08004114 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8004118:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800411c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004120:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004124:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800412c:	bf00      	nop
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr

08004134 <LL_APB1_GRP1_EnableClock>:
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800413c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004140:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004142:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4313      	orrs	r3, r2
 800414a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800414c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004150:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4013      	ands	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004158:	68fb      	ldr	r3, [r7, #12]
}
 800415a:	bf00      	nop
 800415c:	3714      	adds	r7, #20
 800415e:	46bd      	mov	sp, r7
 8004160:	bc80      	pop	{r7}
 8004162:	4770      	bx	lr

08004164 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b08c      	sub	sp, #48	; 0x30
 8004168:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 800416a:	1d3b      	adds	r3, r7, #4
 800416c:	222c      	movs	r2, #44	; 0x2c
 800416e:	2100      	movs	r1, #0
 8004170:	4618      	mov	r0, r3
 8004172:	f00a fd39 	bl	800ebe8 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004176:	4b22      	ldr	r3, [pc, #136]	; (8004200 <MX_RTC_Init+0x9c>)
 8004178:	4a22      	ldr	r2, [pc, #136]	; (8004204 <MX_RTC_Init+0xa0>)
 800417a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 800417c:	4b20      	ldr	r3, [pc, #128]	; (8004200 <MX_RTC_Init+0x9c>)
 800417e:	221f      	movs	r2, #31
 8004180:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004182:	4b1f      	ldr	r3, [pc, #124]	; (8004200 <MX_RTC_Init+0x9c>)
 8004184:	2200      	movs	r2, #0
 8004186:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004188:	4b1d      	ldr	r3, [pc, #116]	; (8004200 <MX_RTC_Init+0x9c>)
 800418a:	2200      	movs	r2, #0
 800418c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800418e:	4b1c      	ldr	r3, [pc, #112]	; (8004200 <MX_RTC_Init+0x9c>)
 8004190:	2200      	movs	r2, #0
 8004192:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004194:	4b1a      	ldr	r3, [pc, #104]	; (8004200 <MX_RTC_Init+0x9c>)
 8004196:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800419a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800419c:	4b18      	ldr	r3, [pc, #96]	; (8004200 <MX_RTC_Init+0x9c>)
 800419e:	2200      	movs	r2, #0
 80041a0:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 80041a2:	4b17      	ldr	r3, [pc, #92]	; (8004200 <MX_RTC_Init+0x9c>)
 80041a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80041aa:	4815      	ldr	r0, [pc, #84]	; (8004200 <MX_RTC_Init+0x9c>)
 80041ac:	f003 fb86 	bl	80078bc <HAL_RTC_Init>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80041b6:	f7ff ffa2 	bl	80040fe <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 80041ba:	4811      	ldr	r0, [pc, #68]	; (8004200 <MX_RTC_Init+0x9c>)
 80041bc:	f003 fe60 	bl	8007e80 <HAL_RTCEx_SetSSRU_IT>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80041c6:	f7ff ff9a 	bl	80040fe <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80041ca:	2300      	movs	r3, #0
 80041cc:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80041d2:	2300      	movs	r3, #0
 80041d4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80041d6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80041da:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80041dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80041e2:	1d3b      	adds	r3, r7, #4
 80041e4:	2201      	movs	r2, #1
 80041e6:	4619      	mov	r1, r3
 80041e8:	4805      	ldr	r0, [pc, #20]	; (8004200 <MX_RTC_Init+0x9c>)
 80041ea:	f003 fbe1 	bl	80079b0 <HAL_RTC_SetAlarm_IT>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80041f4:	f7ff ff83 	bl	80040fe <Error_Handler>
  }

}
 80041f8:	bf00      	nop
 80041fa:	3730      	adds	r7, #48	; 0x30
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	200006a0 	.word	0x200006a0
 8004204:	40002800 	.word	0x40002800

08004208 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b090      	sub	sp, #64	; 0x40
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004210:	f107 0308 	add.w	r3, r7, #8
 8004214:	2238      	movs	r2, #56	; 0x38
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f00a fce5 	bl	800ebe8 <memset>
  if(rtcHandle->Instance==RTC)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a16      	ldr	r2, [pc, #88]	; (800427c <HAL_RTC_MspInit+0x74>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d125      	bne.n	8004274 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800422c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800422e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004232:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004234:	f107 0308 	add.w	r3, r7, #8
 8004238:	4618      	mov	r0, r3
 800423a:	f003 fa25 	bl	8007688 <HAL_RCCEx_PeriphCLKConfig>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8004244:	f7ff ff5b 	bl	80040fe <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004248:	f7ff ff64 	bl	8004114 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800424c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004250:	f7ff ff70 	bl	8004134 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8004254:	2200      	movs	r2, #0
 8004256:	2100      	movs	r1, #0
 8004258:	2002      	movs	r0, #2
 800425a:	f001 f89a 	bl	8005392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 800425e:	2002      	movs	r0, #2
 8004260:	f001 f8b1 	bl	80053c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004264:	2200      	movs	r2, #0
 8004266:	2100      	movs	r1, #0
 8004268:	202a      	movs	r0, #42	; 0x2a
 800426a:	f001 f892 	bl	8005392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800426e:	202a      	movs	r0, #42	; 0x2a
 8004270:	f001 f8a9 	bl	80053c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004274:	bf00      	nop
 8004276:	3740      	adds	r7, #64	; 0x40
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40002800 	.word	0x40002800

08004280 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8004284:	4b03      	ldr	r3, [pc, #12]	; (8004294 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8004286:	2201      	movs	r2, #1
 8004288:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800428c:	bf00      	nop
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr
 8004294:	58000400 	.word	0x58000400

08004298 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 800429c:	bf00      	nop
 800429e:	46bd      	mov	sp, r7
 80042a0:	bc80      	pop	{r7}
 80042a2:	4770      	bx	lr

080042a4 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 80042a8:	bf00      	nop
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr

080042b0 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 80042b4:	f000 ff78 	bl	80051a8 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 80042b8:	f7ff ffe2 	bl	8004280 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80042bc:	2001      	movs	r0, #1
 80042be:	f001 ffa5 	bl	800620c <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 80042c2:	bf00      	nop
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 80042ca:	f000 ff7b 	bl	80051c4 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80042ce:	f000 fde9 	bl	8004ea4 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80042da:	f000 ff65 	bl	80051a8 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80042de:	2101      	movs	r1, #1
 80042e0:	2000      	movs	r0, #0
 80042e2:	f001 ff0f 	bl	8006104 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80042e6:	bf00      	nop
 80042e8:	bd80      	pop	{r7, pc}

080042ea <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 80042ee:	f000 ff69 	bl	80051c4 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 80042f2:	bf00      	nop
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042f6:	b480      	push	{r7}
 80042f8:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042fa:	bf00      	nop
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr

08004302 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004302:	b480      	push	{r7}
 8004304:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004306:	bf00      	nop
 8004308:	46bd      	mov	sp, r7
 800430a:	bc80      	pop	{r7}
 800430c:	4770      	bx	lr

0800430e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800430e:	b480      	push	{r7}
 8004310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004312:	e7fe      	b.n	8004312 <HardFault_Handler+0x4>

08004314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004318:	e7fe      	b.n	8004318 <MemManage_Handler+0x4>

0800431a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800431a:	b480      	push	{r7}
 800431c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800431e:	e7fe      	b.n	800431e <BusFault_Handler+0x4>

08004320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004324:	e7fe      	b.n	8004324 <UsageFault_Handler+0x4>

08004326 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004326:	b480      	push	{r7}
 8004328:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800432a:	bf00      	nop
 800432c:	46bd      	mov	sp, r7
 800432e:	bc80      	pop	{r7}
 8004330:	4770      	bx	lr

08004332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004332:	b480      	push	{r7}
 8004334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004336:	bf00      	nop
 8004338:	46bd      	mov	sp, r7
 800433a:	bc80      	pop	{r7}
 800433c:	4770      	bx	lr

0800433e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800433e:	b480      	push	{r7}
 8004340:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004342:	bf00      	nop
 8004344:	46bd      	mov	sp, r7
 8004346:	bc80      	pop	{r7}
 8004348:	4770      	bx	lr

0800434a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800434e:	f000 ff19 	bl	8005184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004352:	bf00      	nop
 8004354:	bd80      	pop	{r7, pc}
	...

08004358 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800435c:	4802      	ldr	r0, [pc, #8]	; (8004368 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800435e:	f003 fdcb 	bl	8007ef8 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8004362:	bf00      	nop
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	200006a0 	.word	0x200006a0

0800436c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8004370:	4802      	ldr	r0, [pc, #8]	; (800437c <DMA1_Channel5_IRQHandler+0x10>)
 8004372:	f001 fabf 	bl	80058f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004376:	bf00      	nop
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20000780 	.word	0x20000780

08004380 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8004384:	4802      	ldr	r0, [pc, #8]	; (8004390 <LPUART1_IRQHandler+0x10>)
 8004386:	f004 fbd1 	bl	8008b2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800438a:	bf00      	nop
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	200006f0 	.word	0x200006f0

08004394 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004398:	4802      	ldr	r0, [pc, #8]	; (80043a4 <RTC_Alarm_IRQHandler+0x10>)
 800439a:	f003 fc5d 	bl	8007c58 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800439e:	bf00      	nop
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	200006a0 	.word	0x200006a0

080043a8 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80043ac:	4802      	ldr	r0, [pc, #8]	; (80043b8 <SUBGHZ_Radio_IRQHandler+0x10>)
 80043ae:	f004 f90b 	bl	80085c8 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	200006d8 	.word	0x200006d8

080043bc <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80043c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043c8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80043ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80043d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043d8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4013      	ands	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80043e0:	68fb      	ldr	r3, [r7, #12]
}
 80043e2:	bf00      	nop
 80043e4:	3714      	adds	r7, #20
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bc80      	pop	{r7}
 80043ea:	4770      	bx	lr

080043ec <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80043f0:	4b06      	ldr	r3, [pc, #24]	; (800440c <MX_SUBGHZ_Init+0x20>)
 80043f2:	2208      	movs	r2, #8
 80043f4:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80043f6:	4805      	ldr	r0, [pc, #20]	; (800440c <MX_SUBGHZ_Init+0x20>)
 80043f8:	f003 fe6a 	bl	80080d0 <HAL_SUBGHZ_Init>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8004402:	f7ff fe7c 	bl	80040fe <Error_Handler>
  }

}
 8004406:	bf00      	nop
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	200006d8 	.word	0x200006d8

08004410 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8004418:	2001      	movs	r0, #1
 800441a:	f7ff ffcf 	bl	80043bc <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800441e:	2200      	movs	r2, #0
 8004420:	2100      	movs	r1, #0
 8004422:	2032      	movs	r0, #50	; 0x32
 8004424:	f000 ffb5 	bl	8005392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8004428:	2032      	movs	r0, #50	; 0x32
 800442a:	f000 ffcc 	bl	80053c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800442e:	bf00      	nop
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800443e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004448:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4313      	orrs	r3, r2
 8004450:	608b      	str	r3, [r1, #8]
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr

0800445c <LL_AHB2_GRP1_EnableClock>:
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004464:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004468:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800446a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4313      	orrs	r3, r2
 8004472:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004478:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4013      	ands	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004480:	68fb      	ldr	r3, [r7, #12]
}
 8004482:	bf00      	nop
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr

0800448c <LL_AHB2_GRP1_DisableClock>:
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8004494:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004498:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	43db      	mvns	r3, r3
 800449e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044a2:	4013      	ands	r3, r2
 80044a4:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bc80      	pop	{r7}
 80044ae:	4770      	bx	lr

080044b0 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80044b4:	2000      	movs	r0, #0
 80044b6:	f7ff ffbe 	bl	8004436 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 80044ba:	f009 fce5 	bl	800de88 <UTIL_TIMER_Init>

  Gpio_PreInit();
 80044be:	f000 f83f 	bl	8004540 <Gpio_PreInit>

  /* Configure the debug mode*/
//  DBG_Init();

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80044c2:	f008 ff8d 	bl	800d3e0 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80044c6:	480a      	ldr	r0, [pc, #40]	; (80044f0 <SystemApp_Init+0x40>)
 80044c8:	f009 f836 	bl	800d538 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80044cc:	2001      	movs	r0, #1
 80044ce:	f009 f841 	bl	800d554 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80044d2:	f7ff fd4f 	bl	8003f74 <SYS_InitMeasurement>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80044d6:	f009 fa2d 	bl	800d934 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80044da:	2101      	movs	r1, #1
 80044dc:	2001      	movs	r0, #1
 80044de:	f009 fa69 	bl	800d9b4 <UTIL_LPM_SetOffMode>

  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80044e2:	2101      	movs	r1, #1
 80044e4:	2001      	movs	r0, #1
 80044e6:	f009 fa35 	bl	800d954 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80044ea:	bf00      	nop
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	08004501 	.word	0x08004501

080044f4 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80044f8:	f009 fa8c 	bl	800da14 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 80044fc:	bf00      	nop
 80044fe:	bd80      	pop	{r7, pc}

08004500 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af02      	add	r7, sp, #8
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800450a:	f107 0308 	add.w	r3, r7, #8
 800450e:	4618      	mov	r0, r3
 8004510:	f009 fc82 	bl	800de18 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800451a:	9200      	str	r2, [sp, #0]
 800451c:	4a07      	ldr	r2, [pc, #28]	; (800453c <TimestampNow+0x3c>)
 800451e:	2110      	movs	r1, #16
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f869 	bl	80045f8 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fb fe2a 	bl	8000180 <strlen>
 800452c:	4603      	mov	r3, r0
 800452e:	b29a      	uxth	r2, r3
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8004534:	bf00      	nop
 8004536:	3710      	adds	r7, #16
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	08010350 	.word	0x08010350

08004540 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004546:	1d3b      	adds	r3, r7, #4
 8004548:	2200      	movs	r2, #0
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	605a      	str	r2, [r3, #4]
 800454e:	609a      	str	r2, [r3, #8]
 8004550:	60da      	str	r2, [r3, #12]
 8004552:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004554:	2001      	movs	r0, #1
 8004556:	f7ff ff81 	bl	800445c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800455a:	2002      	movs	r0, #2
 800455c:	f7ff ff7e 	bl	800445c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004560:	2004      	movs	r0, #4
 8004562:	f7ff ff7b 	bl	800445c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004566:	2080      	movs	r0, #128	; 0x80
 8004568:	f7ff ff78 	bl	800445c <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800456c:	2303      	movs	r3, #3
 800456e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8004574:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8004578:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800457a:	1d3b      	adds	r3, r7, #4
 800457c:	4619      	mov	r1, r3
 800457e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004582:	f001 fb55 	bl	8005c30 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8004586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800458a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800458c:	1d3b      	adds	r3, r7, #4
 800458e:	4619      	mov	r1, r3
 8004590:	480e      	ldr	r0, [pc, #56]	; (80045cc <Gpio_PreInit+0x8c>)
 8004592:	f001 fb4d 	bl	8005c30 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004596:	1d3b      	adds	r3, r7, #4
 8004598:	4619      	mov	r1, r3
 800459a:	480d      	ldr	r0, [pc, #52]	; (80045d0 <Gpio_PreInit+0x90>)
 800459c:	f001 fb48 	bl	8005c30 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80045a0:	1d3b      	adds	r3, r7, #4
 80045a2:	4619      	mov	r1, r3
 80045a4:	480b      	ldr	r0, [pc, #44]	; (80045d4 <Gpio_PreInit+0x94>)
 80045a6:	f001 fb43 	bl	8005c30 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 80045aa:	2001      	movs	r0, #1
 80045ac:	f7ff ff6e 	bl	800448c <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80045b0:	2002      	movs	r0, #2
 80045b2:	f7ff ff6b 	bl	800448c <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 80045b6:	2004      	movs	r0, #4
 80045b8:	f7ff ff68 	bl	800448c <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 80045bc:	2080      	movs	r0, #128	; 0x80
 80045be:	f7ff ff65 	bl	800448c <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 80045c2:	bf00      	nop
 80045c4:	3718      	adds	r7, #24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	48000400 	.word	0x48000400
 80045d0:	48000800 	.word	0x48000800
 80045d4:	48001c00 	.word	0x48001c00

080045d8 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80045dc:	2101      	movs	r1, #1
 80045de:	2002      	movs	r0, #2
 80045e0:	f009 f9b8 	bl	800d954 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80045e4:	bf00      	nop
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80045ec:	2100      	movs	r1, #0
 80045ee:	2002      	movs	r0, #2
 80045f0:	f009 f9b0 	bl	800d954 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80045f4:	bf00      	nop
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80045f8:	b40c      	push	{r2, r3}
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b084      	sub	sp, #16
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
 8004602:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8004604:	f107 031c 	add.w	r3, r7, #28
 8004608:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	6839      	ldr	r1, [r7, #0]
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f00a fb31 	bl	800ec78 <vsniprintf>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8004616:	bf00      	nop
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004620:	b002      	add	sp, #8
 8004622:	4770      	bx	lr

08004624 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800462e:	4618      	mov	r0, r3
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 800463c:	f000 f8fa 	bl	8004834 <TIMER_IF_GetTimerValue>
 8004640:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8004642:	4618      	mov	r0, r3
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4618      	mov	r0, r3
 8004652:	f000 f964 	bl	800491e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8004656:	bf00      	nop
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
	...

08004660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004668:	4a14      	ldr	r2, [pc, #80]	; (80046bc <_sbrk+0x5c>)
 800466a:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <_sbrk+0x60>)
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize  heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004674:	4b13      	ldr	r3, [pc, #76]	; (80046c4 <_sbrk+0x64>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d102      	bne.n	8004682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800467c:	4b11      	ldr	r3, [pc, #68]	; (80046c4 <_sbrk+0x64>)
 800467e:	4a12      	ldr	r2, [pc, #72]	; (80046c8 <_sbrk+0x68>)
 8004680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004682:	4b10      	ldr	r3, [pc, #64]	; (80046c4 <_sbrk+0x64>)
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4413      	add	r3, r2
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	429a      	cmp	r2, r3
 800468e:	d207      	bcs.n	80046a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004690:	f00a fa72 	bl	800eb78 <__errno>
 8004694:	4603      	mov	r3, r0
 8004696:	220c      	movs	r2, #12
 8004698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800469a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800469e:	e009      	b.n	80046b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80046a0:	4b08      	ldr	r3, [pc, #32]	; (80046c4 <_sbrk+0x64>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80046a6:	4b07      	ldr	r3, [pc, #28]	; (80046c4 <_sbrk+0x64>)
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4413      	add	r3, r2
 80046ae:	4a05      	ldr	r2, [pc, #20]	; (80046c4 <_sbrk+0x64>)
 80046b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80046b2:	68fb      	ldr	r3, [r7, #12]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	20008000 	.word	0x20008000
 80046c0:	00000800 	.word	0x00000800
 80046c4:	200006e4 	.word	0x200006e4
 80046c8:	20000d60 	.word	0x20000d60

080046cc <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr
	...

080046e4 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80046ea:	2300      	movs	r3, #0
 80046ec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 80046ee:	4b14      	ldr	r3, [pc, #80]	; (8004740 <TIMER_IF_Init+0x5c>)
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	f083 0301 	eor.w	r3, r3, #1
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d01b      	beq.n	8004734 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80046fc:	4b11      	ldr	r3, [pc, #68]	; (8004744 <TIMER_IF_Init+0x60>)
 80046fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004702:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8004704:	f7ff fd2e 	bl	8004164 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8004708:	f000 f856 	bl	80047b8 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800470c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004710:	480c      	ldr	r0, [pc, #48]	; (8004744 <TIMER_IF_Init+0x60>)
 8004712:	f003 fa4b 	bl	8007bac <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8004716:	4b0b      	ldr	r3, [pc, #44]	; (8004744 <TIMER_IF_Init+0x60>)
 8004718:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800471c:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800471e:	4809      	ldr	r0, [pc, #36]	; (8004744 <TIMER_IF_Init+0x60>)
 8004720:	f003 fb7c 	bl	8007e1c <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8004724:	2000      	movs	r0, #0
 8004726:	f000 f9ab 	bl	8004a80 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800472a:	f000 f85f 	bl	80047ec <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 800472e:	4b04      	ldr	r3, [pc, #16]	; (8004740 <TIMER_IF_Init+0x5c>)
 8004730:	2201      	movs	r2, #1
 8004732:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8004734:	79fb      	ldrb	r3, [r7, #7]
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	200006e8 	.word	0x200006e8
 8004744:	200006a0 	.word	0x200006a0

08004748 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08e      	sub	sp, #56	; 0x38
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8004756:	f107 0308 	add.w	r3, r7, #8
 800475a:	222c      	movs	r2, #44	; 0x2c
 800475c:	2100      	movs	r1, #0
 800475e:	4618      	mov	r0, r3
 8004760:	f00a fa42 	bl	800ebe8 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8004764:	f000 f828 	bl	80047b8 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8004768:	4b11      	ldr	r3, [pc, #68]	; (80047b0 <TIMER_IF_StartTimer+0x68>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	4413      	add	r3, r2
 8004770:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8004772:	2300      	movs	r3, #0
 8004774:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	43db      	mvns	r3, r3
 800477a:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800477c:	2300      	movs	r3, #0
 800477e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8004780:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004784:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8004786:	f44f 7380 	mov.w	r3, #256	; 0x100
 800478a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800478c:	f107 0308 	add.w	r3, r7, #8
 8004790:	2201      	movs	r2, #1
 8004792:	4619      	mov	r1, r3
 8004794:	4807      	ldr	r0, [pc, #28]	; (80047b4 <TIMER_IF_StartTimer+0x6c>)
 8004796:	f003 f90b 	bl	80079b0 <HAL_RTC_SetAlarm_IT>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80047a0:	f7ff fcad 	bl	80040fe <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80047a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3738      	adds	r7, #56	; 0x38
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	200006ec 	.word	0x200006ec
 80047b4:	200006a0 	.word	0x200006a0

080047b8 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80047c2:	4b08      	ldr	r3, [pc, #32]	; (80047e4 <TIMER_IF_StopTimer+0x2c>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80047c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047cc:	4806      	ldr	r0, [pc, #24]	; (80047e8 <TIMER_IF_StopTimer+0x30>)
 80047ce:	f003 f9ed 	bl	8007bac <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80047d2:	4b05      	ldr	r3, [pc, #20]	; (80047e8 <TIMER_IF_StopTimer+0x30>)
 80047d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047d8:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80047da:	79fb      	ldrb	r3, [r7, #7]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	40002800 	.word	0x40002800
 80047e8:	200006a0 	.word	0x200006a0

080047ec <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80047f0:	f000 f966 	bl	8004ac0 <GetTimerTicks>
 80047f4:	4603      	mov	r3, r0
 80047f6:	4a03      	ldr	r2, [pc, #12]	; (8004804 <TIMER_IF_SetTimerContext+0x18>)
 80047f8:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80047fa:	4b02      	ldr	r3, [pc, #8]	; (8004804 <TIMER_IF_SetTimerContext+0x18>)
 80047fc:	681b      	ldr	r3, [r3, #0]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	200006ec 	.word	0x200006ec

08004808 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800480c:	4b02      	ldr	r3, [pc, #8]	; (8004818 <TIMER_IF_GetTimerContext+0x10>)
 800480e:	681b      	ldr	r3, [r3, #0]
}
 8004810:	4618      	mov	r0, r3
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	200006ec 	.word	0x200006ec

0800481c <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8004820:	f000 f94e 	bl	8004ac0 <GetTimerTicks>
 8004824:	4602      	mov	r2, r0
 8004826:	4b02      	ldr	r3, [pc, #8]	; (8004830 <TIMER_IF_GetTimerElapsedTime+0x14>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 800482c:	4618      	mov	r0, r3
 800482e:	bd80      	pop	{r7, pc}
 8004830:	200006ec 	.word	0x200006ec

08004834 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8004838:	4b05      	ldr	r3, [pc, #20]	; (8004850 <TIMER_IF_GetTimerValue+0x1c>)
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8004840:	f000 f93e 	bl	8004ac0 <GetTimerTicks>
 8004844:	4603      	mov	r3, r0
 8004846:	e000      	b.n	800484a <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8004848:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 800484a:	4618      	mov	r0, r3
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	200006e8 	.word	0x200006e8

08004854 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8004858:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 800485a:	4618      	mov	r0, r3
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	4770      	bx	lr

08004862 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8004862:	b5b0      	push	{r4, r5, r7, lr}
 8004864:	b082      	sub	sp, #8
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800486a:	6879      	ldr	r1, [r7, #4]
 800486c:	2000      	movs	r0, #0
 800486e:	460a      	mov	r2, r1
 8004870:	4603      	mov	r3, r0
 8004872:	0d95      	lsrs	r5, r2, #22
 8004874:	0294      	lsls	r4, r2, #10
 8004876:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800487a:	f04f 0300 	mov.w	r3, #0
 800487e:	4620      	mov	r0, r4
 8004880:	4629      	mov	r1, r5
 8004882:	f7fb fcd5 	bl	8000230 <__aeabi_uldivmod>
 8004886:	4602      	mov	r2, r0
 8004888:	460b      	mov	r3, r1
 800488a:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 800488c:	4618      	mov	r0, r3
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bdb0      	pop	{r4, r5, r7, pc}

08004894 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8004894:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004898:	b083      	sub	sp, #12
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 800489e:	6879      	ldr	r1, [r7, #4]
 80048a0:	2000      	movs	r0, #0
 80048a2:	460c      	mov	r4, r1
 80048a4:	4605      	mov	r5, r0
 80048a6:	4620      	mov	r0, r4
 80048a8:	4629      	mov	r1, r5
 80048aa:	f04f 0a00 	mov.w	sl, #0
 80048ae:	f04f 0b00 	mov.w	fp, #0
 80048b2:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80048b6:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80048ba:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80048be:	4650      	mov	r0, sl
 80048c0:	4659      	mov	r1, fp
 80048c2:	1b02      	subs	r2, r0, r4
 80048c4:	eb61 0305 	sbc.w	r3, r1, r5
 80048c8:	f04f 0000 	mov.w	r0, #0
 80048cc:	f04f 0100 	mov.w	r1, #0
 80048d0:	0099      	lsls	r1, r3, #2
 80048d2:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80048d6:	0090      	lsls	r0, r2, #2
 80048d8:	4602      	mov	r2, r0
 80048da:	460b      	mov	r3, r1
 80048dc:	eb12 0804 	adds.w	r8, r2, r4
 80048e0:	eb43 0905 	adc.w	r9, r3, r5
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048f8:	4690      	mov	r8, r2
 80048fa:	4699      	mov	r9, r3
 80048fc:	4640      	mov	r0, r8
 80048fe:	4649      	mov	r1, r9
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	f04f 0300 	mov.w	r3, #0
 8004908:	0a82      	lsrs	r2, r0, #10
 800490a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800490e:	0a8b      	lsrs	r3, r1, #10
 8004910:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8004912:	4618      	mov	r0, r3
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800491c:	4770      	bx	lr

0800491e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b084      	sub	sp, #16
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7ff ff9b 	bl	8004862 <TIMER_IF_Convert_ms2Tick>
 800492c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800492e:	f000 f8c7 	bl	8004ac0 <GetTimerTicks>
 8004932:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8004934:	e000      	b.n	8004938 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8004936:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8004938:	f000 f8c2 	bl	8004ac0 <GetTimerTicks>
 800493c:	4602      	mov	r2, r0
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	429a      	cmp	r2, r3
 8004946:	d8f6      	bhi.n	8004936 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8004948:	bf00      	nop
 800494a:	bf00      	nop
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 800495a:	f009 fbe3 	bl	800e124 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800496e:	f000 f897 	bl	8004aa0 <TIMER_IF_BkUp_Read_MSBticks>
 8004972:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	3301      	adds	r3, #1
 8004978:	4618      	mov	r0, r3
 800497a:	f000 f881 	bl	8004a80 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800497e:	bf00      	nop
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8004986:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800498a:	b08c      	sub	sp, #48	; 0x30
 800498c:	af00      	add	r7, sp, #0
 800498e:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8004990:	f000 f896 	bl	8004ac0 <GetTimerTicks>
 8004994:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8004996:	f000 f883 	bl	8004aa0 <TIMER_IF_BkUp_Read_MSBticks>
 800499a:	62b8      	str	r0, [r7, #40]	; 0x28

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 800499c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499e:	2200      	movs	r2, #0
 80049a0:	60bb      	str	r3, [r7, #8]
 80049a2:	60fa      	str	r2, [r7, #12]
 80049a4:	f04f 0200 	mov.w	r2, #0
 80049a8:	f04f 0300 	mov.w	r3, #0
 80049ac:	68b9      	ldr	r1, [r7, #8]
 80049ae:	000b      	movs	r3, r1
 80049b0:	2200      	movs	r2, #0
 80049b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049b4:	2000      	movs	r0, #0
 80049b6:	460c      	mov	r4, r1
 80049b8:	4605      	mov	r5, r0
 80049ba:	eb12 0804 	adds.w	r8, r2, r4
 80049be:	eb43 0905 	adc.w	r9, r3, r5
 80049c2:	e9c7 8908 	strd	r8, r9, [r7, #32]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80049c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	0a82      	lsrs	r2, r0, #10
 80049d4:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80049d8:	0a8b      	lsrs	r3, r1, #10
 80049da:	4613      	mov	r3, r2
 80049dc:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80049de:	6a3b      	ldr	r3, [r7, #32]
 80049e0:	2200      	movs	r2, #0
 80049e2:	603b      	str	r3, [r7, #0]
 80049e4:	607a      	str	r2, [r7, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80049ec:	f04f 0b00 	mov.w	fp, #0
 80049f0:	e9c7 ab08 	strd	sl, fp, [r7, #32]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff ff4c 	bl	8004894 <TIMER_IF_Convert_Tick2ms>
 80049fc:	4603      	mov	r3, r0
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	801a      	strh	r2, [r3, #0]

  return seconds;
 8004a04:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3730      	adds	r7, #48	; 0x30
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004a10 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	4803      	ldr	r0, [pc, #12]	; (8004a2c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8004a1e:	f003 fa8f 	bl	8007f40 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8004a22:	bf00      	nop
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	200006a0 	.word	0x200006a0

08004a30 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	4803      	ldr	r0, [pc, #12]	; (8004a4c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8004a3e:	f003 fa7f 	bl	8007f40 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8004a42:	bf00      	nop
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	200006a0 	.word	0x200006a0

08004a50 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8004a54:	2100      	movs	r1, #0
 8004a56:	4803      	ldr	r0, [pc, #12]	; (8004a64 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8004a58:	f003 fa8a 	bl	8007f70 <HAL_RTCEx_BKUPRead>
 8004a5c:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	200006a0 	.word	0x200006a0

08004a68 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	4803      	ldr	r0, [pc, #12]	; (8004a7c <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8004a70:	f003 fa7e 	bl	8007f70 <HAL_RTCEx_BKUPRead>
 8004a74:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	200006a0 	.word	0x200006a0

08004a80 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	2102      	movs	r1, #2
 8004a8c:	4803      	ldr	r0, [pc, #12]	; (8004a9c <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8004a8e:	f003 fa57 	bl	8007f40 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8004a92:	bf00      	nop
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	200006a0 	.word	0x200006a0

08004aa0 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8004aa6:	2102      	movs	r1, #2
 8004aa8:	4804      	ldr	r0, [pc, #16]	; (8004abc <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8004aaa:	f003 fa61 	bl	8007f70 <HAL_RTCEx_BKUPRead>
 8004aae:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8004ab0:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	200006a0 	.word	0x200006a0

08004ac0 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8004ac4:	4803      	ldr	r0, [pc, #12]	; (8004ad4 <GetTimerTicks+0x14>)
 8004ac6:	f7ff fe01 	bl	80046cc <LL_RTC_TIME_GetSubSecond>
 8004aca:	4603      	mov	r3, r0
 8004acc:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	40002800 	.word	0x40002800

08004ad8 <LL_AHB2_GRP1_EnableClock>:
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ae0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ae4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ae6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004af0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004af4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4013      	ands	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004afc:	68fb      	ldr	r3, [r7, #12]
}
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bc80      	pop	{r7}
 8004b06:	4770      	bx	lr

08004b08 <LL_APB1_GRP2_EnableClock>:
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8004b10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004b20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
}
 8004b2e:	bf00      	nop
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <LL_APB1_GRP2_DisableClock>:
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8004b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	43db      	mvns	r3, r3
 8004b4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b4e:	4013      	ands	r3, r2
 8004b50:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 8004b52:	bf00      	nop
 8004b54:	370c      	adds	r7, #12
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bc80      	pop	{r7}
 8004b5a:	4770      	bx	lr

08004b5c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8004b60:	4b23      	ldr	r3, [pc, #140]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b62:	4a24      	ldr	r2, [pc, #144]	; (8004bf4 <MX_LPUART1_UART_Init+0x98>)
 8004b64:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = LPUART_BAUDRATE;
 8004b66:	4b22      	ldr	r3, [pc, #136]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004b6c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b6e:	4b20      	ldr	r3, [pc, #128]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004b74:	4b1e      	ldr	r3, [pc, #120]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8004b7a:	4b1d      	ldr	r3, [pc, #116]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004b80:	4b1b      	ldr	r3, [pc, #108]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b82:	220c      	movs	r2, #12
 8004b84:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b86:	4b1a      	ldr	r3, [pc, #104]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b8c:	4b18      	ldr	r3, [pc, #96]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b92:	4b17      	ldr	r3, [pc, #92]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b98:	4b15      	ldr	r3, [pc, #84]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_ENABLE;
 8004b9e:	4b14      	ldr	r3, [pc, #80]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004ba0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004ba4:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004ba6:	4812      	ldr	r0, [pc, #72]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004ba8:	f003 fec1 	bl	800892e <HAL_UART_Init>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <MX_LPUART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004bb2:	f7ff faa4 	bl	80040fe <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	480d      	ldr	r0, [pc, #52]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004bba:	f005 fb49 	bl	800a250 <HAL_UARTEx_SetTxFifoThreshold>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <MX_LPUART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004bc4:	f7ff fa9b 	bl	80040fe <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004bc8:	2100      	movs	r1, #0
 8004bca:	4809      	ldr	r0, [pc, #36]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004bcc:	f005 fb7e 	bl	800a2cc <HAL_UARTEx_SetRxFifoThreshold>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <MX_LPUART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004bd6:	f7ff fa92 	bl	80040fe <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&hlpuart1) != HAL_OK)
 8004bda:	4805      	ldr	r0, [pc, #20]	; (8004bf0 <MX_LPUART1_UART_Init+0x94>)
 8004bdc:	f005 fafd 	bl	800a1da <HAL_UARTEx_EnableFifoMode>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <MX_LPUART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004be6:	f7ff fa8a 	bl	80040fe <Error_Handler>
  }

}
 8004bea:	bf00      	nop
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	200006f0 	.word	0x200006f0
 8004bf4:	40008000 	.word	0x40008000

08004bf8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b096      	sub	sp, #88	; 0x58
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c00:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	605a      	str	r2, [r3, #4]
 8004c0a:	609a      	str	r2, [r3, #8]
 8004c0c:	60da      	str	r2, [r3, #12]
 8004c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c10:	f107 030c 	add.w	r3, r7, #12
 8004c14:	2238      	movs	r2, #56	; 0x38
 8004c16:	2100      	movs	r1, #0
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f009 ffe5 	bl	800ebe8 <memset>
  if(uartHandle->Instance==LPUART1)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a33      	ldr	r2, [pc, #204]	; (8004cf0 <HAL_UART_MspInit+0xf8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d15f      	bne.n	8004ce8 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004c28:	2320      	movs	r3, #32
 8004c2a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 8004c2c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c30:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c32:	f107 030c 	add.w	r3, r7, #12
 8004c36:	4618      	mov	r0, r3
 8004c38:	f002 fd26 	bl	8007688 <HAL_RCCEx_PeriphCLKConfig>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004c42:	f7ff fa5c 	bl	80040fe <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004c46:	2001      	movs	r0, #1
 8004c48:	f7ff ff5e 	bl	8004b08 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c4c:	2001      	movs	r0, #1
 8004c4e:	f7ff ff43 	bl	8004ad8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8004c52:	230c      	movs	r3, #12
 8004c54:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c56:	2302      	movs	r3, #2
 8004c58:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004c62:	2308      	movs	r3, #8
 8004c64:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c66:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c70:	f000 ffde 	bl	8005c30 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8004c74:	4b1f      	ldr	r3, [pc, #124]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c76:	4a20      	ldr	r2, [pc, #128]	; (8004cf8 <HAL_UART_MspInit+0x100>)
 8004c78:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8004c7a:	4b1e      	ldr	r3, [pc, #120]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c7c:	2216      	movs	r2, #22
 8004c7e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c80:	4b1c      	ldr	r3, [pc, #112]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c82:	2210      	movs	r2, #16
 8004c84:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c86:	4b1b      	ldr	r3, [pc, #108]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c8c:	4b19      	ldr	r3, [pc, #100]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c8e:	2280      	movs	r2, #128	; 0x80
 8004c90:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c92:	4b18      	ldr	r3, [pc, #96]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c98:	4b16      	ldr	r3, [pc, #88]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8004c9e:	4b15      	ldr	r3, [pc, #84]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ca4:	4b13      	ldr	r3, [pc, #76]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004caa:	4812      	ldr	r0, [pc, #72]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004cac:	f000 fba8 	bl	8005400 <HAL_DMA_Init>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8004cb6:	f7ff fa22 	bl	80040fe <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_lpuart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8004cba:	2110      	movs	r1, #16
 8004cbc:	480d      	ldr	r0, [pc, #52]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004cbe:	f000 fedf 	bl	8005a80 <HAL_DMA_ConfigChannelAttributes>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8004cc8:	f7ff fa19 	bl	80040fe <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a09      	ldr	r2, [pc, #36]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004cd0:	679a      	str	r2, [r3, #120]	; 0x78
 8004cd2:	4a08      	ldr	r2, [pc, #32]	; (8004cf4 <HAL_UART_MspInit+0xfc>)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 2, 0);
 8004cd8:	2200      	movs	r2, #0
 8004cda:	2102      	movs	r1, #2
 8004cdc:	2026      	movs	r0, #38	; 0x26
 8004cde:	f000 fb58 	bl	8005392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004ce2:	2026      	movs	r0, #38	; 0x26
 8004ce4:	f000 fb6f 	bl	80053c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8004ce8:	bf00      	nop
 8004cea:	3758      	adds	r7, #88	; 0x58
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	40008000 	.word	0x40008000
 8004cf4:	20000780 	.word	0x20000780
 8004cf8:	40020058 	.word	0x40020058

08004cfc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a0b      	ldr	r2, [pc, #44]	; (8004d38 <HAL_UART_MspDeInit+0x3c>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d10f      	bne.n	8004d2e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8004d0e:	2001      	movs	r0, #1
 8004d10:	f7ff ff12 	bl	8004b38 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8004d14:	210c      	movs	r1, #12
 8004d16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d1a:	f001 f8e9 	bl	8005ef0 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d22:	4618      	mov	r0, r3
 8004d24:	f000 fc14 	bl	8005550 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8004d28:	2026      	movs	r0, #38	; 0x26
 8004d2a:	f000 fb5a 	bl	80053e2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN LPUART1_MspDeInit 1 */

  /* USER CODE END LPUART1_MspDeInit 1 */
  }
}
 8004d2e:	bf00      	nop
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40008000 	.word	0x40008000

08004d3c <LL_APB1_GRP2_ForceReset>:
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8004d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bc80      	pop	{r7}
 8004d5c:	4770      	bx	lr

08004d5e <LL_APB1_GRP2_ReleaseReset>:
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b083      	sub	sp, #12
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8004d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	43db      	mvns	r3, r3
 8004d70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d74:	4013      	ands	r3, r2
 8004d76:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bc80      	pop	{r7}
 8004d80:	4770      	bx	lr
	...

08004d84 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004d8c:	4b06      	ldr	r3, [pc, #24]	; (8004da8 <LL_EXTI_EnableIT_0_31+0x24>)
 8004d8e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004d92:	4905      	ldr	r1, [pc, #20]	; (8004da8 <LL_EXTI_EnableIT_0_31+0x24>)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bc80      	pop	{r7}
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	58000800 	.word	0x58000800

08004dac <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8004db4:	4a07      	ldr	r2, [pc, #28]	; (8004dd4 <vcom_Init+0x28>)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8004dba:	f7ff f901 	bl	8003fc0 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8004dbe:	f7ff fecd 	bl	8004b5c <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 8004dc2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004dc6:	f7ff ffdd 	bl	8004d84 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8004dca:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3708      	adds	r7, #8
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	200007e4 	.word	0x200007e4

08004dd8 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 8004ddc:	2001      	movs	r0, #1
 8004dde:	f7ff ffad 	bl	8004d3c <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 8004de2:	2001      	movs	r0, #1
 8004de4:	f7ff ffbb 	bl	8004d5e <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8004de8:	4804      	ldr	r0, [pc, #16]	; (8004dfc <vcom_DeInit+0x24>)
 8004dea:	f7ff ff87 	bl	8004cfc <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8004dee:	200f      	movs	r0, #15
 8004df0:	f000 faf7 	bl	80053e2 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8004df4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	200006f0 	.word	0x200006f0

08004e00 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	460b      	mov	r3, r1
 8004e0a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8004e0c:	887b      	ldrh	r3, [r7, #2]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	6879      	ldr	r1, [r7, #4]
 8004e12:	4804      	ldr	r0, [pc, #16]	; (8004e24 <vcom_Trace_DMA+0x24>)
 8004e14:	f003 fe0a 	bl	8008a2c <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8004e18:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	200006f0 	.word	0x200006f0

08004e28 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8004e30:	4a19      	ldr	r2, [pc, #100]	; (8004e98 <vcom_ReceiveInit+0x70>)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8004e36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004e3a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 8004e3c:	f107 0308 	add.w	r3, r7, #8
 8004e40:	e893 0006 	ldmia.w	r3, {r1, r2}
 8004e44:	4815      	ldr	r0, [pc, #84]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e46:	f005 f94c 	bl	800a0e2 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 8004e4a:	bf00      	nop
 8004e4c:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e5a:	d0f7      	beq.n	8004e4c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 8004e5c:	bf00      	nop
 8004e5e:	4b0f      	ldr	r3, [pc, #60]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e6c:	d1f7      	bne.n	8004e5e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 8004e6e:	4b0b      	ldr	r3, [pc, #44]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	4b09      	ldr	r3, [pc, #36]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004e7c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 8004e7e:	4807      	ldr	r0, [pc, #28]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e80:	f005 f98a 	bl	800a198 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 8004e84:	2201      	movs	r2, #1
 8004e86:	4906      	ldr	r1, [pc, #24]	; (8004ea0 <vcom_ReceiveInit+0x78>)
 8004e88:	4804      	ldr	r0, [pc, #16]	; (8004e9c <vcom_ReceiveInit+0x74>)
 8004e8a:	f003 fda0 	bl	80089ce <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8004e8e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	200007e8 	.word	0x200007e8
 8004e9c:	200006f0 	.word	0x200006f0
 8004ea0:	200007e0 	.word	0x200007e0

08004ea4 <vcom_Resume>:

void vcom_Resume(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004ea8:	4804      	ldr	r0, [pc, #16]	; (8004ebc <vcom_Resume+0x18>)
 8004eaa:	f000 faa9 	bl	8005400 <HAL_DMA_Init>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <vcom_Resume+0x14>
  {
    Error_Handler();
 8004eb4:	f7ff f923 	bl	80040fe <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8004eb8:	bf00      	nop
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20000780 	.word	0x20000780

08004ec0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *hlpuart1)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <HAL_UART_TxCpltCallback+0x18>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2000      	movs	r0, #0
 8004ece:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8004ed0:	bf00      	nop
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	200007e4 	.word	0x200007e4

08004edc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *hlpuart1)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == hlpuart1->ErrorCode))
 8004ee4:	4b0b      	ldr	r3, [pc, #44]	; (8004f14 <HAL_UART_RxCpltCallback+0x38>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00a      	beq.n	8004f02 <HAL_UART_RxCpltCallback+0x26>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d105      	bne.n	8004f02 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8004ef6:	4b07      	ldr	r3, [pc, #28]	; (8004f14 <HAL_UART_RxCpltCallback+0x38>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2200      	movs	r2, #0
 8004efc:	2101      	movs	r1, #1
 8004efe:	4806      	ldr	r0, [pc, #24]	; (8004f18 <HAL_UART_RxCpltCallback+0x3c>)
 8004f00:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(hlpuart1, &charRx, 1);
 8004f02:	2201      	movs	r2, #1
 8004f04:	4904      	ldr	r1, [pc, #16]	; (8004f18 <HAL_UART_RxCpltCallback+0x3c>)
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f003 fd61 	bl	80089ce <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8004f0c:	bf00      	nop
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	200007e8 	.word	0x200007e8
 8004f18:	200007e0 	.word	0x200007e0

08004f1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004f1c:	480d      	ldr	r0, [pc, #52]	; (8004f54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004f1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004f20:	f000 f856 	bl	8004fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f24:	480c      	ldr	r0, [pc, #48]	; (8004f58 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f26:	490d      	ldr	r1, [pc, #52]	; (8004f5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f28:	4a0d      	ldr	r2, [pc, #52]	; (8004f60 <LoopForever+0xe>)
  movs r3, #0
 8004f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f2c:	e002      	b.n	8004f34 <LoopCopyDataInit>

08004f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f32:	3304      	adds	r3, #4

08004f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f38:	d3f9      	bcc.n	8004f2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f3a:	4a0a      	ldr	r2, [pc, #40]	; (8004f64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f3c:	4c0a      	ldr	r4, [pc, #40]	; (8004f68 <LoopForever+0x16>)
  movs r3, #0
 8004f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f40:	e001      	b.n	8004f46 <LoopFillZerobss>

08004f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f44:	3204      	adds	r2, #4

08004f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f48:	d3fb      	bcc.n	8004f42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004f4a:	f009 fe1b 	bl	800eb84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004f4e:	f7ff f849 	bl	8003fe4 <main>

08004f52 <LoopForever>:

LoopForever:
    b LoopForever
 8004f52:	e7fe      	b.n	8004f52 <LoopForever>
  ldr   r0, =_estack
 8004f54:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f5c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8004f60:	08010d80 	.word	0x08010d80
  ldr r2, =_sbss
 8004f64:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8004f68:	20000d60 	.word	0x20000d60

08004f6c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004f6c:	e7fe      	b.n	8004f6c <ADC_IRQHandler>

08004f6e <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
 8004f72:	f005 fb25 	bl	800a5c0 <BSP_RADIO_Init>
 8004f76:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_Init 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <RBI_ConfigRFSwitch>:
  /* USER CODE END RBI_DeInit 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4603      	mov	r3, r0
 8004f84:	71fb      	strb	r3, [r7, #7]
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8004f86:	79fb      	ldrb	r3, [r7, #7]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f005 fb57 	bl	800a63c <BSP_RADIO_ConfigRFSwitch>
 8004f8e:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_ConfigRFSwitch 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();
 8004f9c:	f005 fbaa 	bl	800a6f4 <BSP_RADIO_GetTxConfig>
 8004fa0:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_GetTxConfig 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();
 8004faa:	f005 fbaa 	bl	800a702 <BSP_RADIO_GetWakeUpTime>
 8004fae:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_GetWakeUpTime 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetWakeUpTime 0 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();
 8004fb8:	f005 fbaa 	bl	800a710 <BSP_RADIO_IsTCXO>
 8004fbc:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_IsTCXO 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO 0 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	af00      	add	r7, sp, #0
#if defined(USE_BSP_DRIVER)
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();
 8004fc6:	f005 fbaa 	bl	800a71e <BSP_RADIO_IsDCDC>
 8004fca:	4603      	mov	r3, r0
#else
  /* USER CODE BEGIN RBI_IsDCDC 0 */
#error user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC 0 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8004fd4:	bf00      	nop
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bc80      	pop	{r7}
 8004fda:	4770      	bx	lr

08004fdc <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

 /* Get MSI Range frequency--------------------------------------------------*/

   /* Get MSI Range frequency--------------------------------------------------*/
   if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8004fe2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0308 	and.w	r3, r3, #8
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d108      	bne.n	8005002 <SystemCoreClockUpdate+0x26>
   { /* MSISRANGE from RCC_CSR applies */
     msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8004ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ff8:	0a1b      	lsrs	r3, r3, #8
 8004ffa:	f003 030f 	and.w	r3, r3, #15
 8004ffe:	617b      	str	r3, [r7, #20]
 8005000:	e006      	b.n	8005010 <SystemCoreClockUpdate+0x34>
   }
   else
   { /* MSIRANGE from RCC_CR applies */
     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8005002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	091b      	lsrs	r3, r3, #4
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	617b      	str	r3, [r7, #20]
   }
   /*MSI frequency range in HZ*/
   msirange = MSIRangeTable[msirange];
 8005010:	4a47      	ldr	r2, [pc, #284]	; (8005130 <SystemCoreClockUpdate+0x154>)
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005018:	617b      	str	r3, [r7, #20]


  /*SystemCoreClock=HAL_RCC_GetSysClockFreq();*/
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800501a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 030c 	and.w	r3, r3, #12
 8005024:	2b0c      	cmp	r3, #12
 8005026:	d869      	bhi.n	80050fc <SystemCoreClockUpdate+0x120>
 8005028:	a201      	add	r2, pc, #4	; (adr r2, 8005030 <SystemCoreClockUpdate+0x54>)
 800502a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800502e:	bf00      	nop
 8005030:	08005065 	.word	0x08005065
 8005034:	080050fd 	.word	0x080050fd
 8005038:	080050fd 	.word	0x080050fd
 800503c:	080050fd 	.word	0x080050fd
 8005040:	0800506d 	.word	0x0800506d
 8005044:	080050fd 	.word	0x080050fd
 8005048:	080050fd 	.word	0x080050fd
 800504c:	080050fd 	.word	0x080050fd
 8005050:	08005075 	.word	0x08005075
 8005054:	080050fd 	.word	0x080050fd
 8005058:	080050fd 	.word	0x080050fd
 800505c:	080050fd 	.word	0x080050fd
 8005060:	0800507d 	.word	0x0800507d
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8005064:	4a33      	ldr	r2, [pc, #204]	; (8005134 <SystemCoreClockUpdate+0x158>)
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	6013      	str	r3, [r2, #0]
      break;
 800506a:	e04b      	b.n	8005104 <SystemCoreClockUpdate+0x128>

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 800506c:	4b31      	ldr	r3, [pc, #196]	; (8005134 <SystemCoreClockUpdate+0x158>)
 800506e:	4a32      	ldr	r2, [pc, #200]	; (8005138 <SystemCoreClockUpdate+0x15c>)
 8005070:	601a      	str	r2, [r3, #0]
      break;
 8005072:	e047      	b.n	8005104 <SystemCoreClockUpdate+0x128>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005074:	4b2f      	ldr	r3, [pc, #188]	; (8005134 <SystemCoreClockUpdate+0x158>)
 8005076:	4a31      	ldr	r2, [pc, #196]	; (800513c <SystemCoreClockUpdate+0x160>)
 8005078:	601a      	str	r2, [r3, #0]
      break;
 800507a:	e043      	b.n	8005104 <SystemCoreClockUpdate+0x128>

    case 0x0C: /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800507c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f003 0303 	and.w	r3, r3, #3
 8005086:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8005088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	091b      	lsrs	r3, r3, #4
 8005090:	f003 0307 	and.w	r3, r3, #7
 8005094:	3301      	adds	r3, #1
 8005096:	60bb      	str	r3, [r7, #8]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d003      	beq.n	80050a6 <SystemCoreClockUpdate+0xca>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b03      	cmp	r3, #3
 80050a2:	d006      	beq.n	80050b2 <SystemCoreClockUpdate+0xd6>
 80050a4:	e00b      	b.n	80050be <SystemCoreClockUpdate+0xe2>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80050a6:	4a24      	ldr	r2, [pc, #144]	; (8005138 <SystemCoreClockUpdate+0x15c>)
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	613b      	str	r3, [r7, #16]
          break;
 80050b0:	e00b      	b.n	80050ca <SystemCoreClockUpdate+0xee>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80050b2:	4a22      	ldr	r2, [pc, #136]	; (800513c <SystemCoreClockUpdate+0x160>)
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ba:	613b      	str	r3, [r7, #16]
          break;
 80050bc:	e005      	b.n	80050ca <SystemCoreClockUpdate+0xee>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c6:	613b      	str	r3, [r7, #16]
          break;
 80050c8:	bf00      	nop
      }

      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	0a1b      	lsrs	r3, r3, #8
 80050d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	fb02 f303 	mul.w	r3, r2, r3
 80050dc:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80050de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	0f5b      	lsrs	r3, r3, #29
 80050e6:	f003 0307 	and.w	r3, r3, #7
 80050ea:	3301      	adds	r3, #1
 80050ec:	607b      	str	r3, [r7, #4]

      SystemCoreClock = pllvco/pllr;
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f6:	4a0f      	ldr	r2, [pc, #60]	; (8005134 <SystemCoreClockUpdate+0x158>)
 80050f8:	6013      	str	r3, [r2, #0]
      break;
 80050fa:	e003      	b.n	8005104 <SystemCoreClockUpdate+0x128>

    default:
      SystemCoreClock = msirange;
 80050fc:	4a0d      	ldr	r2, [pc, #52]	; (8005134 <SystemCoreClockUpdate+0x158>)
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	6013      	str	r3, [r2, #0]
      break;
 8005102:	bf00      	nop
#if defined(DUAL_CORE) &&  defined(CORE_CM0PLUS)
  /* Get HCLK2 prescaler */
  tmp = AHBPrescTable[((RCC->EXTCFGR & RCC_EXTCFGR_C2HPRE) >> RCC_EXTCFGR_C2HPRE_Pos)];
#else
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	091b      	lsrs	r3, r3, #4
 800510c:	f003 030f 	and.w	r3, r3, #15
 8005110:	4a0b      	ldr	r2, [pc, #44]	; (8005140 <SystemCoreClockUpdate+0x164>)
 8005112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005116:	603b      	str	r3, [r7, #0]
#endif

  /* Core clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8005118:	4b06      	ldr	r3, [pc, #24]	; (8005134 <SystemCoreClockUpdate+0x158>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005122:	4a04      	ldr	r2, [pc, #16]	; (8005134 <SystemCoreClockUpdate+0x158>)
 8005124:	6013      	str	r3, [r2, #0]
}
 8005126:	bf00      	nop
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr
 8005130:	08010b94 	.word	0x08010b94
 8005134:	20000000 	.word	0x20000000
 8005138:	00f42400 	.word	0x00f42400
 800513c:	01e84800 	.word	0x01e84800
 8005140:	08010b34 	.word	0x08010b34

08005144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800514e:	2003      	movs	r0, #3
 8005150:	f000 f914 	bl	800537c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005154:	f002 f8ba 	bl	80072cc <HAL_RCC_GetHCLKFreq>
 8005158:	4603      	mov	r3, r0
 800515a:	4a09      	ldr	r2, [pc, #36]	; (8005180 <HAL_Init+0x3c>)
 800515c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800515e:	200f      	movs	r0, #15
 8005160:	f7ff fa60 	bl	8004624 <HAL_InitTick>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d002      	beq.n	8005170 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	71fb      	strb	r3, [r7, #7]
 800516e:	e001      	b.n	8005174 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005170:	f7ff f8c1 	bl	80042f6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005174:	79fb      	ldrb	r3, [r7, #7]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3708      	adds	r7, #8
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	20000000 	.word	0x20000000

08005184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005188:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <HAL_IncTick+0x1c>)
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	461a      	mov	r2, r3
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <HAL_IncTick+0x20>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4413      	add	r3, r2
 8005194:	4a03      	ldr	r2, [pc, #12]	; (80051a4 <HAL_IncTick+0x20>)
 8005196:	6013      	str	r3, [r2, #0]
}
 8005198:	bf00      	nop
 800519a:	46bd      	mov	sp, r7
 800519c:	bc80      	pop	{r7}
 800519e:	4770      	bx	lr
 80051a0:	20000008 	.word	0x20000008
 80051a4:	200007ec 	.word	0x200007ec

080051a8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80051ac:	4b04      	ldr	r3, [pc, #16]	; (80051c0 <HAL_SuspendTick+0x18>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a03      	ldr	r2, [pc, #12]	; (80051c0 <HAL_SuspendTick+0x18>)
 80051b2:	f023 0302 	bic.w	r3, r3, #2
 80051b6:	6013      	str	r3, [r2, #0]
}
 80051b8:	bf00      	nop
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr
 80051c0:	e000e010 	.word	0xe000e010

080051c4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80051c8:	4b04      	ldr	r3, [pc, #16]	; (80051dc <HAL_ResumeTick+0x18>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a03      	ldr	r2, [pc, #12]	; (80051dc <HAL_ResumeTick+0x18>)
 80051ce:	f043 0302 	orr.w	r3, r3, #2
 80051d2:	6013      	str	r3, [r2, #0]
}
 80051d4:	bf00      	nop
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bc80      	pop	{r7}
 80051da:	4770      	bx	lr
 80051dc:	e000e010 	.word	0xe000e010

080051e0 <__NVIC_SetPriorityGrouping>:
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f003 0307 	and.w	r3, r3, #7
 80051ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051f0:	4b0c      	ldr	r3, [pc, #48]	; (8005224 <__NVIC_SetPriorityGrouping+0x44>)
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80051fc:	4013      	ands	r3, r2
 80051fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800520c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005212:	4a04      	ldr	r2, [pc, #16]	; (8005224 <__NVIC_SetPriorityGrouping+0x44>)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	60d3      	str	r3, [r2, #12]
}
 8005218:	bf00      	nop
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	bc80      	pop	{r7}
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	e000ed00 	.word	0xe000ed00

08005228 <__NVIC_GetPriorityGrouping>:
{
 8005228:	b480      	push	{r7}
 800522a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800522c:	4b04      	ldr	r3, [pc, #16]	; (8005240 <__NVIC_GetPriorityGrouping+0x18>)
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	0a1b      	lsrs	r3, r3, #8
 8005232:	f003 0307 	and.w	r3, r3, #7
}
 8005236:	4618      	mov	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	e000ed00 	.word	0xe000ed00

08005244 <__NVIC_EnableIRQ>:
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	4603      	mov	r3, r0
 800524c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800524e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005252:	2b00      	cmp	r3, #0
 8005254:	db0b      	blt.n	800526e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005256:	79fb      	ldrb	r3, [r7, #7]
 8005258:	f003 021f 	and.w	r2, r3, #31
 800525c:	4906      	ldr	r1, [pc, #24]	; (8005278 <__NVIC_EnableIRQ+0x34>)
 800525e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005262:	095b      	lsrs	r3, r3, #5
 8005264:	2001      	movs	r0, #1
 8005266:	fa00 f202 	lsl.w	r2, r0, r2
 800526a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	bc80      	pop	{r7}
 8005276:	4770      	bx	lr
 8005278:	e000e100 	.word	0xe000e100

0800527c <__NVIC_DisableIRQ>:
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800528a:	2b00      	cmp	r3, #0
 800528c:	db12      	blt.n	80052b4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	f003 021f 	and.w	r2, r3, #31
 8005294:	490a      	ldr	r1, [pc, #40]	; (80052c0 <__NVIC_DisableIRQ+0x44>)
 8005296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800529a:	095b      	lsrs	r3, r3, #5
 800529c:	2001      	movs	r0, #1
 800529e:	fa00 f202 	lsl.w	r2, r0, r2
 80052a2:	3320      	adds	r3, #32
 80052a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80052a8:	f3bf 8f4f 	dsb	sy
}
 80052ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80052ae:	f3bf 8f6f 	isb	sy
}
 80052b2:	bf00      	nop
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	e000e100 	.word	0xe000e100

080052c4 <__NVIC_SetPriority>:
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	4603      	mov	r3, r0
 80052cc:	6039      	str	r1, [r7, #0]
 80052ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	db0a      	blt.n	80052ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	490c      	ldr	r1, [pc, #48]	; (8005310 <__NVIC_SetPriority+0x4c>)
 80052de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052e2:	0112      	lsls	r2, r2, #4
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	440b      	add	r3, r1
 80052e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80052ec:	e00a      	b.n	8005304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	4908      	ldr	r1, [pc, #32]	; (8005314 <__NVIC_SetPriority+0x50>)
 80052f4:	79fb      	ldrb	r3, [r7, #7]
 80052f6:	f003 030f 	and.w	r3, r3, #15
 80052fa:	3b04      	subs	r3, #4
 80052fc:	0112      	lsls	r2, r2, #4
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	440b      	add	r3, r1
 8005302:	761a      	strb	r2, [r3, #24]
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	bc80      	pop	{r7}
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	e000e100 	.word	0xe000e100
 8005314:	e000ed00 	.word	0xe000ed00

08005318 <NVIC_EncodePriority>:
{
 8005318:	b480      	push	{r7}
 800531a:	b089      	sub	sp, #36	; 0x24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f003 0307 	and.w	r3, r3, #7
 800532a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	f1c3 0307 	rsb	r3, r3, #7
 8005332:	2b04      	cmp	r3, #4
 8005334:	bf28      	it	cs
 8005336:	2304      	movcs	r3, #4
 8005338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	3304      	adds	r3, #4
 800533e:	2b06      	cmp	r3, #6
 8005340:	d902      	bls.n	8005348 <NVIC_EncodePriority+0x30>
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	3b03      	subs	r3, #3
 8005346:	e000      	b.n	800534a <NVIC_EncodePriority+0x32>
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800534c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	fa02 f303 	lsl.w	r3, r2, r3
 8005356:	43da      	mvns	r2, r3
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	401a      	ands	r2, r3
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005360:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	fa01 f303 	lsl.w	r3, r1, r3
 800536a:	43d9      	mvns	r1, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005370:	4313      	orrs	r3, r2
}
 8005372:	4618      	mov	r0, r3
 8005374:	3724      	adds	r7, #36	; 0x24
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr

0800537c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f7ff ff2b 	bl	80051e0 <__NVIC_SetPriorityGrouping>
}
 800538a:	bf00      	nop
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b086      	sub	sp, #24
 8005396:	af00      	add	r7, sp, #0
 8005398:	4603      	mov	r3, r0
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	607a      	str	r2, [r7, #4]
 800539e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80053a0:	f7ff ff42 	bl	8005228 <__NVIC_GetPriorityGrouping>
 80053a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	6978      	ldr	r0, [r7, #20]
 80053ac:	f7ff ffb4 	bl	8005318 <NVIC_EncodePriority>
 80053b0:	4602      	mov	r2, r0
 80053b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053b6:	4611      	mov	r1, r2
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7ff ff83 	bl	80052c4 <__NVIC_SetPriority>
}
 80053be:	bf00      	nop
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b082      	sub	sp, #8
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	4603      	mov	r3, r0
 80053ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7ff ff35 	bl	8005244 <__NVIC_EnableIRQ>
}
 80053da:	bf00      	nop
 80053dc:	3708      	adds	r7, #8
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b082      	sub	sp, #8
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	4603      	mov	r3, r0
 80053ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80053ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff ff43 	bl	800527c <__NVIC_DisableIRQ>
}
 80053f6:	bf00      	nop
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
	...

08005400 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e08e      	b.n	8005530 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	461a      	mov	r2, r3
 8005418:	4b47      	ldr	r3, [pc, #284]	; (8005538 <HAL_DMA_Init+0x138>)
 800541a:	429a      	cmp	r2, r3
 800541c:	d80f      	bhi.n	800543e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	461a      	mov	r2, r3
 8005424:	4b45      	ldr	r3, [pc, #276]	; (800553c <HAL_DMA_Init+0x13c>)
 8005426:	4413      	add	r3, r2
 8005428:	4a45      	ldr	r2, [pc, #276]	; (8005540 <HAL_DMA_Init+0x140>)
 800542a:	fba2 2303 	umull	r2, r3, r2, r3
 800542e:	091b      	lsrs	r3, r3, #4
 8005430:	009a      	lsls	r2, r3, #2
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a42      	ldr	r2, [pc, #264]	; (8005544 <HAL_DMA_Init+0x144>)
 800543a:	641a      	str	r2, [r3, #64]	; 0x40
 800543c:	e00e      	b.n	800545c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	4b40      	ldr	r3, [pc, #256]	; (8005548 <HAL_DMA_Init+0x148>)
 8005446:	4413      	add	r3, r2
 8005448:	4a3d      	ldr	r2, [pc, #244]	; (8005540 <HAL_DMA_Init+0x140>)
 800544a:	fba2 2303 	umull	r2, r3, r2, r3
 800544e:	091b      	lsrs	r3, r3, #4
 8005450:	009a      	lsls	r2, r3, #2
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a3c      	ldr	r2, [pc, #240]	; (800554c <HAL_DMA_Init+0x14c>)
 800545a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	6812      	ldr	r2, [r2, #0]
 800546e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005476:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6819      	ldr	r1, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689a      	ldr	r2, [r3, #8]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	431a      	orrs	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	431a      	orrs	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	431a      	orrs	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	431a      	orrs	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	431a      	orrs	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 fb52 	bl	8005b58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054bc:	d102      	bne.n	80054c4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054d0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80054da:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d010      	beq.n	8005506 <HAL_DMA_Init+0x106>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	d80c      	bhi.n	8005506 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fb7b 	bl	8005be8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005502:	605a      	str	r2, [r3, #4]
 8005504:	e008      	b.n	8005518 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2201      	movs	r2, #1
 8005522:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	40020407 	.word	0x40020407
 800553c:	bffdfff8 	.word	0xbffdfff8
 8005540:	cccccccd 	.word	0xcccccccd
 8005544:	40020000 	.word	0x40020000
 8005548:	bffdfbf8 	.word	0xbffdfbf8
 800554c:	40020400 	.word	0x40020400

08005550 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d101      	bne.n	8005562 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e07b      	b.n	800565a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0201 	bic.w	r2, r2, #1
 8005570:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	4b3a      	ldr	r3, [pc, #232]	; (8005664 <HAL_DMA_DeInit+0x114>)
 800557a:	429a      	cmp	r2, r3
 800557c:	d80f      	bhi.n	800559e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	461a      	mov	r2, r3
 8005584:	4b38      	ldr	r3, [pc, #224]	; (8005668 <HAL_DMA_DeInit+0x118>)
 8005586:	4413      	add	r3, r2
 8005588:	4a38      	ldr	r2, [pc, #224]	; (800566c <HAL_DMA_DeInit+0x11c>)
 800558a:	fba2 2303 	umull	r2, r3, r2, r3
 800558e:	091b      	lsrs	r3, r3, #4
 8005590:	009a      	lsls	r2, r3, #2
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a35      	ldr	r2, [pc, #212]	; (8005670 <HAL_DMA_DeInit+0x120>)
 800559a:	641a      	str	r2, [r3, #64]	; 0x40
 800559c:	e00e      	b.n	80055bc <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	461a      	mov	r2, r3
 80055a4:	4b33      	ldr	r3, [pc, #204]	; (8005674 <HAL_DMA_DeInit+0x124>)
 80055a6:	4413      	add	r3, r2
 80055a8:	4a30      	ldr	r2, [pc, #192]	; (800566c <HAL_DMA_DeInit+0x11c>)
 80055aa:	fba2 2303 	umull	r2, r3, r2, r3
 80055ae:	091b      	lsrs	r3, r3, #4
 80055b0:	009a      	lsls	r2, r3, #2
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a2f      	ldr	r2, [pc, #188]	; (8005678 <HAL_DMA_DeInit+0x128>)
 80055ba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2200      	movs	r2, #0
 80055c2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c8:	f003 021c 	and.w	r2, r3, #28
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d0:	2101      	movs	r1, #1
 80055d2:	fa01 f202 	lsl.w	r2, r1, r2
 80055d6:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f000 fabd 	bl	8005b58 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055e2:	2200      	movs	r2, #0
 80055e4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80055ee:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00f      	beq.n	8005618 <HAL_DMA_DeInit+0xc8>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d80b      	bhi.n	8005618 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 faf1 	bl	8005be8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800560a:	2200      	movs	r2, #0
 800560c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005616:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	40020407 	.word	0x40020407
 8005668:	bffdfff8 	.word	0xbffdfff8
 800566c:	cccccccd 	.word	0xcccccccd
 8005670:	40020000 	.word	0x40020000
 8005674:	bffdfbf8 	.word	0xbffdfbf8
 8005678:	40020400 	.word	0x40020400

0800567c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800568a:	2300      	movs	r3, #0
 800568c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005694:	2b01      	cmp	r3, #1
 8005696:	d101      	bne.n	800569c <HAL_DMA_Start_IT+0x20>
 8005698:	2302      	movs	r3, #2
 800569a:	e069      	b.n	8005770 <HAL_DMA_Start_IT+0xf4>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d155      	bne.n	800575c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 0201 	bic.w	r2, r2, #1
 80056cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	68b9      	ldr	r1, [r7, #8]
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 fa02 	bl	8005ade <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d008      	beq.n	80056f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f042 020e 	orr.w	r2, r2, #14
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	e00f      	b.n	8005714 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0204 	bic.w	r2, r2, #4
 8005702:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 020a 	orr.w	r2, r2, #10
 8005712:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d007      	beq.n	8005732 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800572c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005730:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005736:	2b00      	cmp	r3, #0
 8005738:	d007      	beq.n	800574a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005744:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005748:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0201 	orr.w	r2, r2, #1
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	e008      	b.n	800576e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2280      	movs	r2, #128	; 0x80
 8005760:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800576e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3718      	adds	r7, #24
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e04f      	b.n	800582a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d008      	beq.n	80057a8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2204      	movs	r2, #4
 800579a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e040      	b.n	800582a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 020e 	bic.w	r2, r2, #14
 80057b6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0201 	bic.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057dc:	f003 021c 	and.w	r2, r3, #28
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	2101      	movs	r1, #1
 80057e6:	fa01 f202 	lsl.w	r2, r1, r2
 80057ea:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80057f4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00c      	beq.n	8005818 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005808:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800580c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005816:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	bc80      	pop	{r7}
 8005832:	4770      	bx	lr

08005834 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005846:	b2db      	uxtb	r3, r3
 8005848:	2b02      	cmp	r3, #2
 800584a:	d005      	beq.n	8005858 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2204      	movs	r2, #4
 8005850:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	73fb      	strb	r3, [r7, #15]
 8005856:	e047      	b.n	80058e8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 020e 	bic.w	r2, r2, #14
 8005866:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f022 0201 	bic.w	r2, r2, #1
 8005876:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005882:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005886:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800588c:	f003 021c 	and.w	r2, r3, #28
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005894:	2101      	movs	r1, #1
 8005896:	fa01 f202 	lsl.w	r2, r1, r2
 800589a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80058a4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00c      	beq.n	80058c8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058bc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80058c6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	4798      	blx	r3
    }
  }
  return status;
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
	...

080058f4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005910:	f003 031c 	and.w	r3, r3, #28
 8005914:	2204      	movs	r2, #4
 8005916:	409a      	lsls	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4013      	ands	r3, r2
 800591c:	2b00      	cmp	r3, #0
 800591e:	d027      	beq.n	8005970 <HAL_DMA_IRQHandler+0x7c>
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d022      	beq.n	8005970 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0320 	and.w	r3, r3, #32
 8005934:	2b00      	cmp	r3, #0
 8005936:	d107      	bne.n	8005948 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f022 0204 	bic.w	r2, r2, #4
 8005946:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594c:	f003 021c 	and.w	r2, r3, #28
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005954:	2104      	movs	r1, #4
 8005956:	fa01 f202 	lsl.w	r2, r1, r2
 800595a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8081 	beq.w	8005a68 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800596e:	e07b      	b.n	8005a68 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005974:	f003 031c 	and.w	r3, r3, #28
 8005978:	2202      	movs	r2, #2
 800597a:	409a      	lsls	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	4013      	ands	r3, r2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d03d      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x10c>
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d038      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0320 	and.w	r3, r3, #32
 8005998:	2b00      	cmp	r3, #0
 800599a:	d10b      	bne.n	80059b4 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f022 020a 	bic.w	r2, r2, #10
 80059aa:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	461a      	mov	r2, r3
 80059ba:	4b2e      	ldr	r3, [pc, #184]	; (8005a74 <HAL_DMA_IRQHandler+0x180>)
 80059bc:	429a      	cmp	r2, r3
 80059be:	d909      	bls.n	80059d4 <HAL_DMA_IRQHandler+0xe0>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	f003 031c 	and.w	r3, r3, #28
 80059c8:	4a2b      	ldr	r2, [pc, #172]	; (8005a78 <HAL_DMA_IRQHandler+0x184>)
 80059ca:	2102      	movs	r1, #2
 80059cc:	fa01 f303 	lsl.w	r3, r1, r3
 80059d0:	6053      	str	r3, [r2, #4]
 80059d2:	e008      	b.n	80059e6 <HAL_DMA_IRQHandler+0xf2>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d8:	f003 031c 	and.w	r3, r3, #28
 80059dc:	4a27      	ldr	r2, [pc, #156]	; (8005a7c <HAL_DMA_IRQHandler+0x188>)
 80059de:	2102      	movs	r1, #2
 80059e0:	fa01 f303 	lsl.w	r3, r1, r3
 80059e4:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d038      	beq.n	8005a68 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80059fe:	e033      	b.n	8005a68 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a04:	f003 031c 	and.w	r3, r3, #28
 8005a08:	2208      	movs	r2, #8
 8005a0a:	409a      	lsls	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	4013      	ands	r3, r2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d02a      	beq.n	8005a6a <HAL_DMA_IRQHandler+0x176>
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d025      	beq.n	8005a6a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 020e 	bic.w	r2, r2, #14
 8005a2c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a32:	f003 021c 	and.w	r2, r3, #28
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a40:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d004      	beq.n	8005a6a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a68:	bf00      	nop
 8005a6a:	bf00      	nop
}
 8005a6c:	3710      	adds	r7, #16
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40020080 	.word	0x40020080
 8005a78:	40020400 	.word	0x40020400
 8005a7c:	40020000 	.word	0x40020000

08005a80 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b085      	sub	sp, #20
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d103      	bne.n	8005a9c <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	72fb      	strb	r3, [r7, #11]
    return status;
 8005a98:	7afb      	ldrb	r3, [r7, #11]
 8005a9a:	e01b      	b.n	8005ad4 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f003 0310 	and.w	r3, r3, #16
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00d      	beq.n	8005aca <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d004      	beq.n	8005ac2 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005abe:	60fb      	str	r3, [r7, #12]
 8005ac0:	e003      	b.n	8005aca <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ac8:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	601a      	str	r2, [r3, #0]

  return status;
 8005ad2:	7afb      	ldrb	r3, [r7, #11]
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bc80      	pop	{r7}
 8005adc:	4770      	bx	lr

08005ade <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ade:	b480      	push	{r7}
 8005ae0:	b085      	sub	sp, #20
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	60f8      	str	r0, [r7, #12]
 8005ae6:	60b9      	str	r1, [r7, #8]
 8005ae8:	607a      	str	r2, [r7, #4]
 8005aea:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005af4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d004      	beq.n	8005b08 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005b06:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0c:	f003 021c 	and.w	r2, r3, #28
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b14:	2101      	movs	r1, #1
 8005b16:	fa01 f202 	lsl.w	r2, r1, r2
 8005b1a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	2b10      	cmp	r3, #16
 8005b2a:	d108      	bne.n	8005b3e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005b3c:	e007      	b.n	8005b4e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	60da      	str	r2, [r3, #12]
}
 8005b4e:	bf00      	nop
 8005b50:	3714      	adds	r7, #20
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bc80      	pop	{r7}
 8005b56:	4770      	bx	lr

08005b58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	461a      	mov	r2, r3
 8005b66:	4b1c      	ldr	r3, [pc, #112]	; (8005bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d813      	bhi.n	8005b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b70:	089b      	lsrs	r3, r3, #2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005b78:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	3b08      	subs	r3, #8
 8005b88:	4a14      	ldr	r2, [pc, #80]	; (8005bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8e:	091b      	lsrs	r3, r3, #4
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	e011      	b.n	8005bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b98:	089b      	lsrs	r3, r3, #2
 8005b9a:	009a      	lsls	r2, r3, #2
 8005b9c:	4b10      	ldr	r3, [pc, #64]	; (8005be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8005b9e:	4413      	add	r3, r2
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	3b08      	subs	r3, #8
 8005bac:	4a0b      	ldr	r2, [pc, #44]	; (8005bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005bae:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb2:	091b      	lsrs	r3, r3, #4
 8005bb4:	3307      	adds	r3, #7
 8005bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a0a      	ldr	r2, [pc, #40]	; (8005be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8005bbc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f003 031f 	and.w	r3, r3, #31
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	409a      	lsls	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005bcc:	bf00      	nop
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bc80      	pop	{r7}
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	40020407 	.word	0x40020407
 8005bdc:	cccccccd 	.word	0xcccccccd
 8005be0:	4002081c 	.word	0x4002081c
 8005be4:	40020880 	.word	0x40020880

08005be8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bf8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	4b0a      	ldr	r3, [pc, #40]	; (8005c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005bfe:	4413      	add	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	461a      	mov	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a08      	ldr	r2, [pc, #32]	; (8005c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005c0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	3b01      	subs	r3, #1
 8005c12:	f003 0303 	and.w	r3, r3, #3
 8005c16:	2201      	movs	r2, #1
 8005c18:	409a      	lsls	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr
 8005c28:	1000823f 	.word	0x1000823f
 8005c2c:	40020940 	.word	0x40020940

08005c30 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b087      	sub	sp, #28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c3e:	e140      	b.n	8005ec2 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	2101      	movs	r1, #1
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 8132 	beq.w	8005ebc <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d00b      	beq.n	8005c78 <HAL_GPIO_Init+0x48>
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d007      	beq.n	8005c78 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c6c:	2b11      	cmp	r3, #17
 8005c6e:	d003      	beq.n	8005c78 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2b12      	cmp	r3, #18
 8005c76:	d130      	bne.n	8005cda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	005b      	lsls	r3, r3, #1
 8005c82:	2203      	movs	r2, #3
 8005c84:	fa02 f303 	lsl.w	r3, r2, r3
 8005c88:	43db      	mvns	r3, r3
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	68da      	ldr	r2, [r3, #12]
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005cae:	2201      	movs	r2, #1
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb6:	43db      	mvns	r3, r3
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	4013      	ands	r3, r2
 8005cbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	091b      	lsrs	r3, r3, #4
 8005cc4:	f003 0201 	and.w	r2, r3, #1
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	fa02 f303 	lsl.w	r3, r2, r3
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	2203      	movs	r2, #3
 8005ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cea:	43db      	mvns	r3, r3
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d003      	beq.n	8005d1a <HAL_GPIO_Init+0xea>
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2b12      	cmp	r3, #18
 8005d18:	d123      	bne.n	8005d62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	08da      	lsrs	r2, r3, #3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	3208      	adds	r2, #8
 8005d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	220f      	movs	r2, #15
 8005d32:	fa02 f303 	lsl.w	r3, r2, r3
 8005d36:	43db      	mvns	r3, r3
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	691a      	ldr	r2, [r3, #16]
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f003 0307 	and.w	r3, r3, #7
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	08da      	lsrs	r2, r3, #3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3208      	adds	r2, #8
 8005d5c:	6939      	ldr	r1, [r7, #16]
 8005d5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	2203      	movs	r2, #3
 8005d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d72:	43db      	mvns	r3, r3
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	4013      	ands	r3, r2
 8005d78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	f003 0203 	and.w	r2, r3, #3
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	005b      	lsls	r3, r3, #1
 8005d86:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 808c 	beq.w	8005ebc <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005da4:	4a4e      	ldr	r2, [pc, #312]	; (8005ee0 <HAL_GPIO_Init+0x2b0>)
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	089b      	lsrs	r3, r3, #2
 8005daa:	3302      	adds	r3, #2
 8005dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005db0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f003 0303 	and.w	r3, r3, #3
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	2207      	movs	r2, #7
 8005dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc0:	43db      	mvns	r3, r3
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005dce:	d00d      	beq.n	8005dec <HAL_GPIO_Init+0x1bc>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a44      	ldr	r2, [pc, #272]	; (8005ee4 <HAL_GPIO_Init+0x2b4>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d007      	beq.n	8005de8 <HAL_GPIO_Init+0x1b8>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a43      	ldr	r2, [pc, #268]	; (8005ee8 <HAL_GPIO_Init+0x2b8>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d101      	bne.n	8005de4 <HAL_GPIO_Init+0x1b4>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e004      	b.n	8005dee <HAL_GPIO_Init+0x1be>
 8005de4:	2307      	movs	r3, #7
 8005de6:	e002      	b.n	8005dee <HAL_GPIO_Init+0x1be>
 8005de8:	2301      	movs	r3, #1
 8005dea:	e000      	b.n	8005dee <HAL_GPIO_Init+0x1be>
 8005dec:	2300      	movs	r3, #0
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	f002 0203 	and.w	r2, r2, #3
 8005df4:	0092      	lsls	r2, r2, #2
 8005df6:	4093      	lsls	r3, r2
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005dfe:	4938      	ldr	r1, [pc, #224]	; (8005ee0 <HAL_GPIO_Init+0x2b0>)
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	089b      	lsrs	r3, r3, #2
 8005e04:	3302      	adds	r3, #2
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005e0c:	4b37      	ldr	r3, [pc, #220]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e12:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	43db      	mvns	r3, r3
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8005e2a:	693a      	ldr	r2, [r7, #16]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005e32:	4a2e      	ldr	r2, [pc, #184]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005e3a:	4b2c      	ldr	r3, [pc, #176]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e40:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	43db      	mvns	r3, r3
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	4013      	ands	r3, r2
 8005e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d003      	beq.n	8005e60 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005e60:	4a22      	ldr	r2, [pc, #136]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005e68:	4b20      	ldr	r3, [pc, #128]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	43db      	mvns	r3, r3
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	4013      	ands	r3, r2
 8005e76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d003      	beq.n	8005e8c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005e8c:	4a17      	ldr	r2, [pc, #92]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005e92:	4b16      	ldr	r3, [pc, #88]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	43db      	mvns	r3, r3
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005eb6:	4a0d      	ldr	r2, [pc, #52]	; (8005eec <HAL_GPIO_Init+0x2bc>)
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f47f aeb7 	bne.w	8005c40 <HAL_GPIO_Init+0x10>
  }
}
 8005ed2:	bf00      	nop
 8005ed4:	bf00      	nop
 8005ed6:	371c      	adds	r7, #28
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bc80      	pop	{r7}
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40010000 	.word	0x40010000
 8005ee4:	48000400 	.word	0x48000400
 8005ee8:	48000800 	.word	0x48000800
 8005eec:	58000800 	.word	0x58000800

08005ef0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005efa:	2300      	movs	r3, #0
 8005efc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005efe:	e0af      	b.n	8006060 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005f00:	2201      	movs	r2, #1
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	fa02 f303 	lsl.w	r3, r2, r3
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 80a2 	beq.w	800605a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005f16:	4a59      	ldr	r2, [pc, #356]	; (800607c <HAL_GPIO_DeInit+0x18c>)
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	089b      	lsrs	r3, r3, #2
 8005f1c:	3302      	adds	r3, #2
 8005f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f22:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	2207      	movs	r2, #7
 8005f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4013      	ands	r3, r2
 8005f36:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005f3e:	d00d      	beq.n	8005f5c <HAL_GPIO_DeInit+0x6c>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a4f      	ldr	r2, [pc, #316]	; (8006080 <HAL_GPIO_DeInit+0x190>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d007      	beq.n	8005f58 <HAL_GPIO_DeInit+0x68>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a4e      	ldr	r2, [pc, #312]	; (8006084 <HAL_GPIO_DeInit+0x194>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d101      	bne.n	8005f54 <HAL_GPIO_DeInit+0x64>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e004      	b.n	8005f5e <HAL_GPIO_DeInit+0x6e>
 8005f54:	2307      	movs	r3, #7
 8005f56:	e002      	b.n	8005f5e <HAL_GPIO_DeInit+0x6e>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e000      	b.n	8005f5e <HAL_GPIO_DeInit+0x6e>
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	f002 0203 	and.w	r2, r2, #3
 8005f64:	0092      	lsls	r2, r2, #2
 8005f66:	4093      	lsls	r3, r2
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d136      	bne.n	8005fdc <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005f6e:	4b46      	ldr	r3, [pc, #280]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005f70:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	43db      	mvns	r3, r3
 8005f78:	4943      	ldr	r1, [pc, #268]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005f80:	4b41      	ldr	r3, [pc, #260]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005f82:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	43db      	mvns	r3, r3
 8005f8a:	493f      	ldr	r1, [pc, #252]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005f92:	4b3d      	ldr	r3, [pc, #244]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	43db      	mvns	r3, r3
 8005f9a:	493b      	ldr	r1, [pc, #236]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005fa0:	4b39      	ldr	r3, [pc, #228]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	43db      	mvns	r3, r3
 8005fa8:	4937      	ldr	r1, [pc, #220]	; (8006088 <HAL_GPIO_DeInit+0x198>)
 8005faa:	4013      	ands	r3, r2
 8005fac:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f003 0303 	and.w	r3, r3, #3
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	2207      	movs	r2, #7
 8005fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005fbe:	4a2f      	ldr	r2, [pc, #188]	; (800607c <HAL_GPIO_DeInit+0x18c>)
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	089b      	lsrs	r3, r3, #2
 8005fc4:	3302      	adds	r3, #2
 8005fc6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	43da      	mvns	r2, r3
 8005fce:	482b      	ldr	r0, [pc, #172]	; (800607c <HAL_GPIO_DeInit+0x18c>)
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	089b      	lsrs	r3, r3, #2
 8005fd4:	400a      	ands	r2, r1
 8005fd6:	3302      	adds	r3, #2
 8005fd8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	2103      	movs	r1, #3
 8005fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	08da      	lsrs	r2, r3, #3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3208      	adds	r2, #8
 8005ff8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f003 0307 	and.w	r3, r3, #7
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	220f      	movs	r2, #15
 8006006:	fa02 f303 	lsl.w	r3, r2, r3
 800600a:	43db      	mvns	r3, r3
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	08d2      	lsrs	r2, r2, #3
 8006010:	4019      	ands	r1, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	3208      	adds	r2, #8
 8006016:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689a      	ldr	r2, [r3, #8]
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	005b      	lsls	r3, r3, #1
 8006022:	2103      	movs	r1, #3
 8006024:	fa01 f303 	lsl.w	r3, r1, r3
 8006028:	43db      	mvns	r3, r3
 800602a:	401a      	ands	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	2101      	movs	r1, #1
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	fa01 f303 	lsl.w	r3, r1, r3
 800603c:	43db      	mvns	r3, r3
 800603e:	401a      	ands	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	68da      	ldr	r2, [r3, #12]
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	2103      	movs	r1, #3
 800604e:	fa01 f303 	lsl.w	r3, r1, r3
 8006052:	43db      	mvns	r3, r3
 8006054:	401a      	ands	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	60da      	str	r2, [r3, #12]
    }

    position++;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	3301      	adds	r3, #1
 800605e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	fa22 f303 	lsr.w	r3, r2, r3
 8006068:	2b00      	cmp	r3, #0
 800606a:	f47f af49 	bne.w	8005f00 <HAL_GPIO_DeInit+0x10>
  }
}
 800606e:	bf00      	nop
 8006070:	bf00      	nop
 8006072:	371c      	adds	r7, #28
 8006074:	46bd      	mov	sp, r7
 8006076:	bc80      	pop	{r7}
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	40010000 	.word	0x40010000
 8006080:	48000400 	.word	0x48000400
 8006084:	48000800 	.word	0x48000800
 8006088:	58000800 	.word	0x58000800

0800608c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	460b      	mov	r3, r1
 8006096:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	691a      	ldr	r2, [r3, #16]
 800609c:	887b      	ldrh	r3, [r7, #2]
 800609e:	4013      	ands	r3, r2
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d002      	beq.n	80060aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80060a4:	2301      	movs	r3, #1
 80060a6:	73fb      	strb	r3, [r7, #15]
 80060a8:	e001      	b.n	80060ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80060aa:	2300      	movs	r3, #0
 80060ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bc80      	pop	{r7}
 80060b8:	4770      	bx	lr

080060ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b083      	sub	sp, #12
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
 80060c2:	460b      	mov	r3, r1
 80060c4:	807b      	strh	r3, [r7, #2]
 80060c6:	4613      	mov	r3, r2
 80060c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060ca:	787b      	ldrb	r3, [r7, #1]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80060d0:	887a      	ldrh	r2, [r7, #2]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80060d6:	e002      	b.n	80060de <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80060d8:	887a      	ldrh	r2, [r7, #2]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80060de:	bf00      	nop
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bc80      	pop	{r7}
 80060e6:	4770      	bx	lr

080060e8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80060e8:	b480      	push	{r7}
 80060ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060ec:	4b04      	ldr	r3, [pc, #16]	; (8006100 <HAL_PWR_EnableBkUpAccess+0x18>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a03      	ldr	r2, [pc, #12]	; (8006100 <HAL_PWR_EnableBkUpAccess+0x18>)
 80060f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060f6:	6013      	str	r3, [r2, #0]
}
 80060f8:	bf00      	nop
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bc80      	pop	{r7}
 80060fe:	4770      	bx	lr
 8006100:	58000400 	.word	0x58000400

08006104 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	460b      	mov	r3, r1
 800610e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10c      	bne.n	8006130 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8006116:	4b13      	ldr	r3, [pc, #76]	; (8006164 <HAL_PWR_EnterSLEEPMode+0x60>)
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800611e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006122:	d10d      	bne.n	8006140 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8006124:	f000 f83c 	bl	80061a0 <HAL_PWREx_DisableLowPowerRunMode>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d008      	beq.n	8006140 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800612e:	e015      	b.n	800615c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8006130:	4b0c      	ldr	r3, [pc, #48]	; (8006164 <HAL_PWR_EnterSLEEPMode+0x60>)
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800613c:	f000 f822 	bl	8006184 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006140:	4b09      	ldr	r3, [pc, #36]	; (8006168 <HAL_PWR_EnterSLEEPMode+0x64>)
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	4a08      	ldr	r2, [pc, #32]	; (8006168 <HAL_PWR_EnterSLEEPMode+0x64>)
 8006146:	f023 0304 	bic.w	r3, r3, #4
 800614a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800614c:	78fb      	ldrb	r3, [r7, #3]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d101      	bne.n	8006156 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006152:	bf30      	wfi
 8006154:	e002      	b.n	800615c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006156:	bf40      	sev
    __WFE();
 8006158:	bf20      	wfe
    __WFE();
 800615a:	bf20      	wfe
  }
}
 800615c:	3708      	adds	r7, #8
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	58000400 	.word	0x58000400
 8006168:	e000ed00 	.word	0xe000ed00

0800616c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800616c:	b480      	push	{r7}
 800616e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006170:	4b03      	ldr	r3, [pc, #12]	; (8006180 <HAL_PWREx_GetVoltageRange+0x14>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8006178:	4618      	mov	r0, r3
 800617a:	46bd      	mov	sp, r7
 800617c:	bc80      	pop	{r7}
 800617e:	4770      	bx	lr
 8006180:	58000400 	.word	0x58000400

08006184 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8006184:	b480      	push	{r7}
 8006186:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8006188:	4b04      	ldr	r3, [pc, #16]	; (800619c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a03      	ldr	r2, [pc, #12]	; (800619c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800618e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006192:	6013      	str	r3, [r2, #0]
}
 8006194:	bf00      	nop
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr
 800619c:	58000400 	.word	0x58000400

080061a0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80061a6:	4b16      	ldr	r3, [pc, #88]	; (8006200 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a15      	ldr	r2, [pc, #84]	; (8006200 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80061ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061b0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80061b2:	4b14      	ldr	r3, [pc, #80]	; (8006204 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2232      	movs	r2, #50	; 0x32
 80061b8:	fb02 f303 	mul.w	r3, r2, r3
 80061bc:	4a12      	ldr	r2, [pc, #72]	; (8006208 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80061be:	fba2 2303 	umull	r2, r3, r2, r3
 80061c2:	0c9b      	lsrs	r3, r3, #18
 80061c4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80061c6:	e002      	b.n	80061ce <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	3b01      	subs	r3, #1
 80061cc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80061ce:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061da:	d102      	bne.n	80061e2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1f2      	bne.n	80061c8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80061e2:	4b07      	ldr	r3, [pc, #28]	; (8006200 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061ee:	d101      	bne.n	80061f4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80061f0:	2303      	movs	r3, #3
 80061f2:	e000      	b.n	80061f6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bc80      	pop	{r7}
 80061fe:	4770      	bx	lr
 8006200:	58000400 	.word	0x58000400
 8006204:	20000000 	.word	0x20000000
 8006208:	431bde83 	.word	0x431bde83

0800620c <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	4603      	mov	r3, r0
 8006214:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8006216:	4b10      	ldr	r3, [pc, #64]	; (8006258 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f023 0307 	bic.w	r3, r3, #7
 800621e:	4a0e      	ldr	r2, [pc, #56]	; (8006258 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8006220:	f043 0302 	orr.w	r3, r3, #2
 8006224:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006226:	4b0d      	ldr	r3, [pc, #52]	; (800625c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	4a0c      	ldr	r2, [pc, #48]	; (800625c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 800622c:	f043 0304 	orr.w	r3, r3, #4
 8006230:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8006232:	79fb      	ldrb	r3, [r7, #7]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006238:	bf30      	wfi
 800623a:	e002      	b.n	8006242 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800623c:	bf40      	sev
    __WFE();
 800623e:	bf20      	wfe
    __WFE();
 8006240:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006242:	4b06      	ldr	r3, [pc, #24]	; (800625c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	4a05      	ldr	r2, [pc, #20]	; (800625c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006248:	f023 0304 	bic.w	r3, r3, #4
 800624c:	6113      	str	r3, [r2, #16]
}
 800624e:	bf00      	nop
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	bc80      	pop	{r7}
 8006256:	4770      	bx	lr
 8006258:	58000400 	.word	0x58000400
 800625c:	e000ed00 	.word	0xe000ed00

08006260 <LL_PWR_IsEnabledBkUpAccess>:
{
 8006260:	b480      	push	{r7}
 8006262:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8006264:	4b06      	ldr	r3, [pc, #24]	; (8006280 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800626c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006270:	d101      	bne.n	8006276 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr
 8006280:	58000400 	.word	0x58000400

08006284 <LL_RCC_HSE_EnableTcxo>:
{
 8006284:	b480      	push	{r7}
 8006286:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8006288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006292:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006296:	6013      	str	r3, [r2, #0]
}
 8006298:	bf00      	nop
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr

080062a0 <LL_RCC_HSE_DisableTcxo>:
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80062a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80062b2:	6013      	str	r3, [r2, #0]
}
 80062b4:	bf00      	nop
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr

080062bc <LL_RCC_HSE_IsEnabledDiv2>:
{
 80062bc:	b480      	push	{r7}
 80062be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80062c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80062ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062ce:	d101      	bne.n	80062d4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80062d0:	2301      	movs	r3, #1
 80062d2:	e000      	b.n	80062d6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr

080062de <LL_RCC_HSE_Enable>:
{
 80062de:	b480      	push	{r7}
 80062e0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80062e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f0:	6013      	str	r3, [r2, #0]
}
 80062f2:	bf00      	nop
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bc80      	pop	{r7}
 80062f8:	4770      	bx	lr

080062fa <LL_RCC_HSE_Disable>:
{
 80062fa:	b480      	push	{r7}
 80062fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80062fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006308:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800630c:	6013      	str	r3, [r2, #0]
}
 800630e:	bf00      	nop
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr

08006316 <LL_RCC_HSE_IsReady>:
{
 8006316:	b480      	push	{r7}
 8006318:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800631a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006324:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006328:	d101      	bne.n	800632e <LL_RCC_HSE_IsReady+0x18>
 800632a:	2301      	movs	r3, #1
 800632c:	e000      	b.n	8006330 <LL_RCC_HSE_IsReady+0x1a>
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	46bd      	mov	sp, r7
 8006334:	bc80      	pop	{r7}
 8006336:	4770      	bx	lr

08006338 <LL_RCC_HSI_Enable>:
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800633c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800634a:	6013      	str	r3, [r2, #0]
}
 800634c:	bf00      	nop
 800634e:	46bd      	mov	sp, r7
 8006350:	bc80      	pop	{r7}
 8006352:	4770      	bx	lr

08006354 <LL_RCC_HSI_Disable>:
{
 8006354:	b480      	push	{r7}
 8006356:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006362:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006366:	6013      	str	r3, [r2, #0]
}
 8006368:	bf00      	nop
 800636a:	46bd      	mov	sp, r7
 800636c:	bc80      	pop	{r7}
 800636e:	4770      	bx	lr

08006370 <LL_RCC_HSI_IsReady>:
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006374:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800637e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006382:	d101      	bne.n	8006388 <LL_RCC_HSI_IsReady+0x18>
 8006384:	2301      	movs	r3, #1
 8006386:	e000      	b.n	800638a <LL_RCC_HSI_IsReady+0x1a>
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	46bd      	mov	sp, r7
 800638e:	bc80      	pop	{r7}
 8006390:	4770      	bx	lr

08006392 <LL_RCC_HSI_SetCalibTrimming>:
{
 8006392:	b480      	push	{r7}
 8006394:	b083      	sub	sp, #12
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800639a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	061b      	lsls	r3, r3, #24
 80063a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063ac:	4313      	orrs	r3, r2
 80063ae:	604b      	str	r3, [r1, #4]
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bc80      	pop	{r7}
 80063b8:	4770      	bx	lr

080063ba <LL_RCC_LSE_IsReady>:
{
 80063ba:	b480      	push	{r7}
 80063bc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80063be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d101      	bne.n	80063d2 <LL_RCC_LSE_IsReady+0x18>
 80063ce:	2301      	movs	r3, #1
 80063d0:	e000      	b.n	80063d4 <LL_RCC_LSE_IsReady+0x1a>
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr

080063dc <LL_RCC_LSI_Enable>:
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80063e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80063f4:	bf00      	nop
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bc80      	pop	{r7}
 80063fa:	4770      	bx	lr

080063fc <LL_RCC_LSI_Disable>:
{
 80063fc:	b480      	push	{r7}
 80063fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8006400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006404:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006408:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800640c:	f023 0301 	bic.w	r3, r3, #1
 8006410:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006414:	bf00      	nop
 8006416:	46bd      	mov	sp, r7
 8006418:	bc80      	pop	{r7}
 800641a:	4770      	bx	lr

0800641c <LL_RCC_LSI_IsReady>:
{
 800641c:	b480      	push	{r7}
 800641e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8006420:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b02      	cmp	r3, #2
 800642e:	d101      	bne.n	8006434 <LL_RCC_LSI_IsReady+0x18>
 8006430:	2301      	movs	r3, #1
 8006432:	e000      	b.n	8006436 <LL_RCC_LSI_IsReady+0x1a>
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	46bd      	mov	sp, r7
 800643a:	bc80      	pop	{r7}
 800643c:	4770      	bx	lr

0800643e <LL_RCC_MSI_Enable>:
{
 800643e:	b480      	push	{r7}
 8006440:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8006442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800644c:	f043 0301 	orr.w	r3, r3, #1
 8006450:	6013      	str	r3, [r2, #0]
}
 8006452:	bf00      	nop
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr

0800645a <LL_RCC_MSI_Disable>:
{
 800645a:	b480      	push	{r7}
 800645c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800645e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006468:	f023 0301 	bic.w	r3, r3, #1
 800646c:	6013      	str	r3, [r2, #0]
}
 800646e:	bf00      	nop
 8006470:	46bd      	mov	sp, r7
 8006472:	bc80      	pop	{r7}
 8006474:	4770      	bx	lr

08006476 <LL_RCC_MSI_IsReady>:
{
 8006476:	b480      	push	{r7}
 8006478:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800647a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b02      	cmp	r3, #2
 8006486:	d101      	bne.n	800648c <LL_RCC_MSI_IsReady+0x16>
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <LL_RCC_MSI_IsReady+0x18>
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	46bd      	mov	sp, r7
 8006492:	bc80      	pop	{r7}
 8006494:	4770      	bx	lr

08006496 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8006496:	b480      	push	{r7}
 8006498:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800649a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d101      	bne.n	80064ac <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80064a8:	2301      	movs	r3, #1
 80064aa:	e000      	b.n	80064ae <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bc80      	pop	{r7}
 80064b4:	4770      	bx	lr

080064b6 <LL_RCC_MSI_GetRange>:
{
 80064b6:	b480      	push	{r7}
 80064b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80064ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr

080064cc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80064d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80064dc:	4618      	mov	r0, r3
 80064de:	46bd      	mov	sp, r7
 80064e0:	bc80      	pop	{r7}
 80064e2:	4770      	bx	lr

080064e4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80064ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	021b      	lsls	r3, r3, #8
 80064fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064fe:	4313      	orrs	r3, r2
 8006500:	604b      	str	r3, [r1, #4]
}
 8006502:	bf00      	nop
 8006504:	370c      	adds	r7, #12
 8006506:	46bd      	mov	sp, r7
 8006508:	bc80      	pop	{r7}
 800650a:	4770      	bx	lr

0800650c <LL_RCC_SetSysClkSource>:
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f023 0203 	bic.w	r2, r3, #3
 800651e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4313      	orrs	r3, r2
 8006526:	608b      	str	r3, [r1, #8]
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	bc80      	pop	{r7}
 8006530:	4770      	bx	lr

08006532 <LL_RCC_GetSysClkSource>:
{
 8006532:	b480      	push	{r7}
 8006534:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006536:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 030c 	and.w	r3, r3, #12
}
 8006540:	4618      	mov	r0, r3
 8006542:	46bd      	mov	sp, r7
 8006544:	bc80      	pop	{r7}
 8006546:	4770      	bx	lr

08006548 <LL_RCC_SetAHBPrescaler>:
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006550:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800655a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4313      	orrs	r3, r2
 8006562:	608b      	str	r3, [r1, #8]
}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	bc80      	pop	{r7}
 800656c:	4770      	bx	lr

0800656e <LL_C2_RCC_SetAHBPrescaler>:
{
 800656e:	b480      	push	{r7}
 8006570:	b083      	sub	sp, #12
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800657a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800657e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006582:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4313      	orrs	r3, r2
 800658a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800658e:	bf00      	nop
 8006590:	370c      	adds	r7, #12
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr

08006598 <LL_RCC_SetAHB3Prescaler>:
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80065a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80065a8:	f023 020f 	bic.w	r2, r3, #15
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	091b      	lsrs	r3, r3, #4
 80065b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065b4:	4313      	orrs	r3, r2
 80065b6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	bc80      	pop	{r7}
 80065c2:	4770      	bx	lr

080065c4 <LL_RCC_SetAPB1Prescaler>:
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80065cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4313      	orrs	r3, r2
 80065de:	608b      	str	r3, [r1, #8]
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr

080065ea <LL_RCC_SetAPB2Prescaler>:
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80065f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4313      	orrs	r3, r2
 8006604:	608b      	str	r3, [r1, #8]
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	bc80      	pop	{r7}
 800660e:	4770      	bx	lr

08006610 <LL_RCC_GetAHBPrescaler>:
{
 8006610:	b480      	push	{r7}
 8006612:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800661e:	4618      	mov	r0, r3
 8006620:	46bd      	mov	sp, r7
 8006622:	bc80      	pop	{r7}
 8006624:	4770      	bx	lr

08006626 <LL_RCC_GetAHB3Prescaler>:
{
 8006626:	b480      	push	{r7}
 8006628:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800662a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800662e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006632:	011b      	lsls	r3, r3, #4
 8006634:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006638:	4618      	mov	r0, r3
 800663a:	46bd      	mov	sp, r7
 800663c:	bc80      	pop	{r7}
 800663e:	4770      	bx	lr

08006640 <LL_RCC_GetAPB1Prescaler>:
{
 8006640:	b480      	push	{r7}
 8006642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006644:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800664e:	4618      	mov	r0, r3
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	4770      	bx	lr

08006656 <LL_RCC_GetAPB2Prescaler>:
{
 8006656:	b480      	push	{r7}
 8006658:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800665a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006664:	4618      	mov	r0, r3
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006670:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800667a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800667e:	6013      	str	r3, [r2, #0]
}
 8006680:	bf00      	nop
 8006682:	46bd      	mov	sp, r7
 8006684:	bc80      	pop	{r7}
 8006686:	4770      	bx	lr

08006688 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006688:	b480      	push	{r7}
 800668a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800668c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006696:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800669a:	6013      	str	r3, [r2, #0]
}
 800669c:	bf00      	nop
 800669e:	46bd      	mov	sp, r7
 80066a0:	bc80      	pop	{r7}
 80066a2:	4770      	bx	lr

080066a4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80066a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80066b6:	d101      	bne.n	80066bc <LL_RCC_PLL_IsReady+0x18>
 80066b8:	2301      	movs	r3, #1
 80066ba:	e000      	b.n	80066be <LL_RCC_PLL_IsReady+0x1a>
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bc80      	pop	{r7}
 80066c4:	4770      	bx	lr

080066c6 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80066c6:	b480      	push	{r7}
 80066c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80066ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	0a1b      	lsrs	r3, r3, #8
 80066d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr

080066de <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80066de:	b480      	push	{r7}
 80066e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80066e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80066f4:	b480      	push	{r7}
 80066f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80066f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8006702:	4618      	mov	r0, r3
 8006704:	46bd      	mov	sp, r7
 8006706:	bc80      	pop	{r7}
 8006708:	4770      	bx	lr

0800670a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800670a:	b480      	push	{r7}
 800670c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800670e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	f003 0303 	and.w	r3, r3, #3
}
 8006718:	4618      	mov	r0, r3
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr

08006720 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8006720:	b480      	push	{r7}
 8006722:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800672e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006732:	d101      	bne.n	8006738 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006734:	2301      	movs	r3, #1
 8006736:	e000      	b.n	800673a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	46bd      	mov	sp, r7
 800673e:	bc80      	pop	{r7}
 8006740:	4770      	bx	lr

08006742 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8006742:	b480      	push	{r7}
 8006744:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006746:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800674a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800674e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006752:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006756:	d101      	bne.n	800675c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006758:	2301      	movs	r3, #1
 800675a:	e000      	b.n	800675e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	46bd      	mov	sp, r7
 8006762:	bc80      	pop	{r7}
 8006764:	4770      	bx	lr

08006766 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006766:	b480      	push	{r7}
 8006768:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800676a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800676e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800677a:	d101      	bne.n	8006780 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800677c:	2301      	movs	r3, #1
 800677e:	e000      	b.n	8006782 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	46bd      	mov	sp, r7
 8006786:	bc80      	pop	{r7}
 8006788:	4770      	bx	lr

0800678a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800678a:	b480      	push	{r7}
 800678c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800678e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006798:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800679c:	d101      	bne.n	80067a2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800679e:	2301      	movs	r3, #1
 80067a0:	e000      	b.n	80067a4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bc80      	pop	{r7}
 80067aa:	4770      	bx	lr

080067ac <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80067b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80067be:	d101      	bne.n	80067c4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80067c0:	2301      	movs	r3, #1
 80067c2:	e000      	b.n	80067c6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr
	...

080067d0 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e38b      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067e2:	f7ff fea6 	bl	8006532 <LL_RCC_GetSysClkSource>
 80067e6:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067e8:	f7ff ff8f 	bl	800670a <LL_RCC_PLL_GetMainSource>
 80067ec:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0320 	and.w	r3, r3, #32
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f000 80c9 	beq.w	800698e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d005      	beq.n	800680e <HAL_RCC_OscConfig+0x3e>
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	2b0c      	cmp	r3, #12
 8006806:	d17b      	bne.n	8006900 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d178      	bne.n	8006900 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800680e:	f7ff fe32 	bl	8006476 <LL_RCC_MSI_IsReady>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <HAL_RCC_OscConfig+0x54>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e36a      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0308 	and.w	r3, r3, #8
 8006832:	2b00      	cmp	r3, #0
 8006834:	d005      	beq.n	8006842 <HAL_RCC_OscConfig+0x72>
 8006836:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006840:	e006      	b.n	8006850 <HAL_RCC_OscConfig+0x80>
 8006842:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006846:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800684a:	091b      	lsrs	r3, r3, #4
 800684c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006850:	4293      	cmp	r3, r2
 8006852:	d222      	bcs.n	800689a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006858:	4618      	mov	r0, r3
 800685a:	f000 fd6f 	bl	800733c <RCC_SetFlashLatencyFromMSIRange>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d001      	beq.n	8006868 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	e348      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006868:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006872:	f043 0308 	orr.w	r3, r3, #8
 8006876:	6013      	str	r3, [r2, #0]
 8006878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006886:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800688a:	4313      	orrs	r3, r2
 800688c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006892:	4618      	mov	r0, r3
 8006894:	f7ff fe26 	bl	80064e4 <LL_RCC_MSI_SetCalibTrimming>
 8006898:	e021      	b.n	80068de <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800689a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80068a4:	f043 0308 	orr.w	r3, r3, #8
 80068a8:	6013      	str	r3, [r2, #0]
 80068aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068bc:	4313      	orrs	r3, r2
 80068be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff fe0d 	bl	80064e4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fd34 	bl	800733c <RCC_SetFlashLatencyFromMSIRange>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e30d      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80068de:	f000 fcf5 	bl	80072cc <HAL_RCC_GetHCLKFreq>
 80068e2:	4603      	mov	r3, r0
 80068e4:	4aa1      	ldr	r2, [pc, #644]	; (8006b6c <HAL_RCC_OscConfig+0x39c>)
 80068e6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80068e8:	4ba1      	ldr	r3, [pc, #644]	; (8006b70 <HAL_RCC_OscConfig+0x3a0>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7fd fe99 	bl	8004624 <HAL_InitTick>
 80068f2:	4603      	mov	r3, r0
 80068f4:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80068f6:	7cfb      	ldrb	r3, [r7, #19]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d047      	beq.n	800698c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80068fc:	7cfb      	ldrb	r3, [r7, #19]
 80068fe:	e2fc      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a1b      	ldr	r3, [r3, #32]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d02c      	beq.n	8006962 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006908:	f7ff fd99 	bl	800643e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800690c:	f7fd fe94 	bl	8004638 <HAL_GetTick>
 8006910:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006912:	e008      	b.n	8006926 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006914:	f7fd fe90 	bl	8004638 <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	2b02      	cmp	r3, #2
 8006920:	d901      	bls.n	8006926 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e2e9      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006926:	f7ff fda6 	bl	8006476 <LL_RCC_MSI_IsReady>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d0f1      	beq.n	8006914 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006930:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800693a:	f043 0308 	orr.w	r3, r3, #8
 800693e:	6013      	str	r3, [r2, #0]
 8006940:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006952:	4313      	orrs	r3, r2
 8006954:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff fdc2 	bl	80064e4 <LL_RCC_MSI_SetCalibTrimming>
 8006960:	e015      	b.n	800698e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006962:	f7ff fd7a 	bl	800645a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006966:	f7fd fe67 	bl	8004638 <HAL_GetTick>
 800696a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800696c:	e008      	b.n	8006980 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800696e:	f7fd fe63 	bl	8004638 <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e2bc      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006980:	f7ff fd79 	bl	8006476 <LL_RCC_MSI_IsReady>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1f1      	bne.n	800696e <HAL_RCC_OscConfig+0x19e>
 800698a:	e000      	b.n	800698e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800698c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b00      	cmp	r3, #0
 8006998:	d05f      	beq.n	8006a5a <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	2b08      	cmp	r3, #8
 800699e:	d005      	beq.n	80069ac <HAL_RCC_OscConfig+0x1dc>
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	2b0c      	cmp	r3, #12
 80069a4:	d10d      	bne.n	80069c2 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b03      	cmp	r3, #3
 80069aa:	d10a      	bne.n	80069c2 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069ac:	f7ff fcb3 	bl	8006316 <LL_RCC_HSE_IsReady>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d050      	beq.n	8006a58 <HAL_RCC_OscConfig+0x288>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d14c      	bne.n	8006a58 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e29b      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80069c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80069d4:	4313      	orrs	r3, r2
 80069d6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069e0:	d102      	bne.n	80069e8 <HAL_RCC_OscConfig+0x218>
 80069e2:	f7ff fc7c 	bl	80062de <LL_RCC_HSE_Enable>
 80069e6:	e00d      	b.n	8006a04 <HAL_RCC_OscConfig+0x234>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80069f0:	d104      	bne.n	80069fc <HAL_RCC_OscConfig+0x22c>
 80069f2:	f7ff fc47 	bl	8006284 <LL_RCC_HSE_EnableTcxo>
 80069f6:	f7ff fc72 	bl	80062de <LL_RCC_HSE_Enable>
 80069fa:	e003      	b.n	8006a04 <HAL_RCC_OscConfig+0x234>
 80069fc:	f7ff fc7d 	bl	80062fa <LL_RCC_HSE_Disable>
 8006a00:	f7ff fc4e 	bl	80062a0 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d012      	beq.n	8006a32 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0c:	f7fd fe14 	bl	8004638 <HAL_GetTick>
 8006a10:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006a12:	e008      	b.n	8006a26 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a14:	f7fd fe10 	bl	8004638 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	2b64      	cmp	r3, #100	; 0x64
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e269      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006a26:	f7ff fc76 	bl	8006316 <LL_RCC_HSE_IsReady>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d0f1      	beq.n	8006a14 <HAL_RCC_OscConfig+0x244>
 8006a30:	e013      	b.n	8006a5a <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a32:	f7fd fe01 	bl	8004638 <HAL_GetTick>
 8006a36:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006a38:	e008      	b.n	8006a4c <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a3a:	f7fd fdfd 	bl	8004638 <HAL_GetTick>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b64      	cmp	r3, #100	; 0x64
 8006a46:	d901      	bls.n	8006a4c <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e256      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006a4c:	f7ff fc63 	bl	8006316 <LL_RCC_HSE_IsReady>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1f1      	bne.n	8006a3a <HAL_RCC_OscConfig+0x26a>
 8006a56:	e000      	b.n	8006a5a <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a58:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0302 	and.w	r3, r3, #2
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d04b      	beq.n	8006afe <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	2b04      	cmp	r3, #4
 8006a6a:	d005      	beq.n	8006a78 <HAL_RCC_OscConfig+0x2a8>
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	2b0c      	cmp	r3, #12
 8006a70:	d113      	bne.n	8006a9a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d110      	bne.n	8006a9a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a78:	f7ff fc7a 	bl	8006370 <LL_RCC_HSI_IsReady>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d005      	beq.n	8006a8e <HAL_RCC_OscConfig+0x2be>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e235      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7ff fc7d 	bl	8006392 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a98:	e031      	b.n	8006afe <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d019      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006aa2:	f7ff fc49 	bl	8006338 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa6:	f7fd fdc7 	bl	8004638 <HAL_GetTick>
 8006aaa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006aac:	e008      	b.n	8006ac0 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006aae:	f7fd fdc3 	bl	8004638 <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d901      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e21c      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006ac0:	f7ff fc56 	bl	8006370 <LL_RCC_HSI_IsReady>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d0f1      	beq.n	8006aae <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7ff fc5f 	bl	8006392 <LL_RCC_HSI_SetCalibTrimming>
 8006ad4:	e013      	b.n	8006afe <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ad6:	f7ff fc3d 	bl	8006354 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ada:	f7fd fdad 	bl	8004638 <HAL_GetTick>
 8006ade:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006ae0:	e008      	b.n	8006af4 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ae2:	f7fd fda9 	bl	8004638 <HAL_GetTick>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	1ad3      	subs	r3, r2, r3
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d901      	bls.n	8006af4 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8006af0:	2303      	movs	r3, #3
 8006af2:	e202      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006af4:	f7ff fc3c 	bl	8006370 <LL_RCC_HSI_IsReady>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1f1      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0308 	and.w	r3, r3, #8
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d06f      	beq.n	8006bea <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d057      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 8006b12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b1a:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	69da      	ldr	r2, [r3, #28]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f003 0310 	and.w	r3, r3, #16
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d036      	beq.n	8006b98 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f003 0302 	and.w	r3, r3, #2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d006      	beq.n	8006b42 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e1db      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d018      	beq.n	8006b7e <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8006b4c:	f7ff fc56 	bl	80063fc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006b50:	f7fd fd72 	bl	8004638 <HAL_GetTick>
 8006b54:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8006b56:	e00d      	b.n	8006b74 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b58:	f7fd fd6e 	bl	8004638 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	2b11      	cmp	r3, #17
 8006b64:	d906      	bls.n	8006b74 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 8006b66:	2303      	movs	r3, #3
 8006b68:	e1c7      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
 8006b6a:	bf00      	nop
 8006b6c:	20000000 	.word	0x20000000
 8006b70:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 8006b74:	f7ff fc52 	bl	800641c <LL_RCC_LSI_IsReady>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1ec      	bne.n	8006b58 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006b7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b86:	f023 0210 	bic.w	r2, r3, #16
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b92:	4313      	orrs	r3, r2
 8006b94:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b98:	f7ff fc20 	bl	80063dc <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b9c:	f7fd fd4c 	bl	8004638 <HAL_GetTick>
 8006ba0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006ba2:	e008      	b.n	8006bb6 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ba4:	f7fd fd48 	bl	8004638 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b11      	cmp	r3, #17
 8006bb0:	d901      	bls.n	8006bb6 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e1a1      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006bb6:	f7ff fc31 	bl	800641c <LL_RCC_LSI_IsReady>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d0f1      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x3d4>
 8006bc0:	e013      	b.n	8006bea <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bc2:	f7ff fc1b 	bl	80063fc <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bc6:	f7fd fd37 	bl	8004638 <HAL_GetTick>
 8006bca:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006bcc:	e008      	b.n	8006be0 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bce:	f7fd fd33 	bl	8004638 <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b11      	cmp	r3, #17
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e18c      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006be0:	f7ff fc1c 	bl	800641c <LL_RCC_LSI_IsReady>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1f1      	bne.n	8006bce <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f003 0304 	and.w	r3, r3, #4
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	f000 80d8 	beq.w	8006da8 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006bf8:	f7ff fb32 	bl	8006260 <LL_PWR_IsEnabledBkUpAccess>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d113      	bne.n	8006c2a <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006c02:	f7ff fa71 	bl	80060e8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c06:	f7fd fd17 	bl	8004638 <HAL_GetTick>
 8006c0a:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006c0c:	e008      	b.n	8006c20 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c0e:	f7fd fd13 	bl	8004638 <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	2b02      	cmp	r3, #2
 8006c1a:	d901      	bls.n	8006c20 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e16c      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006c20:	f7ff fb1e 	bl	8006260 <LL_PWR_IsEnabledBkUpAccess>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d0f1      	beq.n	8006c0e <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d07b      	beq.n	8006d2a <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	2b85      	cmp	r3, #133	; 0x85
 8006c38:	d003      	beq.n	8006c42 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	2b05      	cmp	r3, #5
 8006c40:	d109      	bne.n	8006c56 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006c42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c4e:	f043 0304 	orr.w	r3, r3, #4
 8006c52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c56:	f7fd fcef 	bl	8004638 <HAL_GetTick>
 8006c5a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c68:	f043 0301 	orr.w	r3, r3, #1
 8006c6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006c70:	e00a      	b.n	8006c88 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c72:	f7fd fce1 	bl	8004638 <HAL_GetTick>
 8006c76:	4602      	mov	r2, r0
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d901      	bls.n	8006c88 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e138      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006c88:	f7ff fb97 	bl	80063ba <LL_RCC_LSE_IsReady>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d0ef      	beq.n	8006c72 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	2b81      	cmp	r3, #129	; 0x81
 8006c98:	d003      	beq.n	8006ca2 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	2b85      	cmp	r3, #133	; 0x85
 8006ca0:	d121      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ca2:	f7fd fcc9 	bl	8004638 <HAL_GetTick>
 8006ca6:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006cbc:	e00a      	b.n	8006cd4 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cbe:	f7fd fcbb 	bl	8004638 <HAL_GetTick>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d901      	bls.n	8006cd4 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	e112      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d0ec      	beq.n	8006cbe <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006ce4:	e060      	b.n	8006da8 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ce6:	f7fd fca7 	bl	8004638 <HAL_GetTick>
 8006cea:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006cec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cf4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006cf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d00:	e00a      	b.n	8006d18 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d02:	f7fd fc99 	bl	8004638 <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e0f0      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1ec      	bne.n	8006d02 <HAL_RCC_OscConfig+0x532>
 8006d28:	e03e      	b.n	8006da8 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d2a:	f7fd fc85 	bl	8004638 <HAL_GetTick>
 8006d2e:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d44:	e00a      	b.n	8006d5c <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d46:	f7fd fc77 	bl	8004638 <HAL_GetTick>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	1ad3      	subs	r3, r2, r3
 8006d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d901      	bls.n	8006d5c <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	e0ce      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006d5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1ec      	bne.n	8006d46 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d6c:	f7fd fc64 	bl	8004638 <HAL_GetTick>
 8006d70:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d7e:	f023 0301 	bic.w	r3, r3, #1
 8006d82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006d86:	e00a      	b.n	8006d9e <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d88:	f7fd fc56 	bl	8004638 <HAL_GetTick>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e0ad      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006d9e:	f7ff fb0c 	bl	80063ba <LL_RCC_LSE_IsReady>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1ef      	bne.n	8006d88 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 80a3 	beq.w	8006ef8 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	2b0c      	cmp	r3, #12
 8006db6:	d076      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d14b      	bne.n	8006e58 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dc0:	f7ff fc62 	bl	8006688 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc4:	f7fd fc38 	bl	8004638 <HAL_GetTick>
 8006dc8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006dca:	e008      	b.n	8006dde <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dcc:	f7fd fc34 	bl	8004638 <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	2b0a      	cmp	r3, #10
 8006dd8:	d901      	bls.n	8006dde <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e08d      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006dde:	f7ff fc61 	bl	80066a4 <LL_RCC_PLL_IsReady>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f1      	bne.n	8006dcc <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dec:	68da      	ldr	r2, [r3, #12]
 8006dee:	4b45      	ldr	r3, [pc, #276]	; (8006f04 <HAL_RCC_OscConfig+0x734>)
 8006df0:	4013      	ands	r3, r2
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006dfa:	4311      	orrs	r1, r2
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e00:	0212      	lsls	r2, r2, #8
 8006e02:	4311      	orrs	r1, r2
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006e08:	4311      	orrs	r1, r2
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006e0e:	4311      	orrs	r1, r2
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006e14:	430a      	orrs	r2, r1
 8006e16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e1e:	f7ff fc25 	bl	800666c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e30:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e32:	f7fd fc01 	bl	8004638 <HAL_GetTick>
 8006e36:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006e38:	e008      	b.n	8006e4c <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e3a:	f7fd fbfd 	bl	8004638 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	2b0a      	cmp	r3, #10
 8006e46:	d901      	bls.n	8006e4c <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e056      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006e4c:	f7ff fc2a 	bl	80066a4 <LL_RCC_PLL_IsReady>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0f1      	beq.n	8006e3a <HAL_RCC_OscConfig+0x66a>
 8006e56:	e04f      	b.n	8006ef8 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e58:	f7ff fc16 	bl	8006688 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8006e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e66:	f023 0303 	bic.w	r3, r3, #3
 8006e6a:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006e6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e76:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8006e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e7e:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e80:	f7fd fbda 	bl	8004638 <HAL_GetTick>
 8006e84:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006e86:	e008      	b.n	8006e9a <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e88:	f7fd fbd6 	bl	8004638 <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	2b0a      	cmp	r3, #10
 8006e94:	d901      	bls.n	8006e9a <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8006e96:	2303      	movs	r3, #3
 8006e98:	e02f      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006e9a:	f7ff fc03 	bl	80066a4 <LL_RCC_PLL_IsReady>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1f1      	bne.n	8006e88 <HAL_RCC_OscConfig+0x6b8>
 8006ea4:	e028      	b.n	8006ef8 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d101      	bne.n	8006eb2 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e023      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006eb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	f003 0203 	and.w	r2, r3, #3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d115      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d10e      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee0:	021b      	lsls	r3, r3, #8
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d106      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d001      	beq.n	8006ef8 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e000      	b.n	8006efa <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8006ef8:	2300      	movs	r3, #0
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3720      	adds	r7, #32
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	11c1808c 	.word	0x11c1808c

08006f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d101      	bne.n	8006f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e12c      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f1c:	4b98      	ldr	r3, [pc, #608]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 0307 	and.w	r3, r3, #7
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d91b      	bls.n	8006f62 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f2a:	4b95      	ldr	r3, [pc, #596]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f023 0207 	bic.w	r2, r3, #7
 8006f32:	4993      	ldr	r1, [pc, #588]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f3a:	f7fd fb7d 	bl	8004638 <HAL_GetTick>
 8006f3e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f40:	e008      	b.n	8006f54 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006f42:	f7fd fb79 	bl	8004638 <HAL_GetTick>
 8006f46:	4602      	mov	r2, r0
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d901      	bls.n	8006f54 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e110      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f54:	4b8a      	ldr	r3, [pc, #552]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0307 	and.w	r3, r3, #7
 8006f5c:	683a      	ldr	r2, [r7, #0]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d1ef      	bne.n	8006f42 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d016      	beq.n	8006f9c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7ff fae8 	bl	8006548 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006f78:	f7fd fb5e 	bl	8004638 <HAL_GetTick>
 8006f7c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006f80:	f7fd fb5a 	bl	8004638 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e0f1      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006f92:	f7ff fbc5 	bl	8006720 <LL_RCC_IsActiveFlag_HPRE>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0f1      	beq.n	8006f80 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0320 	and.w	r3, r3, #32
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d016      	beq.n	8006fd6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	695b      	ldr	r3, [r3, #20]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7ff fade 	bl	800656e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006fb2:	f7fd fb41 	bl	8004638 <HAL_GetTick>
 8006fb6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006fb8:	e008      	b.n	8006fcc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006fba:	f7fd fb3d 	bl	8004638 <HAL_GetTick>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	2b02      	cmp	r3, #2
 8006fc6:	d901      	bls.n	8006fcc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e0d4      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006fcc:	f7ff fbb9 	bl	8006742 <LL_RCC_IsActiveFlag_C2HPRE>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0f1      	beq.n	8006fba <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d016      	beq.n	8007010 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7ff fad6 	bl	8006598 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006fec:	f7fd fb24 	bl	8004638 <HAL_GetTick>
 8006ff0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006ff4:	f7fd fb20 	bl	8004638 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d901      	bls.n	8007006 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e0b7      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007006:	f7ff fbae 	bl	8006766 <LL_RCC_IsActiveFlag_SHDHPRE>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d0f1      	beq.n	8006ff4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0304 	and.w	r3, r3, #4
 8007018:	2b00      	cmp	r3, #0
 800701a:	d016      	beq.n	800704a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	4618      	mov	r0, r3
 8007022:	f7ff facf 	bl	80065c4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007026:	f7fd fb07 	bl	8004638 <HAL_GetTick>
 800702a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800702c:	e008      	b.n	8007040 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800702e:	f7fd fb03 	bl	8004638 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d901      	bls.n	8007040 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e09a      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007040:	f7ff fba3 	bl	800678a <LL_RCC_IsActiveFlag_PPRE1>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0f1      	beq.n	800702e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0308 	and.w	r3, r3, #8
 8007052:	2b00      	cmp	r3, #0
 8007054:	d017      	beq.n	8007086 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	691b      	ldr	r3, [r3, #16]
 800705a:	00db      	lsls	r3, r3, #3
 800705c:	4618      	mov	r0, r3
 800705e:	f7ff fac4 	bl	80065ea <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007062:	f7fd fae9 	bl	8004638 <HAL_GetTick>
 8007066:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007068:	e008      	b.n	800707c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800706a:	f7fd fae5 	bl	8004638 <HAL_GetTick>
 800706e:	4602      	mov	r2, r0
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	2b02      	cmp	r3, #2
 8007076:	d901      	bls.n	800707c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e07c      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800707c:	f7ff fb96 	bl	80067ac <LL_RCC_IsActiveFlag_PPRE2>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d0f1      	beq.n	800706a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d043      	beq.n	800711a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	2b02      	cmp	r3, #2
 8007098:	d106      	bne.n	80070a8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800709a:	f7ff f93c 	bl	8006316 <LL_RCC_HSE_IsReady>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d11e      	bne.n	80070e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e066      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b03      	cmp	r3, #3
 80070ae:	d106      	bne.n	80070be <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80070b0:	f7ff faf8 	bl	80066a4 <LL_RCC_PLL_IsReady>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d113      	bne.n	80070e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e05b      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d106      	bne.n	80070d4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80070c6:	f7ff f9d6 	bl	8006476 <LL_RCC_MSI_IsReady>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d108      	bne.n	80070e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e050      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80070d4:	f7ff f94c 	bl	8006370 <LL_RCC_HSI_IsReady>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d101      	bne.n	80070e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e049      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7ff fa10 	bl	800650c <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070ec:	f7fd faa4 	bl	8004638 <HAL_GetTick>
 80070f0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f2:	e00a      	b.n	800710a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f4:	f7fd faa0 	bl	8004638 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007102:	4293      	cmp	r3, r2
 8007104:	d901      	bls.n	800710a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e035      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800710a:	f7ff fa12 	bl	8006532 <LL_RCC_GetSysClkSource>
 800710e:	4602      	mov	r2, r0
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	429a      	cmp	r2, r3
 8007118:	d1ec      	bne.n	80070f4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800711a:	4b19      	ldr	r3, [pc, #100]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0307 	and.w	r3, r3, #7
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	429a      	cmp	r2, r3
 8007126:	d21b      	bcs.n	8007160 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007128:	4b15      	ldr	r3, [pc, #84]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f023 0207 	bic.w	r2, r3, #7
 8007130:	4913      	ldr	r1, [pc, #76]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	4313      	orrs	r3, r2
 8007136:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007138:	f7fd fa7e 	bl	8004638 <HAL_GetTick>
 800713c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800713e:	e008      	b.n	8007152 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007140:	f7fd fa7a 	bl	8004638 <HAL_GetTick>
 8007144:	4602      	mov	r2, r0
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	1ad3      	subs	r3, r2, r3
 800714a:	2b02      	cmp	r3, #2
 800714c:	d901      	bls.n	8007152 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800714e:	2303      	movs	r3, #3
 8007150:	e011      	b.n	8007176 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007152:	4b0b      	ldr	r3, [pc, #44]	; (8007180 <HAL_RCC_ClockConfig+0x278>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f003 0307 	and.w	r3, r3, #7
 800715a:	683a      	ldr	r2, [r7, #0]
 800715c:	429a      	cmp	r2, r3
 800715e:	d1ef      	bne.n	8007140 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007160:	f000 f8b4 	bl	80072cc <HAL_RCC_GetHCLKFreq>
 8007164:	4603      	mov	r3, r0
 8007166:	4a07      	ldr	r2, [pc, #28]	; (8007184 <HAL_RCC_ClockConfig+0x27c>)
 8007168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800716a:	4b07      	ldr	r3, [pc, #28]	; (8007188 <HAL_RCC_ClockConfig+0x280>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4618      	mov	r0, r3
 8007170:	f7fd fa58 	bl	8004624 <HAL_InitTick>
 8007174:	4603      	mov	r3, r0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3710      	adds	r7, #16
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	58004000 	.word	0x58004000
 8007184:	20000000 	.word	0x20000000
 8007188:	20000004 	.word	0x20000004

0800718c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800718c:	b590      	push	{r4, r7, lr}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8007192:	2300      	movs	r3, #0
 8007194:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8007196:	2300      	movs	r3, #0
 8007198:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800719a:	f7ff f9ca 	bl	8006532 <LL_RCC_GetSysClkSource>
 800719e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80071a0:	f7ff fab3 	bl	800670a <LL_RCC_PLL_GetMainSource>
 80071a4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d005      	beq.n	80071b8 <HAL_RCC_GetSysClockFreq+0x2c>
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	2b0c      	cmp	r3, #12
 80071b0:	d139      	bne.n	8007226 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d136      	bne.n	8007226 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80071b8:	f7ff f96d 	bl	8006496 <LL_RCC_MSI_IsEnabledRangeSelect>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d115      	bne.n	80071ee <HAL_RCC_GetSysClockFreq+0x62>
 80071c2:	f7ff f968 	bl	8006496 <LL_RCC_MSI_IsEnabledRangeSelect>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d106      	bne.n	80071da <HAL_RCC_GetSysClockFreq+0x4e>
 80071cc:	f7ff f973 	bl	80064b6 <LL_RCC_MSI_GetRange>
 80071d0:	4603      	mov	r3, r0
 80071d2:	0a1b      	lsrs	r3, r3, #8
 80071d4:	f003 030f 	and.w	r3, r3, #15
 80071d8:	e005      	b.n	80071e6 <HAL_RCC_GetSysClockFreq+0x5a>
 80071da:	f7ff f977 	bl	80064cc <LL_RCC_MSI_GetRangeAfterStandby>
 80071de:	4603      	mov	r3, r0
 80071e0:	0a1b      	lsrs	r3, r3, #8
 80071e2:	f003 030f 	and.w	r3, r3, #15
 80071e6:	4a36      	ldr	r2, [pc, #216]	; (80072c0 <HAL_RCC_GetSysClockFreq+0x134>)
 80071e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071ec:	e014      	b.n	8007218 <HAL_RCC_GetSysClockFreq+0x8c>
 80071ee:	f7ff f952 	bl	8006496 <LL_RCC_MSI_IsEnabledRangeSelect>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d106      	bne.n	8007206 <HAL_RCC_GetSysClockFreq+0x7a>
 80071f8:	f7ff f95d 	bl	80064b6 <LL_RCC_MSI_GetRange>
 80071fc:	4603      	mov	r3, r0
 80071fe:	091b      	lsrs	r3, r3, #4
 8007200:	f003 030f 	and.w	r3, r3, #15
 8007204:	e005      	b.n	8007212 <HAL_RCC_GetSysClockFreq+0x86>
 8007206:	f7ff f961 	bl	80064cc <LL_RCC_MSI_GetRangeAfterStandby>
 800720a:	4603      	mov	r3, r0
 800720c:	091b      	lsrs	r3, r3, #4
 800720e:	f003 030f 	and.w	r3, r3, #15
 8007212:	4a2b      	ldr	r2, [pc, #172]	; (80072c0 <HAL_RCC_GetSysClockFreq+0x134>)
 8007214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007218:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d115      	bne.n	800724c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007224:	e012      	b.n	800724c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2b04      	cmp	r3, #4
 800722a:	d102      	bne.n	8007232 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800722c:	4b25      	ldr	r3, [pc, #148]	; (80072c4 <HAL_RCC_GetSysClockFreq+0x138>)
 800722e:	617b      	str	r3, [r7, #20]
 8007230:	e00c      	b.n	800724c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	2b08      	cmp	r3, #8
 8007236:	d109      	bne.n	800724c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007238:	f7ff f840 	bl	80062bc <LL_RCC_HSE_IsEnabledDiv2>
 800723c:	4603      	mov	r3, r0
 800723e:	2b01      	cmp	r3, #1
 8007240:	d102      	bne.n	8007248 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8007242:	4b20      	ldr	r3, [pc, #128]	; (80072c4 <HAL_RCC_GetSysClockFreq+0x138>)
 8007244:	617b      	str	r3, [r7, #20]
 8007246:	e001      	b.n	800724c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007248:	4b1f      	ldr	r3, [pc, #124]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800724a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800724c:	f7ff f971 	bl	8006532 <LL_RCC_GetSysClkSource>
 8007250:	4603      	mov	r3, r0
 8007252:	2b0c      	cmp	r3, #12
 8007254:	d12f      	bne.n	80072b6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8007256:	f7ff fa58 	bl	800670a <LL_RCC_PLL_GetMainSource>
 800725a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2b02      	cmp	r3, #2
 8007260:	d003      	beq.n	800726a <HAL_RCC_GetSysClockFreq+0xde>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2b03      	cmp	r3, #3
 8007266:	d003      	beq.n	8007270 <HAL_RCC_GetSysClockFreq+0xe4>
 8007268:	e00d      	b.n	8007286 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800726a:	4b16      	ldr	r3, [pc, #88]	; (80072c4 <HAL_RCC_GetSysClockFreq+0x138>)
 800726c:	60fb      	str	r3, [r7, #12]
        break;
 800726e:	e00d      	b.n	800728c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007270:	f7ff f824 	bl	80062bc <LL_RCC_HSE_IsEnabledDiv2>
 8007274:	4603      	mov	r3, r0
 8007276:	2b01      	cmp	r3, #1
 8007278:	d102      	bne.n	8007280 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800727a:	4b12      	ldr	r3, [pc, #72]	; (80072c4 <HAL_RCC_GetSysClockFreq+0x138>)
 800727c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800727e:	e005      	b.n	800728c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8007280:	4b11      	ldr	r3, [pc, #68]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x13c>)
 8007282:	60fb      	str	r3, [r7, #12]
        break;
 8007284:	e002      	b.n	800728c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	60fb      	str	r3, [r7, #12]
        break;
 800728a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800728c:	f7ff fa1b 	bl	80066c6 <LL_RCC_PLL_GetN>
 8007290:	4602      	mov	r2, r0
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	fb03 f402 	mul.w	r4, r3, r2
 8007298:	f7ff fa2c 	bl	80066f4 <LL_RCC_PLL_GetDivider>
 800729c:	4603      	mov	r3, r0
 800729e:	091b      	lsrs	r3, r3, #4
 80072a0:	3301      	adds	r3, #1
 80072a2:	fbb4 f4f3 	udiv	r4, r4, r3
 80072a6:	f7ff fa1a 	bl	80066de <LL_RCC_PLL_GetR>
 80072aa:	4603      	mov	r3, r0
 80072ac:	0f5b      	lsrs	r3, r3, #29
 80072ae:	3301      	adds	r3, #1
 80072b0:	fbb4 f3f3 	udiv	r3, r4, r3
 80072b4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80072b6:	697b      	ldr	r3, [r7, #20]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	371c      	adds	r7, #28
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd90      	pop	{r4, r7, pc}
 80072c0:	08010b94 	.word	0x08010b94
 80072c4:	00f42400 	.word	0x00f42400
 80072c8:	01e84800 	.word	0x01e84800

080072cc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072cc:	b598      	push	{r3, r4, r7, lr}
 80072ce:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80072d0:	f7ff ff5c 	bl	800718c <HAL_RCC_GetSysClockFreq>
 80072d4:	4604      	mov	r4, r0
 80072d6:	f7ff f99b 	bl	8006610 <LL_RCC_GetAHBPrescaler>
 80072da:	4603      	mov	r3, r0
 80072dc:	091b      	lsrs	r3, r3, #4
 80072de:	f003 030f 	and.w	r3, r3, #15
 80072e2:	4a03      	ldr	r2, [pc, #12]	; (80072f0 <HAL_RCC_GetHCLKFreq+0x24>)
 80072e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072e8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	bd98      	pop	{r3, r4, r7, pc}
 80072f0:	08010b34 	.word	0x08010b34

080072f4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072f4:	b598      	push	{r3, r4, r7, lr}
 80072f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80072f8:	f7ff ffe8 	bl	80072cc <HAL_RCC_GetHCLKFreq>
 80072fc:	4604      	mov	r4, r0
 80072fe:	f7ff f99f 	bl	8006640 <LL_RCC_GetAPB1Prescaler>
 8007302:	4603      	mov	r3, r0
 8007304:	0a1b      	lsrs	r3, r3, #8
 8007306:	4a03      	ldr	r2, [pc, #12]	; (8007314 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800730c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007310:	4618      	mov	r0, r3
 8007312:	bd98      	pop	{r3, r4, r7, pc}
 8007314:	08010b74 	.word	0x08010b74

08007318 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007318:	b598      	push	{r3, r4, r7, lr}
 800731a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800731c:	f7ff ffd6 	bl	80072cc <HAL_RCC_GetHCLKFreq>
 8007320:	4604      	mov	r4, r0
 8007322:	f7ff f998 	bl	8006656 <LL_RCC_GetAPB2Prescaler>
 8007326:	4603      	mov	r3, r0
 8007328:	0adb      	lsrs	r3, r3, #11
 800732a:	4a03      	ldr	r2, [pc, #12]	; (8007338 <HAL_RCC_GetPCLK2Freq+0x20>)
 800732c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007330:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007334:	4618      	mov	r0, r3
 8007336:	bd98      	pop	{r3, r4, r7, pc}
 8007338:	08010b74 	.word	0x08010b74

0800733c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800733c:	b590      	push	{r4, r7, lr}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	091b      	lsrs	r3, r3, #4
 8007348:	f003 030f 	and.w	r3, r3, #15
 800734c:	4a10      	ldr	r2, [pc, #64]	; (8007390 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800734e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007352:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8007354:	f7ff f967 	bl	8006626 <LL_RCC_GetAHB3Prescaler>
 8007358:	4603      	mov	r3, r0
 800735a:	091b      	lsrs	r3, r3, #4
 800735c:	f003 030f 	and.w	r3, r3, #15
 8007360:	4a0c      	ldr	r2, [pc, #48]	; (8007394 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8007362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	fbb2 f3f3 	udiv	r3, r2, r3
 800736c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	4a09      	ldr	r2, [pc, #36]	; (8007398 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8007372:	fba2 2303 	umull	r2, r3, r2, r3
 8007376:	0c9c      	lsrs	r4, r3, #18
 8007378:	f7fe fef8 	bl	800616c <HAL_PWREx_GetVoltageRange>
 800737c:	4603      	mov	r3, r0
 800737e:	4619      	mov	r1, r3
 8007380:	4620      	mov	r0, r4
 8007382:	f000 f80b 	bl	800739c <RCC_SetFlashLatency>
 8007386:	4603      	mov	r3, r0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	bd90      	pop	{r4, r7, pc}
 8007390:	08010b94 	.word	0x08010b94
 8007394:	08010b34 	.word	0x08010b34
 8007398:	431bde83 	.word	0x431bde83

0800739c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b08e      	sub	sp, #56	; 0x38
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80073a6:	4a3a      	ldr	r2, [pc, #232]	; (8007490 <RCC_SetFlashLatency+0xf4>)
 80073a8:	f107 0320 	add.w	r3, r7, #32
 80073ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073b0:	6018      	str	r0, [r3, #0]
 80073b2:	3304      	adds	r3, #4
 80073b4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80073b6:	4a37      	ldr	r2, [pc, #220]	; (8007494 <RCC_SetFlashLatency+0xf8>)
 80073b8:	f107 0318 	add.w	r3, r7, #24
 80073bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073c0:	6018      	str	r0, [r3, #0]
 80073c2:	3304      	adds	r3, #4
 80073c4:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80073c6:	4a34      	ldr	r2, [pc, #208]	; (8007498 <RCC_SetFlashLatency+0xfc>)
 80073c8:	f107 030c 	add.w	r3, r7, #12
 80073cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80073ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80073d2:	2300      	movs	r3, #0
 80073d4:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073dc:	d11b      	bne.n	8007416 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80073de:	2300      	movs	r3, #0
 80073e0:	633b      	str	r3, [r7, #48]	; 0x30
 80073e2:	e014      	b.n	800740e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80073e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e6:	005b      	lsls	r3, r3, #1
 80073e8:	3338      	adds	r3, #56	; 0x38
 80073ea:	443b      	add	r3, r7
 80073ec:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80073f0:	461a      	mov	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d807      	bhi.n	8007408 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80073f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	3338      	adds	r3, #56	; 0x38
 80073fe:	443b      	add	r3, r7
 8007400:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007404:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007406:	e021      	b.n	800744c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740a:	3301      	adds	r3, #1
 800740c:	633b      	str	r3, [r7, #48]	; 0x30
 800740e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007410:	2b02      	cmp	r3, #2
 8007412:	d9e7      	bls.n	80073e4 <RCC_SetFlashLatency+0x48>
 8007414:	e01a      	b.n	800744c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007416:	2300      	movs	r3, #0
 8007418:	62fb      	str	r3, [r7, #44]	; 0x2c
 800741a:	e014      	b.n	8007446 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800741c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800741e:	005b      	lsls	r3, r3, #1
 8007420:	3338      	adds	r3, #56	; 0x38
 8007422:	443b      	add	r3, r7
 8007424:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8007428:	461a      	mov	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4293      	cmp	r3, r2
 800742e:	d807      	bhi.n	8007440 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	3338      	adds	r3, #56	; 0x38
 8007436:	443b      	add	r3, r7
 8007438:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800743c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800743e:	e005      	b.n	800744c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007442:	3301      	adds	r3, #1
 8007444:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007448:	2b02      	cmp	r3, #2
 800744a:	d9e7      	bls.n	800741c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800744c:	4b13      	ldr	r3, [pc, #76]	; (800749c <RCC_SetFlashLatency+0x100>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f023 0207 	bic.w	r2, r3, #7
 8007454:	4911      	ldr	r1, [pc, #68]	; (800749c <RCC_SetFlashLatency+0x100>)
 8007456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007458:	4313      	orrs	r3, r2
 800745a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800745c:	f7fd f8ec 	bl	8004638 <HAL_GetTick>
 8007460:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007462:	e008      	b.n	8007476 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007464:	f7fd f8e8 	bl	8004638 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d901      	bls.n	8007476 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e007      	b.n	8007486 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007476:	4b09      	ldr	r3, [pc, #36]	; (800749c <RCC_SetFlashLatency+0x100>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0307 	and.w	r3, r3, #7
 800747e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007480:	429a      	cmp	r2, r3
 8007482:	d1ef      	bne.n	8007464 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3738      	adds	r7, #56	; 0x38
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	0801035c 	.word	0x0801035c
 8007494:	08010364 	.word	0x08010364
 8007498:	0801036c 	.word	0x0801036c
 800749c:	58004000 	.word	0x58004000

080074a0 <LL_RCC_LSE_IsReady>:
{
 80074a0:	b480      	push	{r7}
 80074a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80074a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ac:	f003 0302 	and.w	r3, r3, #2
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d101      	bne.n	80074b8 <LL_RCC_LSE_IsReady+0x18>
 80074b4:	2301      	movs	r3, #1
 80074b6:	e000      	b.n	80074ba <LL_RCC_LSE_IsReady+0x1a>
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	46bd      	mov	sp, r7
 80074be:	bc80      	pop	{r7}
 80074c0:	4770      	bx	lr

080074c2 <LL_RCC_SetUSARTClockSource>:
{
 80074c2:	b480      	push	{r7}
 80074c4:	b083      	sub	sp, #12
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80074ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	0c1b      	lsrs	r3, r3, #16
 80074d6:	43db      	mvns	r3, r3
 80074d8:	401a      	ands	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	b29b      	uxth	r3, r3
 80074de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074e2:	4313      	orrs	r3, r2
 80074e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bc80      	pop	{r7}
 80074f0:	4770      	bx	lr

080074f2 <LL_RCC_SetI2SClockSource>:
{
 80074f2:	b480      	push	{r7}
 80074f4:	b083      	sub	sp, #12
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80074fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007502:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007506:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4313      	orrs	r3, r2
 800750e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007512:	bf00      	nop
 8007514:	370c      	adds	r7, #12
 8007516:	46bd      	mov	sp, r7
 8007518:	bc80      	pop	{r7}
 800751a:	4770      	bx	lr

0800751c <LL_RCC_SetLPUARTClockSource>:
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8007524:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800752c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007530:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4313      	orrs	r3, r2
 8007538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	bc80      	pop	{r7}
 8007544:	4770      	bx	lr

08007546 <LL_RCC_SetI2CClockSource>:
{
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800754e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007552:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	091b      	lsrs	r3, r3, #4
 800755a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800755e:	43db      	mvns	r3, r3
 8007560:	401a      	ands	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	011b      	lsls	r3, r3, #4
 8007566:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800756a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800756e:	4313      	orrs	r3, r2
 8007570:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	bc80      	pop	{r7}
 800757c:	4770      	bx	lr

0800757e <LL_RCC_SetLPTIMClockSource>:
{
 800757e:	b480      	push	{r7}
 8007580:	b083      	sub	sp, #12
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8007586:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800758a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	0c1b      	lsrs	r3, r3, #16
 8007592:	041b      	lsls	r3, r3, #16
 8007594:	43db      	mvns	r3, r3
 8007596:	401a      	ands	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	041b      	lsls	r3, r3, #16
 800759c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075a0:	4313      	orrs	r3, r2
 80075a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bc80      	pop	{r7}
 80075ae:	4770      	bx	lr

080075b0 <LL_RCC_SetRNGClockSource>:
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80075b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075c0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80075c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80075d0:	bf00      	nop
 80075d2:	370c      	adds	r7, #12
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bc80      	pop	{r7}
 80075d8:	4770      	bx	lr

080075da <LL_RCC_SetADCClockSource>:
{
 80075da:	b480      	push	{r7}
 80075dc:	b083      	sub	sp, #12
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80075e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80075ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80075fa:	bf00      	nop
 80075fc:	370c      	adds	r7, #12
 80075fe:	46bd      	mov	sp, r7
 8007600:	bc80      	pop	{r7}
 8007602:	4770      	bx	lr

08007604 <LL_RCC_SetRTCClockSource>:
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800760c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007614:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007618:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4313      	orrs	r3, r2
 8007620:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8007624:	bf00      	nop
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	bc80      	pop	{r7}
 800762c:	4770      	bx	lr

0800762e <LL_RCC_GetRTCClockSource>:
{
 800762e:	b480      	push	{r7}
 8007630:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8007632:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800763a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800763e:	4618      	mov	r0, r3
 8007640:	46bd      	mov	sp, r7
 8007642:	bc80      	pop	{r7}
 8007644:	4770      	bx	lr

08007646 <LL_RCC_ForceBackupDomainReset>:
{
 8007646:	b480      	push	{r7}
 8007648:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800764a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800764e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007652:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007656:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800765a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800765e:	bf00      	nop
 8007660:	46bd      	mov	sp, r7
 8007662:	bc80      	pop	{r7}
 8007664:	4770      	bx	lr

08007666 <LL_RCC_ReleaseBackupDomainReset>:
{
 8007666:	b480      	push	{r7}
 8007668:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800766a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800766e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007672:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800767a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800767e:	bf00      	nop
 8007680:	46bd      	mov	sp, r7
 8007682:	bc80      	pop	{r7}
 8007684:	4770      	bx	lr
	...

08007688 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8007690:	2300      	movs	r3, #0
 8007692:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8007694:	2300      	movs	r3, #0
 8007696:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007698:	2300      	movs	r3, #0
 800769a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d058      	beq.n	800775a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80076a8:	f7fe fd1e 	bl	80060e8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076ac:	f7fc ffc4 	bl	8004638 <HAL_GetTick>
 80076b0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80076b2:	e009      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076b4:	f7fc ffc0 	bl	8004638 <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d902      	bls.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	74fb      	strb	r3, [r7, #19]
        break;
 80076c6:	e006      	b.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80076c8:	4b7b      	ldr	r3, [pc, #492]	; (80078b8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076d4:	d1ee      	bne.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80076d6:	7cfb      	ldrb	r3, [r7, #19]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d13c      	bne.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80076dc:	f7ff ffa7 	bl	800762e <LL_RCC_GetRTCClockSource>
 80076e0:	4602      	mov	r2, r0
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d00f      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80076ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076f6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80076f8:	f7ff ffa5 	bl	8007646 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80076fc:	f7ff ffb3 	bl	8007666 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007700:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f003 0302 	and.w	r3, r3, #2
 8007710:	2b00      	cmp	r3, #0
 8007712:	d014      	beq.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007714:	f7fc ff90 	bl	8004638 <HAL_GetTick>
 8007718:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800771a:	e00b      	b.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800771c:	f7fc ff8c 	bl	8004638 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	f241 3288 	movw	r2, #5000	; 0x1388
 800772a:	4293      	cmp	r3, r2
 800772c:	d902      	bls.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	74fb      	strb	r3, [r7, #19]
            break;
 8007732:	e004      	b.n	800773e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8007734:	f7ff feb4 	bl	80074a0 <LL_RCC_LSE_IsReady>
 8007738:	4603      	mov	r3, r0
 800773a:	2b01      	cmp	r3, #1
 800773c:	d1ee      	bne.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800773e:	7cfb      	ldrb	r3, [r7, #19]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d105      	bne.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007748:	4618      	mov	r0, r3
 800774a:	f7ff ff5b 	bl	8007604 <LL_RCC_SetRTCClockSource>
 800774e:	e004      	b.n	800775a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007750:	7cfb      	ldrb	r3, [r7, #19]
 8007752:	74bb      	strb	r3, [r7, #18]
 8007754:	e001      	b.n	800775a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007756:	7cfb      	ldrb	r3, [r7, #19]
 8007758:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d004      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	4618      	mov	r0, r3
 800776c:	f7ff fea9 	bl	80074c2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 0302 	and.w	r3, r3, #2
 8007778:	2b00      	cmp	r3, #0
 800777a:	d004      	beq.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff fe9e 	bl	80074c2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 0320 	and.w	r3, r3, #32
 800778e:	2b00      	cmp	r3, #0
 8007790:	d004      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	691b      	ldr	r3, [r3, #16]
 8007796:	4618      	mov	r0, r3
 8007798:	f7ff fec0 	bl	800751c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d004      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a1b      	ldr	r3, [r3, #32]
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7ff fee6 	bl	800757e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d004      	beq.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c2:	4618      	mov	r0, r3
 80077c4:	f7ff fedb 	bl	800757e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d004      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077d8:	4618      	mov	r0, r3
 80077da:	f7ff fed0 	bl	800757e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d004      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	695b      	ldr	r3, [r3, #20]
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7ff fea9 	bl	8007546 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d004      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	4618      	mov	r0, r3
 8007806:	f7ff fe9e 	bl	8007546 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007812:	2b00      	cmp	r3, #0
 8007814:	d004      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	69db      	ldr	r3, [r3, #28]
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff fe93 	bl	8007546 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0310 	and.w	r3, r3, #16
 8007828:	2b00      	cmp	r3, #0
 800782a:	d011      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	4618      	mov	r0, r3
 8007832:	f7ff fe5e 	bl	80074f2 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800783e:	d107      	bne.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800784a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800784e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007858:	2b00      	cmp	r3, #0
 800785a:	d010      	beq.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	4618      	mov	r0, r3
 8007862:	f7ff fea5 	bl	80075b0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786a:	2b00      	cmp	r3, #0
 800786c:	d107      	bne.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800786e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007878:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800787c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d011      	beq.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800788e:	4618      	mov	r0, r3
 8007890:	f7ff fea3 	bl	80075da <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007898:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800789c:	d107      	bne.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800789e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80078a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078ac:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80078ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3718      	adds	r7, #24
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}
 80078b8:	58000400 	.word	0x58000400

080078bc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d068      	beq.n	80079a0 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d106      	bne.n	80078e8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f7fc fc90 	bl	8004208 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2202      	movs	r2, #2
 80078ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078f0:	4b2e      	ldr	r3, [pc, #184]	; (80079ac <HAL_RTC_Init+0xf0>)
 80078f2:	22ca      	movs	r2, #202	; 0xca
 80078f4:	625a      	str	r2, [r3, #36]	; 0x24
 80078f6:	4b2d      	ldr	r3, [pc, #180]	; (80079ac <HAL_RTC_Init+0xf0>)
 80078f8:	2253      	movs	r2, #83	; 0x53
 80078fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 f9fb 	bl	8007cf8 <RTC_EnterInitMode>
 8007902:	4603      	mov	r3, r0
 8007904:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8007906:	7bfb      	ldrb	r3, [r7, #15]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d13f      	bne.n	800798c <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800790c:	4b27      	ldr	r3, [pc, #156]	; (80079ac <HAL_RTC_Init+0xf0>)
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	4a26      	ldr	r2, [pc, #152]	; (80079ac <HAL_RTC_Init+0xf0>)
 8007912:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8007916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800791a:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800791c:	4b23      	ldr	r3, [pc, #140]	; (80079ac <HAL_RTC_Init+0xf0>)
 800791e:	699a      	ldr	r2, [r3, #24]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6859      	ldr	r1, [r3, #4]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	691b      	ldr	r3, [r3, #16]
 8007928:	4319      	orrs	r1, r3
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	430b      	orrs	r3, r1
 8007930:	491e      	ldr	r1, [pc, #120]	; (80079ac <HAL_RTC_Init+0xf0>)
 8007932:	4313      	orrs	r3, r2
 8007934:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	68da      	ldr	r2, [r3, #12]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	041b      	lsls	r3, r3, #16
 8007940:	491a      	ldr	r1, [pc, #104]	; (80079ac <HAL_RTC_Init+0xf0>)
 8007942:	4313      	orrs	r3, r2
 8007944:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007946:	4b19      	ldr	r3, [pc, #100]	; (80079ac <HAL_RTC_Init+0xf0>)
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007956:	430b      	orrs	r3, r1
 8007958:	4914      	ldr	r1, [pc, #80]	; (80079ac <HAL_RTC_Init+0xf0>)
 800795a:	4313      	orrs	r3, r2
 800795c:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 f9fe 	bl	8007d60 <RTC_ExitInitMode>
 8007964:	4603      	mov	r3, r0
 8007966:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007968:	7bfb      	ldrb	r3, [r7, #15]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10e      	bne.n	800798c <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800796e:	4b0f      	ldr	r3, [pc, #60]	; (80079ac <HAL_RTC_Init+0xf0>)
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a19      	ldr	r1, [r3, #32]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	69db      	ldr	r3, [r3, #28]
 800797e:	4319      	orrs	r1, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	695b      	ldr	r3, [r3, #20]
 8007984:	430b      	orrs	r3, r1
 8007986:	4909      	ldr	r1, [pc, #36]	; (80079ac <HAL_RTC_Init+0xf0>)
 8007988:	4313      	orrs	r3, r2
 800798a:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800798c:	4b07      	ldr	r3, [pc, #28]	; (80079ac <HAL_RTC_Init+0xf0>)
 800798e:	22ff      	movs	r2, #255	; 0xff
 8007990:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8007992:	7bfb      	ldrb	r3, [r7, #15]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d103      	bne.n	80079a0 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 80079a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	40002800 	.word	0x40002800

080079b0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80079b0:	b590      	push	{r4, r7, lr}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80079bc:	2300      	movs	r3, #0
 80079be:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d101      	bne.n	80079ce <HAL_RTC_SetAlarm_IT+0x1e>
 80079ca:	2302      	movs	r3, #2
 80079cc:	e0e5      	b.n	8007b9a <HAL_RTC_SetAlarm_IT+0x1ea>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2202      	movs	r2, #2
 80079da:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80079de:	4b71      	ldr	r3, [pc, #452]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079e6:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079ee:	d05c      	beq.n	8007aaa <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d136      	bne.n	8007a64 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80079f6:	4b6b      	ldr	r3, [pc, #428]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d102      	bne.n	8007a08 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2200      	movs	r2, #0
 8007a06:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f000 f9e5 	bl	8007ddc <RTC_ByteToBcd2>
 8007a12:	4603      	mov	r3, r0
 8007a14:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	785b      	ldrb	r3, [r3, #1]
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f000 f9de 	bl	8007ddc <RTC_ByteToBcd2>
 8007a20:	4603      	mov	r3, r0
 8007a22:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a24:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	789b      	ldrb	r3, [r3, #2]
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 f9d6 	bl	8007ddc <RTC_ByteToBcd2>
 8007a30:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007a32:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	78db      	ldrb	r3, [r3, #3]
 8007a3a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007a3c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007a46:	4618      	mov	r0, r3
 8007a48:	f000 f9c8 	bl	8007ddc <RTC_ByteToBcd2>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007a50:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007a58:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	617b      	str	r3, [r7, #20]
 8007a62:	e022      	b.n	8007aaa <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007a64:	4b4f      	ldr	r3, [pc, #316]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d102      	bne.n	8007a76 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	2200      	movs	r2, #0
 8007a74:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	785b      	ldrb	r3, [r3, #1]
 8007a80:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007a82:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007a88:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	78db      	ldrb	r3, [r3, #3]
 8007a8e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007a90:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007a98:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007a9a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007aa0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007aaa:	4b3e      	ldr	r3, [pc, #248]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007aac:	22ca      	movs	r2, #202	; 0xca
 8007aae:	625a      	str	r2, [r3, #36]	; 0x24
 8007ab0:	4b3c      	ldr	r3, [pc, #240]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007ab2:	2253      	movs	r2, #83	; 0x53
 8007ab4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007abe:	d12c      	bne.n	8007b1a <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007ac0:	4b38      	ldr	r3, [pc, #224]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	4a37      	ldr	r2, [pc, #220]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007ac6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007aca:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007acc:	4b35      	ldr	r3, [pc, #212]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007ace:	2201      	movs	r2, #1
 8007ad0:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ad8:	d107      	bne.n	8007aea <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	699a      	ldr	r2, [r3, #24]
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	69db      	ldr	r3, [r3, #28]
 8007ae2:	4930      	ldr	r1, [pc, #192]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	644b      	str	r3, [r1, #68]	; 0x44
 8007ae8:	e006      	b.n	8007af8 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007aea:	4a2e      	ldr	r2, [pc, #184]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007af0:	4a2c      	ldr	r2, [pc, #176]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	699b      	ldr	r3, [r3, #24]
 8007af6:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007af8:	4a2a      	ldr	r2, [pc, #168]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b04:	f043 0201 	orr.w	r2, r3, #1
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007b0c:	4b25      	ldr	r3, [pc, #148]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	4a24      	ldr	r2, [pc, #144]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b12:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8007b16:	6193      	str	r3, [r2, #24]
 8007b18:	e02b      	b.n	8007b72 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007b1a:	4b22      	ldr	r3, [pc, #136]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	4a21      	ldr	r2, [pc, #132]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b20:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8007b24:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007b26:	4b1f      	ldr	r3, [pc, #124]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b28:	2202      	movs	r2, #2
 8007b2a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b32:	d107      	bne.n	8007b44 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	699a      	ldr	r2, [r3, #24]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	69db      	ldr	r3, [r3, #28]
 8007b3c:	4919      	ldr	r1, [pc, #100]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007b42:	e006      	b.n	8007b52 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007b44:	4a17      	ldr	r2, [pc, #92]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8007b4a:	4a16      	ldr	r2, [pc, #88]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007b52:	4a14      	ldr	r2, [pc, #80]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5e:	f043 0202 	orr.w	r2, r3, #2
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007b66:	4b0f      	ldr	r3, [pc, #60]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	4a0e      	ldr	r2, [pc, #56]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b6c:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8007b70:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007b72:	4b0d      	ldr	r3, [pc, #52]	; (8007ba8 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8007b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b78:	4a0b      	ldr	r2, [pc, #44]	; (8007ba8 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8007b7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b7e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b82:	4b08      	ldr	r3, [pc, #32]	; (8007ba4 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007b84:	22ff      	movs	r2, #255	; 0xff
 8007b86:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007b98:	2300      	movs	r3, #0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	371c      	adds	r7, #28
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd90      	pop	{r4, r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	40002800 	.word	0x40002800
 8007ba8:	58000800 	.word	0x58000800

08007bac <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d101      	bne.n	8007bc4 <HAL_RTC_DeactivateAlarm+0x18>
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	e042      	b.n	8007c4a <HAL_RTC_DeactivateAlarm+0x9e>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2202      	movs	r2, #2
 8007bd0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007bd4:	4b1f      	ldr	r3, [pc, #124]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007bd6:	22ca      	movs	r2, #202	; 0xca
 8007bd8:	625a      	str	r2, [r3, #36]	; 0x24
 8007bda:	4b1e      	ldr	r3, [pc, #120]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007bdc:	2253      	movs	r2, #83	; 0x53
 8007bde:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007be6:	d112      	bne.n	8007c0e <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007be8:	4b1a      	ldr	r3, [pc, #104]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bec:	4a19      	ldr	r2, [pc, #100]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007bee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007bf2:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007bf4:	4b17      	ldr	r3, [pc, #92]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	4a16      	ldr	r2, [pc, #88]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007bfa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007bfe:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c04:	f023 0201 	bic.w	r2, r3, #1
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	631a      	str	r2, [r3, #48]	; 0x30
 8007c0c:	e011      	b.n	8007c32 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007c0e:	4b11      	ldr	r3, [pc, #68]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c12:	4a10      	ldr	r2, [pc, #64]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007c14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c18:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007c1a:	4b0e      	ldr	r3, [pc, #56]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	4a0d      	ldr	r2, [pc, #52]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007c20:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8007c24:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c2a:	f023 0202 	bic.w	r2, r3, #2
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c32:	4b08      	ldr	r3, [pc, #32]	; (8007c54 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007c34:	22ff      	movs	r2, #255	; 0xff
 8007c36:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bc80      	pop	{r7}
 8007c52:	4770      	bx	lr
 8007c54:	40002800 	.word	0x40002800

08007c58 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007c60:	4b11      	ldr	r3, [pc, #68]	; (8007ca8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007c62:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c68:	4013      	ands	r3, r2
 8007c6a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f003 0301 	and.w	r3, r3, #1
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d005      	beq.n	8007c82 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007c76:	4b0c      	ldr	r3, [pc, #48]	; (8007ca8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007c78:	2201      	movs	r2, #1
 8007c7a:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f7fc fe68 	bl	8004952 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f003 0302 	and.w	r3, r3, #2
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d005      	beq.n	8007c98 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007c8c:	4b06      	ldr	r3, [pc, #24]	; (8007ca8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007c8e:	2202      	movs	r2, #2
 8007c90:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 f94a 	bl	8007f2c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8007ca0:	bf00      	nop
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	40002800 	.word	0x40002800

08007cac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 8007cb4:	4b0f      	ldr	r3, [pc, #60]	; (8007cf4 <HAL_RTC_WaitForSynchro+0x48>)
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	4a0e      	ldr	r2, [pc, #56]	; (8007cf4 <HAL_RTC_WaitForSynchro+0x48>)
 8007cba:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8007cbe:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007cc0:	f7fc fcba 	bl	8004638 <HAL_GetTick>
 8007cc4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007cc6:	e009      	b.n	8007cdc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007cc8:	f7fc fcb6 	bl	8004638 <HAL_GetTick>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	1ad3      	subs	r3, r2, r3
 8007cd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007cd6:	d901      	bls.n	8007cdc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	e006      	b.n	8007cea <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007cdc:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <HAL_RTC_WaitForSynchro+0x48>)
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	f003 0320 	and.w	r3, r3, #32
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d0ef      	beq.n	8007cc8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	40002800 	.word	0x40002800

08007cf8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007d04:	4b15      	ldr	r3, [pc, #84]	; (8007d5c <RTC_EnterInitMode+0x64>)
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d120      	bne.n	8007d52 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007d10:	4b12      	ldr	r3, [pc, #72]	; (8007d5c <RTC_EnterInitMode+0x64>)
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	4a11      	ldr	r2, [pc, #68]	; (8007d5c <RTC_EnterInitMode+0x64>)
 8007d16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d1a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007d1c:	f7fc fc8c 	bl	8004638 <HAL_GetTick>
 8007d20:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007d22:	e00d      	b.n	8007d40 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007d24:	f7fc fc88 	bl	8004638 <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007d32:	d905      	bls.n	8007d40 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007d34:	2303      	movs	r3, #3
 8007d36:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2203      	movs	r2, #3
 8007d3c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007d40:	4b06      	ldr	r3, [pc, #24]	; (8007d5c <RTC_EnterInitMode+0x64>)
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d102      	bne.n	8007d52 <RTC_EnterInitMode+0x5a>
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
 8007d4e:	2b03      	cmp	r3, #3
 8007d50:	d1e8      	bne.n	8007d24 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	40002800 	.word	0x40002800

08007d60 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007d6c:	4b1a      	ldr	r3, [pc, #104]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	4a19      	ldr	r2, [pc, #100]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007d72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d76:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007d78:	4b17      	ldr	r3, [pc, #92]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007d7a:	699b      	ldr	r3, [r3, #24]
 8007d7c:	f003 0320 	and.w	r3, r3, #32
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d10c      	bne.n	8007d9e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f7ff ff91 	bl	8007cac <HAL_RTC_WaitForSynchro>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d01e      	beq.n	8007dce <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2203      	movs	r2, #3
 8007d94:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	73fb      	strb	r3, [r7, #15]
 8007d9c:	e017      	b.n	8007dce <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007d9e:	4b0e      	ldr	r3, [pc, #56]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007da0:	699b      	ldr	r3, [r3, #24]
 8007da2:	4a0d      	ldr	r2, [pc, #52]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007da4:	f023 0320 	bic.w	r3, r3, #32
 8007da8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f7ff ff7e 	bl	8007cac <HAL_RTC_WaitForSynchro>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d005      	beq.n	8007dc2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2203      	movs	r2, #3
 8007dba:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007dc2:	4b05      	ldr	r3, [pc, #20]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	4a04      	ldr	r2, [pc, #16]	; (8007dd8 <RTC_ExitInitMode+0x78>)
 8007dc8:	f043 0320 	orr.w	r3, r3, #32
 8007dcc:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	40002800 	.word	0x40002800

08007ddc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	4603      	mov	r3, r0
 8007de4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007de6:	2300      	movs	r3, #0
 8007de8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007dea:	79fb      	ldrb	r3, [r7, #7]
 8007dec:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007dee:	e005      	b.n	8007dfc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3301      	adds	r3, #1
 8007df4:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007df6:	7afb      	ldrb	r3, [r7, #11]
 8007df8:	3b0a      	subs	r3, #10
 8007dfa:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007dfc:	7afb      	ldrb	r3, [r7, #11]
 8007dfe:	2b09      	cmp	r3, #9
 8007e00:	d8f6      	bhi.n	8007df0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	011b      	lsls	r3, r3, #4
 8007e08:	b2da      	uxtb	r2, r3
 8007e0a:	7afb      	ldrb	r3, [r7, #11]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	b2db      	uxtb	r3, r3
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3714      	adds	r7, #20
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bc80      	pop	{r7}
 8007e18:	4770      	bx	lr
	...

08007e1c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d101      	bne.n	8007e32 <HAL_RTCEx_EnableBypassShadow+0x16>
 8007e2e:	2302      	movs	r3, #2
 8007e30:	e01f      	b.n	8007e72 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2201      	movs	r2, #1
 8007e36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2202      	movs	r2, #2
 8007e3e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007e42:	4b0e      	ldr	r3, [pc, #56]	; (8007e7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007e44:	22ca      	movs	r2, #202	; 0xca
 8007e46:	625a      	str	r2, [r3, #36]	; 0x24
 8007e48:	4b0c      	ldr	r3, [pc, #48]	; (8007e7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007e4a:	2253      	movs	r2, #83	; 0x53
 8007e4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007e4e:	4b0b      	ldr	r3, [pc, #44]	; (8007e7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	4a0a      	ldr	r2, [pc, #40]	; (8007e7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007e54:	f043 0320 	orr.w	r3, r3, #32
 8007e58:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e5a:	4b08      	ldr	r3, [pc, #32]	; (8007e7c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007e5c:	22ff      	movs	r2, #255	; 0xff
 8007e5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	370c      	adds	r7, #12
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bc80      	pop	{r7}
 8007e7a:	4770      	bx	lr
 8007e7c:	40002800 	.word	0x40002800

08007e80 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d101      	bne.n	8007e96 <HAL_RTCEx_SetSSRU_IT+0x16>
 8007e92:	2302      	movs	r3, #2
 8007e94:	e027      	b.n	8007ee6 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2201      	movs	r2, #1
 8007e9a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2202      	movs	r2, #2
 8007ea2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ea6:	4b12      	ldr	r3, [pc, #72]	; (8007ef0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007ea8:	22ca      	movs	r2, #202	; 0xca
 8007eaa:	625a      	str	r2, [r3, #36]	; 0x24
 8007eac:	4b10      	ldr	r3, [pc, #64]	; (8007ef0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007eae:	2253      	movs	r2, #83	; 0x53
 8007eb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007eb2:	4b0f      	ldr	r3, [pc, #60]	; (8007ef0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	4a0e      	ldr	r2, [pc, #56]	; (8007ef0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ebc:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007ebe:	4b0d      	ldr	r3, [pc, #52]	; (8007ef4 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ec4:	4a0b      	ldr	r2, [pc, #44]	; (8007ef4 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007ec6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007eca:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ece:	4b08      	ldr	r3, [pc, #32]	; (8007ef0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007ed0:	22ff      	movs	r2, #255	; 0xff
 8007ed2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007ee4:	2300      	movs	r3, #0
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	370c      	adds	r7, #12
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bc80      	pop	{r7}
 8007eee:	4770      	bx	lr
 8007ef0:	40002800 	.word	0x40002800
 8007ef4:	58000800 	.word	0x58000800

08007ef8 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b082      	sub	sp, #8
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007f00:	4b09      	ldr	r3, [pc, #36]	; (8007f28 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d005      	beq.n	8007f18 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007f0c:	4b06      	ldr	r3, [pc, #24]	; (8007f28 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007f0e:	2240      	movs	r2, #64	; 0x40
 8007f10:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7fc fd27 	bl	8004966 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8007f20:	bf00      	nop
 8007f22:	3708      	adds	r7, #8
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}
 8007f28:	40002800 	.word	0x40002800

08007f2c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bc80      	pop	{r7}
 8007f3c:	4770      	bx	lr
	...

08007f40 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b087      	sub	sp, #28
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007f4c:	4b07      	ldr	r3, [pc, #28]	; (8007f6c <HAL_RTCEx_BKUPWrite+0x2c>)
 8007f4e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	4413      	add	r3, r2
 8007f58:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	601a      	str	r2, [r3, #0]
}
 8007f60:	bf00      	nop
 8007f62:	371c      	adds	r7, #28
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bc80      	pop	{r7}
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop
 8007f6c:	4000b100 	.word	0x4000b100

08007f70 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007f7a:	4b07      	ldr	r3, [pc, #28]	; (8007f98 <HAL_RTCEx_BKUPRead+0x28>)
 8007f7c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	4413      	add	r3, r2
 8007f86:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3714      	adds	r7, #20
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bc80      	pop	{r7}
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	4000b100 	.word	0x4000b100

08007f9c <LL_PWR_SetRadioBusyTrigger>:
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007fa4:	4b06      	ldr	r3, [pc, #24]	; (8007fc0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007fac:	4904      	ldr	r1, [pc, #16]	; (8007fc0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	608b      	str	r3, [r1, #8]
}
 8007fb4:	bf00      	nop
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bc80      	pop	{r7}
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	58000400 	.word	0x58000400

08007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007fc8:	4b05      	ldr	r3, [pc, #20]	; (8007fe0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fce:	4a04      	ldr	r2, [pc, #16]	; (8007fe0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007fd8:	bf00      	nop
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bc80      	pop	{r7}
 8007fde:	4770      	bx	lr
 8007fe0:	58000400 	.word	0x58000400

08007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007fe8:	4b05      	ldr	r3, [pc, #20]	; (8008000 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fee:	4a04      	ldr	r2, [pc, #16]	; (8008000 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007ff0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ff4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007ff8:	bf00      	nop
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bc80      	pop	{r7}
 8007ffe:	4770      	bx	lr
 8008000:	58000400 	.word	0x58000400

08008004 <LL_PWR_ClearFlag_RFBUSY>:
{
 8008004:	b480      	push	{r7}
 8008006:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8008008:	4b03      	ldr	r3, [pc, #12]	; (8008018 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800800a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800800e:	619a      	str	r2, [r3, #24]
}
 8008010:	bf00      	nop
 8008012:	46bd      	mov	sp, r7
 8008014:	bc80      	pop	{r7}
 8008016:	4770      	bx	lr
 8008018:	58000400 	.word	0x58000400

0800801c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800801c:	b480      	push	{r7}
 800801e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8008020:	4b06      	ldr	r3, [pc, #24]	; (800803c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8008022:	695b      	ldr	r3, [r3, #20]
 8008024:	f003 0302 	and.w	r3, r3, #2
 8008028:	2b02      	cmp	r3, #2
 800802a:	d101      	bne.n	8008030 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800802c:	2301      	movs	r3, #1
 800802e:	e000      	b.n	8008032 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	46bd      	mov	sp, r7
 8008036:	bc80      	pop	{r7}
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop
 800803c:	58000400 	.word	0x58000400

08008040 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8008040:	b480      	push	{r7}
 8008042:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8008044:	4b06      	ldr	r3, [pc, #24]	; (8008060 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	f003 0304 	and.w	r3, r3, #4
 800804c:	2b04      	cmp	r3, #4
 800804e:	d101      	bne.n	8008054 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8008050:	2301      	movs	r3, #1
 8008052:	e000      	b.n	8008056 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	46bd      	mov	sp, r7
 800805a:	bc80      	pop	{r7}
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop
 8008060:	58000400 	.word	0x58000400

08008064 <LL_RCC_RF_DisableReset>:
{
 8008064:	b480      	push	{r7}
 8008066:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8008068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800806c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008070:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008074:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008078:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800807c:	bf00      	nop
 800807e:	46bd      	mov	sp, r7
 8008080:	bc80      	pop	{r7}
 8008082:	4770      	bx	lr

08008084 <LL_RCC_IsRFUnderReset>:
{
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8008088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800808c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008090:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008094:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008098:	d101      	bne.n	800809e <LL_RCC_IsRFUnderReset+0x1a>
 800809a:	2301      	movs	r3, #1
 800809c:	e000      	b.n	80080a0 <LL_RCC_IsRFUnderReset+0x1c>
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bc80      	pop	{r7}
 80080a6:	4770      	bx	lr

080080a8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80080b0:	4b06      	ldr	r3, [pc, #24]	; (80080cc <LL_EXTI_EnableIT_32_63+0x24>)
 80080b2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80080b6:	4905      	ldr	r1, [pc, #20]	; (80080cc <LL_EXTI_EnableIT_32_63+0x24>)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80080c0:	bf00      	nop
 80080c2:	370c      	adds	r7, #12
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bc80      	pop	{r7}
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	58000800 	.word	0x58000800

080080d0 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d103      	bne.n	80080e6 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	73fb      	strb	r3, [r7, #15]
    return status;
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	e04b      	b.n	800817e <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	799b      	ldrb	r3, [r3, #6]
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d105      	bne.n	8008100 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7fc f988 	bl	8004410 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2202      	movs	r2, #2
 8008104:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8008106:	f7ff ffad 	bl	8008064 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800810a:	4b1f      	ldr	r3, [pc, #124]	; (8008188 <HAL_SUBGHZ_Init+0xb8>)
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	4613      	mov	r3, r2
 8008110:	00db      	lsls	r3, r3, #3
 8008112:	1a9b      	subs	r3, r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	0cdb      	lsrs	r3, r3, #19
 8008118:	2264      	movs	r2, #100	; 0x64
 800811a:	fb02 f303 	mul.w	r3, r2, r3
 800811e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d105      	bne.n	8008132 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2201      	movs	r2, #1
 800812e:	609a      	str	r2, [r3, #8]
      break;
 8008130:	e007      	b.n	8008142 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	3b01      	subs	r3, #1
 8008136:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8008138:	f7ff ffa4 	bl	8008084 <LL_RCC_IsRFUnderReset>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1ee      	bne.n	8008120 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8008142:	f7ff ff3f 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8008146:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800814a:	f7ff ffad 	bl	80080a8 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800814e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008152:	f7ff ff23 	bl	8007f9c <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8008156:	f7ff ff55 	bl	8008004 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800815a:	7bfb      	ldrb	r3, [r7, #15]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10a      	bne.n	8008176 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4618      	mov	r0, r3
 8008166:	f000 faad 	bl	80086c4 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2201      	movs	r2, #1
 800816e:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2201      	movs	r2, #1
 800817a:	719a      	strb	r2, [r3, #6]

  return status;
 800817c:	7bfb      	ldrb	r3, [r7, #15]
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	20000000 	.word	0x20000000

0800818c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	607a      	str	r2, [r7, #4]
 8008196:	461a      	mov	r2, r3
 8008198:	460b      	mov	r3, r1
 800819a:	817b      	strh	r3, [r7, #10]
 800819c:	4613      	mov	r3, r2
 800819e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	799b      	ldrb	r3, [r3, #6]
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d14a      	bne.n	8008240 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	795b      	ldrb	r3, [r3, #5]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d101      	bne.n	80081b6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 80081b2:	2302      	movs	r3, #2
 80081b4:	e045      	b.n	8008242 <HAL_SUBGHZ_WriteRegisters+0xb6>
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2201      	movs	r2, #1
 80081ba:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2202      	movs	r2, #2
 80081c0:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80081c2:	68f8      	ldr	r0, [r7, #12]
 80081c4:	f000 fb4c 	bl	8008860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80081c8:	f7ff ff0c 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80081cc:	210d      	movs	r1, #13
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f000 fa98 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80081d4:	897b      	ldrh	r3, [r7, #10]
 80081d6:	0a1b      	lsrs	r3, r3, #8
 80081d8:	b29b      	uxth	r3, r3
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	4619      	mov	r1, r3
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f000 fa90 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80081e4:	897b      	ldrh	r3, [r7, #10]
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	4619      	mov	r1, r3
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 fa8a 	bl	8008704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80081f0:	2300      	movs	r3, #0
 80081f2:	82bb      	strh	r3, [r7, #20]
 80081f4:	e00a      	b.n	800820c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80081f6:	8abb      	ldrh	r3, [r7, #20]
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	4413      	add	r3, r2
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	4619      	mov	r1, r3
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f000 fa7f 	bl	8008704 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008206:	8abb      	ldrh	r3, [r7, #20]
 8008208:	3301      	adds	r3, #1
 800820a:	82bb      	strh	r3, [r7, #20]
 800820c:	8aba      	ldrh	r2, [r7, #20]
 800820e:	893b      	ldrh	r3, [r7, #8]
 8008210:	429a      	cmp	r2, r3
 8008212:	d3f0      	bcc.n	80081f6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008214:	f7ff fed6 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008218:	68f8      	ldr	r0, [r7, #12]
 800821a:	f000 fb39 	bl	8008890 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d002      	beq.n	800822c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	75fb      	strb	r3, [r7, #23]
 800822a:	e001      	b.n	8008230 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800822c:	2300      	movs	r3, #0
 800822e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2201      	movs	r2, #1
 8008234:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2200      	movs	r2, #0
 800823a:	715a      	strb	r2, [r3, #5]

    return status;
 800823c:	7dfb      	ldrb	r3, [r7, #23]
 800823e:	e000      	b.n	8008242 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8008240:	2302      	movs	r3, #2
  }
}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800824a:	b580      	push	{r7, lr}
 800824c:	b088      	sub	sp, #32
 800824e:	af00      	add	r7, sp, #0
 8008250:	60f8      	str	r0, [r7, #12]
 8008252:	607a      	str	r2, [r7, #4]
 8008254:	461a      	mov	r2, r3
 8008256:	460b      	mov	r3, r1
 8008258:	817b      	strh	r3, [r7, #10]
 800825a:	4613      	mov	r3, r2
 800825c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	799b      	ldrb	r3, [r3, #6]
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2b01      	cmp	r3, #1
 800826a:	d14a      	bne.n	8008302 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	795b      	ldrb	r3, [r3, #5]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d101      	bne.n	8008278 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8008274:	2302      	movs	r3, #2
 8008276:	e045      	b.n	8008304 <HAL_SUBGHZ_ReadRegisters+0xba>
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2201      	movs	r2, #1
 800827c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f000 faee 	bl	8008860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008284:	f7ff feae 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8008288:	211d      	movs	r1, #29
 800828a:	68f8      	ldr	r0, [r7, #12]
 800828c:	f000 fa3a 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8008290:	897b      	ldrh	r3, [r7, #10]
 8008292:	0a1b      	lsrs	r3, r3, #8
 8008294:	b29b      	uxth	r3, r3
 8008296:	b2db      	uxtb	r3, r3
 8008298:	4619      	mov	r1, r3
 800829a:	68f8      	ldr	r0, [r7, #12]
 800829c:	f000 fa32 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80082a0:	897b      	ldrh	r3, [r7, #10]
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	4619      	mov	r1, r3
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f000 fa2c 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 80082ac:	2100      	movs	r1, #0
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f000 fa28 	bl	8008704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80082b4:	2300      	movs	r3, #0
 80082b6:	82fb      	strh	r3, [r7, #22]
 80082b8:	e009      	b.n	80082ce <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80082ba:	69b9      	ldr	r1, [r7, #24]
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f000 fa77 	bl	80087b0 <SUBGHZSPI_Receive>
      pData++;
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	3301      	adds	r3, #1
 80082c6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80082c8:	8afb      	ldrh	r3, [r7, #22]
 80082ca:	3301      	adds	r3, #1
 80082cc:	82fb      	strh	r3, [r7, #22]
 80082ce:	8afa      	ldrh	r2, [r7, #22]
 80082d0:	893b      	ldrh	r3, [r7, #8]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d3f1      	bcc.n	80082ba <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80082d6:	f7ff fe75 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f000 fad8 	bl	8008890 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d002      	beq.n	80082ee <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	77fb      	strb	r3, [r7, #31]
 80082ec:	e001      	b.n	80082f2 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80082ee:	2300      	movs	r3, #0
 80082f0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2201      	movs	r2, #1
 80082f6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	715a      	strb	r2, [r3, #5]

    return status;
 80082fe:	7ffb      	ldrb	r3, [r7, #31]
 8008300:	e000      	b.n	8008304 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8008302:	2302      	movs	r3, #2
  }
}
 8008304:	4618      	mov	r0, r3
 8008306:	3720      	adds	r7, #32
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b086      	sub	sp, #24
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	607a      	str	r2, [r7, #4]
 8008316:	461a      	mov	r2, r3
 8008318:	460b      	mov	r3, r1
 800831a:	72fb      	strb	r3, [r7, #11]
 800831c:	4613      	mov	r3, r2
 800831e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	799b      	ldrb	r3, [r3, #6]
 8008324:	b2db      	uxtb	r3, r3
 8008326:	2b01      	cmp	r3, #1
 8008328:	d14a      	bne.n	80083c0 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	795b      	ldrb	r3, [r3, #5]
 800832e:	2b01      	cmp	r3, #1
 8008330:	d101      	bne.n	8008336 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8008332:	2302      	movs	r3, #2
 8008334:	e045      	b.n	80083c2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 fa8f 	bl	8008860 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8008342:	7afb      	ldrb	r3, [r7, #11]
 8008344:	2b84      	cmp	r3, #132	; 0x84
 8008346:	d002      	beq.n	800834e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8008348:	7afb      	ldrb	r3, [r7, #11]
 800834a:	2b94      	cmp	r3, #148	; 0x94
 800834c:	d103      	bne.n	8008356 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	711a      	strb	r2, [r3, #4]
 8008354:	e002      	b.n	800835c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800835c:	f7ff fe42 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8008360:	7afb      	ldrb	r3, [r7, #11]
 8008362:	4619      	mov	r1, r3
 8008364:	68f8      	ldr	r0, [r7, #12]
 8008366:	f000 f9cd 	bl	8008704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800836a:	2300      	movs	r3, #0
 800836c:	82bb      	strh	r3, [r7, #20]
 800836e:	e00a      	b.n	8008386 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008370:	8abb      	ldrh	r3, [r7, #20]
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	4413      	add	r3, r2
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	4619      	mov	r1, r3
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f000 f9c2 	bl	8008704 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008380:	8abb      	ldrh	r3, [r7, #20]
 8008382:	3301      	adds	r3, #1
 8008384:	82bb      	strh	r3, [r7, #20]
 8008386:	8aba      	ldrh	r2, [r7, #20]
 8008388:	893b      	ldrh	r3, [r7, #8]
 800838a:	429a      	cmp	r2, r3
 800838c:	d3f0      	bcc.n	8008370 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800838e:	f7ff fe19 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8008392:	7afb      	ldrb	r3, [r7, #11]
 8008394:	2b84      	cmp	r3, #132	; 0x84
 8008396:	d002      	beq.n	800839e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f000 fa79 	bl	8008890 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	689b      	ldr	r3, [r3, #8]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d002      	beq.n	80083ac <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	75fb      	strb	r3, [r7, #23]
 80083aa:	e001      	b.n	80083b0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 80083ac:	2300      	movs	r3, #0
 80083ae:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2201      	movs	r2, #1
 80083b4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	715a      	strb	r2, [r3, #5]

    return status;
 80083bc:	7dfb      	ldrb	r3, [r7, #23]
 80083be:	e000      	b.n	80083c2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80083c0:	2302      	movs	r3, #2
  }
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3718      	adds	r7, #24
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b088      	sub	sp, #32
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	60f8      	str	r0, [r7, #12]
 80083d2:	607a      	str	r2, [r7, #4]
 80083d4:	461a      	mov	r2, r3
 80083d6:	460b      	mov	r3, r1
 80083d8:	72fb      	strb	r3, [r7, #11]
 80083da:	4613      	mov	r3, r2
 80083dc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	799b      	ldrb	r3, [r3, #6]
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d13d      	bne.n	8008468 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	795b      	ldrb	r3, [r3, #5]
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d101      	bne.n	80083f8 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 80083f4:	2302      	movs	r3, #2
 80083f6:	e038      	b.n	800846a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2201      	movs	r2, #1
 80083fc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	f000 fa2e 	bl	8008860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008404:	f7ff fdee 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8008408:	7afb      	ldrb	r3, [r7, #11]
 800840a:	4619      	mov	r1, r3
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f000 f979 	bl	8008704 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8008412:	2100      	movs	r1, #0
 8008414:	68f8      	ldr	r0, [r7, #12]
 8008416:	f000 f975 	bl	8008704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800841a:	2300      	movs	r3, #0
 800841c:	82fb      	strh	r3, [r7, #22]
 800841e:	e009      	b.n	8008434 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8008420:	69b9      	ldr	r1, [r7, #24]
 8008422:	68f8      	ldr	r0, [r7, #12]
 8008424:	f000 f9c4 	bl	80087b0 <SUBGHZSPI_Receive>
      pData++;
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	3301      	adds	r3, #1
 800842c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800842e:	8afb      	ldrh	r3, [r7, #22]
 8008430:	3301      	adds	r3, #1
 8008432:	82fb      	strh	r3, [r7, #22]
 8008434:	8afa      	ldrh	r2, [r7, #22]
 8008436:	893b      	ldrh	r3, [r7, #8]
 8008438:	429a      	cmp	r2, r3
 800843a:	d3f1      	bcc.n	8008420 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800843c:	f7ff fdc2 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 fa25 	bl	8008890 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d002      	beq.n	8008454 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	77fb      	strb	r3, [r7, #31]
 8008452:	e001      	b.n	8008458 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8008454:	2300      	movs	r3, #0
 8008456:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2201      	movs	r2, #1
 800845c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2200      	movs	r2, #0
 8008462:	715a      	strb	r2, [r3, #5]

    return status;
 8008464:	7ffb      	ldrb	r3, [r7, #31]
 8008466:	e000      	b.n	800846a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008468:	2302      	movs	r3, #2
  }
}
 800846a:	4618      	mov	r0, r3
 800846c:	3720      	adds	r7, #32
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b086      	sub	sp, #24
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	607a      	str	r2, [r7, #4]
 800847c:	461a      	mov	r2, r3
 800847e:	460b      	mov	r3, r1
 8008480:	72fb      	strb	r3, [r7, #11]
 8008482:	4613      	mov	r3, r2
 8008484:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	799b      	ldrb	r3, [r3, #6]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	2b01      	cmp	r3, #1
 800848e:	d13e      	bne.n	800850e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	795b      	ldrb	r3, [r3, #5]
 8008494:	2b01      	cmp	r3, #1
 8008496:	d101      	bne.n	800849c <HAL_SUBGHZ_WriteBuffer+0x2a>
 8008498:	2302      	movs	r3, #2
 800849a:	e039      	b.n	8008510 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2201      	movs	r2, #1
 80084a0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 f9dc 	bl	8008860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80084a8:	f7ff fd9c 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 80084ac:	210e      	movs	r1, #14
 80084ae:	68f8      	ldr	r0, [r7, #12]
 80084b0:	f000 f928 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80084b4:	7afb      	ldrb	r3, [r7, #11]
 80084b6:	4619      	mov	r1, r3
 80084b8:	68f8      	ldr	r0, [r7, #12]
 80084ba:	f000 f923 	bl	8008704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80084be:	2300      	movs	r3, #0
 80084c0:	82bb      	strh	r3, [r7, #20]
 80084c2:	e00a      	b.n	80084da <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80084c4:	8abb      	ldrh	r3, [r7, #20]
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	4413      	add	r3, r2
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	4619      	mov	r1, r3
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f000 f918 	bl	8008704 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80084d4:	8abb      	ldrh	r3, [r7, #20]
 80084d6:	3301      	adds	r3, #1
 80084d8:	82bb      	strh	r3, [r7, #20]
 80084da:	8aba      	ldrh	r2, [r7, #20]
 80084dc:	893b      	ldrh	r3, [r7, #8]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d3f0      	bcc.n	80084c4 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80084e2:	f7ff fd6f 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f000 f9d2 	bl	8008890 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d002      	beq.n	80084fa <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 80084f4:	2301      	movs	r3, #1
 80084f6:	75fb      	strb	r3, [r7, #23]
 80084f8:	e001      	b.n	80084fe <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 80084fa:	2300      	movs	r3, #0
 80084fc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2201      	movs	r2, #1
 8008502:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	715a      	strb	r2, [r3, #5]

    return status;
 800850a:	7dfb      	ldrb	r3, [r7, #23]
 800850c:	e000      	b.n	8008510 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800850e:	2302      	movs	r3, #2
  }
}
 8008510:	4618      	mov	r0, r3
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b088      	sub	sp, #32
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	607a      	str	r2, [r7, #4]
 8008522:	461a      	mov	r2, r3
 8008524:	460b      	mov	r3, r1
 8008526:	72fb      	strb	r3, [r7, #11]
 8008528:	4613      	mov	r3, r2
 800852a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	799b      	ldrb	r3, [r3, #6]
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b01      	cmp	r3, #1
 8008538:	d141      	bne.n	80085be <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	795b      	ldrb	r3, [r3, #5]
 800853e:	2b01      	cmp	r3, #1
 8008540:	d101      	bne.n	8008546 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8008542:	2302      	movs	r3, #2
 8008544:	e03c      	b.n	80085c0 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2201      	movs	r2, #1
 800854a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 f987 	bl	8008860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008552:	f7ff fd47 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8008556:	211e      	movs	r1, #30
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f000 f8d3 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800855e:	7afb      	ldrb	r3, [r7, #11]
 8008560:	4619      	mov	r1, r3
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f000 f8ce 	bl	8008704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8008568:	2100      	movs	r1, #0
 800856a:	68f8      	ldr	r0, [r7, #12]
 800856c:	f000 f8ca 	bl	8008704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8008570:	2300      	movs	r3, #0
 8008572:	82fb      	strh	r3, [r7, #22]
 8008574:	e009      	b.n	800858a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8008576:	69b9      	ldr	r1, [r7, #24]
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f000 f919 	bl	80087b0 <SUBGHZSPI_Receive>
      pData++;
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	3301      	adds	r3, #1
 8008582:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8008584:	8afb      	ldrh	r3, [r7, #22]
 8008586:	3301      	adds	r3, #1
 8008588:	82fb      	strh	r3, [r7, #22]
 800858a:	8afa      	ldrh	r2, [r7, #22]
 800858c:	893b      	ldrh	r3, [r7, #8]
 800858e:	429a      	cmp	r2, r3
 8008590:	d3f1      	bcc.n	8008576 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008592:	f7ff fd17 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	f000 f97a 	bl	8008890 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d002      	beq.n	80085aa <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	77fb      	strb	r3, [r7, #31]
 80085a8:	e001      	b.n	80085ae <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 80085aa:	2300      	movs	r3, #0
 80085ac:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2201      	movs	r2, #1
 80085b2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	715a      	strb	r2, [r3, #5]

    return status;
 80085ba:	7ffb      	ldrb	r3, [r7, #31]
 80085bc:	e000      	b.n	80085c0 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80085be:	2302      	movs	r3, #2
  }
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3720      	adds	r7, #32
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 80085d0:	2300      	movs	r3, #0
 80085d2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 80085d4:	f107 020c 	add.w	r2, r7, #12
 80085d8:	2302      	movs	r3, #2
 80085da:	2112      	movs	r1, #18
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f7ff fef4 	bl	80083ca <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 80085e2:	7b3b      	ldrb	r3, [r7, #12]
 80085e4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 80085e6:	89fb      	ldrh	r3, [r7, #14]
 80085e8:	021b      	lsls	r3, r3, #8
 80085ea:	b21a      	sxth	r2, r3
 80085ec:	7b7b      	ldrb	r3, [r7, #13]
 80085ee:	b21b      	sxth	r3, r3
 80085f0:	4313      	orrs	r3, r2
 80085f2:	b21b      	sxth	r3, r3
 80085f4:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 80085f6:	89fb      	ldrh	r3, [r7, #14]
 80085f8:	f003 0301 	and.w	r3, r3, #1
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d002      	beq.n	8008606 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f004 fe3b 	bl	800d27c <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8008606:	89fb      	ldrh	r3, [r7, #14]
 8008608:	085b      	lsrs	r3, r3, #1
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	2b00      	cmp	r3, #0
 8008610:	d002      	beq.n	8008618 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f004 fe40 	bl	800d298 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8008618:	89fb      	ldrh	r3, [r7, #14]
 800861a:	089b      	lsrs	r3, r3, #2
 800861c:	f003 0301 	and.w	r3, r3, #1
 8008620:	2b00      	cmp	r3, #0
 8008622:	d002      	beq.n	800862a <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f004 fe8f 	bl	800d348 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800862a:	89fb      	ldrh	r3, [r7, #14]
 800862c:	08db      	lsrs	r3, r3, #3
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d002      	beq.n	800863c <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f004 fe94 	bl	800d364 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800863c:	89fb      	ldrh	r3, [r7, #14]
 800863e:	091b      	lsrs	r3, r3, #4
 8008640:	f003 0301 	and.w	r3, r3, #1
 8008644:	2b00      	cmp	r3, #0
 8008646:	d002      	beq.n	800864e <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f004 fe99 	bl	800d380 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800864e:	89fb      	ldrh	r3, [r7, #14]
 8008650:	095b      	lsrs	r3, r3, #5
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f004 fe66 	bl	800d32c <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8008660:	89fb      	ldrh	r3, [r7, #14]
 8008662:	099b      	lsrs	r3, r3, #6
 8008664:	f003 0301 	and.w	r3, r3, #1
 8008668:	2b00      	cmp	r3, #0
 800866a:	d002      	beq.n	8008672 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f004 fe21 	bl	800d2b4 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8008672:	89fb      	ldrh	r3, [r7, #14]
 8008674:	09db      	lsrs	r3, r3, #7
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00e      	beq.n	800869c <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800867e:	89fb      	ldrh	r3, [r7, #14]
 8008680:	0a1b      	lsrs	r3, r3, #8
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	2b00      	cmp	r3, #0
 8008688:	d004      	beq.n	8008694 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800868a:	2101      	movs	r1, #1
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f004 fe1f 	bl	800d2d0 <HAL_SUBGHZ_CADStatusCallback>
 8008692:	e003      	b.n	800869c <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8008694:	2100      	movs	r1, #0
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f004 fe1a 	bl	800d2d0 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800869c:	89fb      	ldrh	r3, [r7, #14]
 800869e:	0a5b      	lsrs	r3, r3, #9
 80086a0:	f003 0301 	and.w	r3, r3, #1
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f004 fe2f 	bl	800d30c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 80086ae:	f107 020c 	add.w	r2, r7, #12
 80086b2:	2302      	movs	r3, #2
 80086b4:	2102      	movs	r1, #2
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7ff fe28 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 80086bc:	bf00      	nop
 80086be:	3710      	adds	r7, #16
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80086cc:	4b0c      	ldr	r3, [pc, #48]	; (8008700 <SUBGHZSPI_Init+0x3c>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a0b      	ldr	r2, [pc, #44]	; (8008700 <SUBGHZSPI_Init+0x3c>)
 80086d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086d6:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80086d8:	4a09      	ldr	r2, [pc, #36]	; (8008700 <SUBGHZSPI_Init+0x3c>)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 80086e0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80086e2:	4b07      	ldr	r3, [pc, #28]	; (8008700 <SUBGHZSPI_Init+0x3c>)
 80086e4:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80086e8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80086ea:	4b05      	ldr	r3, [pc, #20]	; (8008700 <SUBGHZSPI_Init+0x3c>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a04      	ldr	r2, [pc, #16]	; (8008700 <SUBGHZSPI_Init+0x3c>)
 80086f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086f4:	6013      	str	r3, [r2, #0]
}
 80086f6:	bf00      	nop
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bc80      	pop	{r7}
 80086fe:	4770      	bx	lr
 8008700:	58010000 	.word	0x58010000

08008704 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8008704:	b480      	push	{r7}
 8008706:	b087      	sub	sp, #28
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	460b      	mov	r3, r1
 800870e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008710:	2300      	movs	r3, #0
 8008712:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008714:	4b23      	ldr	r3, [pc, #140]	; (80087a4 <SUBGHZSPI_Transmit+0xa0>)
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	4613      	mov	r3, r2
 800871a:	00db      	lsls	r3, r3, #3
 800871c:	1a9b      	subs	r3, r3, r2
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	0cdb      	lsrs	r3, r3, #19
 8008722:	2264      	movs	r2, #100	; 0x64
 8008724:	fb02 f303 	mul.w	r3, r2, r3
 8008728:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d105      	bne.n	800873c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	609a      	str	r2, [r3, #8]
      break;
 800873a:	e008      	b.n	800874e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	3b01      	subs	r3, #1
 8008740:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008742:	4b19      	ldr	r3, [pc, #100]	; (80087a8 <SUBGHZSPI_Transmit+0xa4>)
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	f003 0302 	and.w	r3, r3, #2
 800874a:	2b02      	cmp	r3, #2
 800874c:	d1ed      	bne.n	800872a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800874e:	4b17      	ldr	r3, [pc, #92]	; (80087ac <SUBGHZSPI_Transmit+0xa8>)
 8008750:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	78fa      	ldrb	r2, [r7, #3]
 8008756:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008758:	4b12      	ldr	r3, [pc, #72]	; (80087a4 <SUBGHZSPI_Transmit+0xa0>)
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	4613      	mov	r3, r2
 800875e:	00db      	lsls	r3, r3, #3
 8008760:	1a9b      	subs	r3, r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	0cdb      	lsrs	r3, r3, #19
 8008766:	2264      	movs	r2, #100	; 0x64
 8008768:	fb02 f303 	mul.w	r3, r2, r3
 800876c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d105      	bne.n	8008780 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	609a      	str	r2, [r3, #8]
      break;
 800877e:	e008      	b.n	8008792 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	3b01      	subs	r3, #1
 8008784:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008786:	4b08      	ldr	r3, [pc, #32]	; (80087a8 <SUBGHZSPI_Transmit+0xa4>)
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f003 0301 	and.w	r3, r3, #1
 800878e:	2b01      	cmp	r3, #1
 8008790:	d1ed      	bne.n	800876e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8008792:	4b05      	ldr	r3, [pc, #20]	; (80087a8 <SUBGHZSPI_Transmit+0xa4>)
 8008794:	68db      	ldr	r3, [r3, #12]

  return status;
 8008796:	7dfb      	ldrb	r3, [r7, #23]
}
 8008798:	4618      	mov	r0, r3
 800879a:	371c      	adds	r7, #28
 800879c:	46bd      	mov	sp, r7
 800879e:	bc80      	pop	{r7}
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop
 80087a4:	20000000 	.word	0x20000000
 80087a8:	58010000 	.word	0x58010000
 80087ac:	5801000c 	.word	0x5801000c

080087b0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087ba:	2300      	movs	r3, #0
 80087bc:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80087be:	4b25      	ldr	r3, [pc, #148]	; (8008854 <SUBGHZSPI_Receive+0xa4>)
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	4613      	mov	r3, r2
 80087c4:	00db      	lsls	r3, r3, #3
 80087c6:	1a9b      	subs	r3, r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	0cdb      	lsrs	r3, r3, #19
 80087cc:	2264      	movs	r2, #100	; 0x64
 80087ce:	fb02 f303 	mul.w	r3, r2, r3
 80087d2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d105      	bne.n	80087e6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	609a      	str	r2, [r3, #8]
      break;
 80087e4:	e008      	b.n	80087f8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	3b01      	subs	r3, #1
 80087ea:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80087ec:	4b1a      	ldr	r3, [pc, #104]	; (8008858 <SUBGHZSPI_Receive+0xa8>)
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	f003 0302 	and.w	r3, r3, #2
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d1ed      	bne.n	80087d4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80087f8:	4b18      	ldr	r3, [pc, #96]	; (800885c <SUBGHZSPI_Receive+0xac>)
 80087fa:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	22ff      	movs	r2, #255	; 0xff
 8008800:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008802:	4b14      	ldr	r3, [pc, #80]	; (8008854 <SUBGHZSPI_Receive+0xa4>)
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	4613      	mov	r3, r2
 8008808:	00db      	lsls	r3, r3, #3
 800880a:	1a9b      	subs	r3, r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	0cdb      	lsrs	r3, r3, #19
 8008810:	2264      	movs	r2, #100	; 0x64
 8008812:	fb02 f303 	mul.w	r3, r2, r3
 8008816:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d105      	bne.n	800882a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2201      	movs	r2, #1
 8008826:	609a      	str	r2, [r3, #8]
      break;
 8008828:	e008      	b.n	800883c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	3b01      	subs	r3, #1
 800882e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008830:	4b09      	ldr	r3, [pc, #36]	; (8008858 <SUBGHZSPI_Receive+0xa8>)
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	f003 0301 	and.w	r3, r3, #1
 8008838:	2b01      	cmp	r3, #1
 800883a:	d1ed      	bne.n	8008818 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800883c:	4b06      	ldr	r3, [pc, #24]	; (8008858 <SUBGHZSPI_Receive+0xa8>)
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	b2da      	uxtb	r2, r3
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	701a      	strb	r2, [r3, #0]

  return status;
 8008846:	7dfb      	ldrb	r3, [r7, #23]
}
 8008848:	4618      	mov	r0, r3
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	bc80      	pop	{r7}
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	20000000 	.word	0x20000000
 8008858:	58010000 	.word	0x58010000
 800885c:	5801000c 	.word	0x5801000c

08008860 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	791b      	ldrb	r3, [r3, #4]
 800886c:	2b01      	cmp	r3, #1
 800886e:	d106      	bne.n	800887e <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008870:	f7ff fbb8 	bl	8007fe4 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8008874:	2001      	movs	r0, #1
 8008876:	f7fb fee6 	bl	8004646 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800887a:	f7ff fba3 	bl	8007fc4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f806 	bl	8008890 <SUBGHZ_WaitOnBusy>
 8008884:	4603      	mov	r3, r0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
	...

08008890 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b086      	sub	sp, #24
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008898:	2300      	movs	r3, #0
 800889a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800889c:	4b12      	ldr	r3, [pc, #72]	; (80088e8 <SUBGHZ_WaitOnBusy+0x58>)
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	4613      	mov	r3, r2
 80088a2:	005b      	lsls	r3, r3, #1
 80088a4:	4413      	add	r3, r2
 80088a6:	00db      	lsls	r3, r3, #3
 80088a8:	0d1b      	lsrs	r3, r3, #20
 80088aa:	2264      	movs	r2, #100	; 0x64
 80088ac:	fb02 f303 	mul.w	r3, r2, r3
 80088b0:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80088b2:	f7ff fbc5 	bl	8008040 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80088b6:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d105      	bne.n	80088ca <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2202      	movs	r2, #2
 80088c6:	609a      	str	r2, [r3, #8]
      break;
 80088c8:	e009      	b.n	80088de <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	3b01      	subs	r3, #1
 80088ce:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80088d0:	f7ff fba4 	bl	800801c <LL_PWR_IsActiveFlag_RFBUSYS>
 80088d4:	4602      	mov	r2, r0
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	4013      	ands	r3, r2
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d0e9      	beq.n	80088b2 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80088de:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3718      	adds	r7, #24
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	20000000 	.word	0x20000000

080088ec <LL_RCC_GetUSARTClockSource>:
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80088f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80088f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	401a      	ands	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	041b      	lsls	r3, r3, #16
 8008904:	4313      	orrs	r3, r2
}
 8008906:	4618      	mov	r0, r3
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	bc80      	pop	{r7}
 800890e:	4770      	bx	lr

08008910 <LL_RCC_GetLPUARTClockSource>:
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008918:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800891c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4013      	ands	r3, r2
}
 8008924:	4618      	mov	r0, r3
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	bc80      	pop	{r7}
 800892c:	4770      	bx	lr

0800892e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800892e:	b580      	push	{r7, lr}
 8008930:	b082      	sub	sp, #8
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d101      	bne.n	8008940 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e042      	b.n	80089c6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008946:	2b00      	cmp	r3, #0
 8008948:	d106      	bne.n	8008958 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f7fc f950 	bl	8004bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2224      	movs	r2, #36	; 0x24
 800895c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f022 0201 	bic.w	r2, r2, #1
 800896e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fb2d 	bl	8008fd0 <UART_SetConfig>
 8008976:	4603      	mov	r3, r0
 8008978:	2b01      	cmp	r3, #1
 800897a:	d101      	bne.n	8008980 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800897c:	2301      	movs	r3, #1
 800897e:	e022      	b.n	80089c6 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 fd95 	bl	80094b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685a      	ldr	r2, [r3, #4]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800899c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	689a      	ldr	r2, [r3, #8]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80089ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f042 0201 	orr.w	r2, r2, #1
 80089bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fe1b 	bl	80095fa <UART_CheckIdleState>
 80089c4:	4603      	mov	r3, r0
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3708      	adds	r7, #8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b084      	sub	sp, #16
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	60f8      	str	r0, [r7, #12]
 80089d6:	60b9      	str	r1, [r7, #8]
 80089d8:	4613      	mov	r3, r2
 80089da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089e2:	2b20      	cmp	r3, #32
 80089e4:	d11d      	bne.n	8008a22 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d002      	beq.n	80089f2 <HAL_UART_Receive_IT+0x24>
 80089ec:	88fb      	ldrh	r3, [r7, #6]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d101      	bne.n	80089f6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	e016      	b.n	8008a24 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d101      	bne.n	8008a04 <HAL_UART_Receive_IT+0x36>
 8008a00:	2302      	movs	r3, #2
 8008a02:	e00f      	b.n	8008a24 <HAL_UART_Receive_IT+0x56>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2201      	movs	r2, #1
 8008a08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 8008a12:	88fb      	ldrh	r3, [r7, #6]
 8008a14:	461a      	mov	r2, r3
 8008a16:	68b9      	ldr	r1, [r7, #8]
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f000 feb9 	bl	8009790 <UART_Start_Receive_IT>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	e000      	b.n	8008a24 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 8008a22:	2302      	movs	r3, #2
  }
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3710      	adds	r7, #16
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	4613      	mov	r3, r2
 8008a38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a40:	2b20      	cmp	r3, #32
 8008a42:	d168      	bne.n	8008b16 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d002      	beq.n	8008a50 <HAL_UART_Transmit_DMA+0x24>
 8008a4a:	88fb      	ldrh	r3, [r7, #6]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e061      	b.n	8008b18 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d101      	bne.n	8008a62 <HAL_UART_Transmit_DMA+0x36>
 8008a5e:	2302      	movs	r3, #2
 8008a60:	e05a      	b.n	8008b18 <HAL_UART_Transmit_DMA+0xec>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	88fa      	ldrh	r2, [r7, #6]
 8008a74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	88fa      	ldrh	r2, [r7, #6]
 8008a7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2221      	movs	r2, #33	; 0x21
 8008a8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d02c      	beq.n	8008af2 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a9c:	4a20      	ldr	r2, [pc, #128]	; (8008b20 <HAL_UART_Transmit_DMA+0xf4>)
 8008a9e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008aa4:	4a1f      	ldr	r2, [pc, #124]	; (8008b24 <HAL_UART_Transmit_DMA+0xf8>)
 8008aa6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008aac:	4a1e      	ldr	r2, [pc, #120]	; (8008b28 <HAL_UART_Transmit_DMA+0xfc>)
 8008aae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3328      	adds	r3, #40	; 0x28
 8008ac8:	461a      	mov	r2, r3
 8008aca:	88fb      	ldrh	r3, [r7, #6]
 8008acc:	f7fc fdd6 	bl	800567c <HAL_DMA_Start_IT>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00d      	beq.n	8008af2 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2210      	movs	r2, #16
 8008ada:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2220      	movs	r2, #32
 8008aea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e012      	b.n	8008b18 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2240      	movs	r2, #64	; 0x40
 8008af8:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	689a      	ldr	r2, [r3, #8]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008b10:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008b12:	2300      	movs	r3, #0
 8008b14:	e000      	b.n	8008b18 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8008b16:	2302      	movs	r3, #2
  }
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	080099a5 	.word	0x080099a5
 8008b24:	080099f9 	.word	0x080099f9
 8008b28:	08009a15 	.word	0x08009a15

08008b2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b088      	sub	sp, #32
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	69db      	ldr	r3, [r3, #28]
 8008b3a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b4c:	69fa      	ldr	r2, [r7, #28]
 8008b4e:	f640 030f 	movw	r3, #2063	; 0x80f
 8008b52:	4013      	ands	r3, r2
 8008b54:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d118      	bne.n	8008b8e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	f003 0320 	and.w	r3, r3, #32
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d013      	beq.n	8008b8e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	f003 0320 	and.w	r3, r3, #32
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d104      	bne.n	8008b7a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d009      	beq.n	8008b8e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	f000 81fb 	beq.w	8008f7a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	4798      	blx	r3
      }
      return;
 8008b8c:	e1f5      	b.n	8008f7a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 80ef 	beq.w	8008d74 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b96:	697a      	ldr	r2, [r7, #20]
 8008b98:	4b73      	ldr	r3, [pc, #460]	; (8008d68 <HAL_UART_IRQHandler+0x23c>)
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d105      	bne.n	8008bac <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008ba0:	69ba      	ldr	r2, [r7, #24]
 8008ba2:	4b72      	ldr	r3, [pc, #456]	; (8008d6c <HAL_UART_IRQHandler+0x240>)
 8008ba4:	4013      	ands	r3, r2
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	f000 80e4 	beq.w	8008d74 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	f003 0301 	and.w	r3, r3, #1
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d010      	beq.n	8008bd8 <HAL_UART_IRQHandler+0xac>
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d00b      	beq.n	8008bd8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bce:	f043 0201 	orr.w	r2, r3, #1
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	f003 0302 	and.w	r3, r3, #2
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d010      	beq.n	8008c04 <HAL_UART_IRQHandler+0xd8>
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00b      	beq.n	8008c04 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2202      	movs	r2, #2
 8008bf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bfa:	f043 0204 	orr.w	r2, r3, #4
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	f003 0304 	and.w	r3, r3, #4
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d010      	beq.n	8008c30 <HAL_UART_IRQHandler+0x104>
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	f003 0301 	and.w	r3, r3, #1
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d00b      	beq.n	8008c30 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2204      	movs	r2, #4
 8008c1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c26:	f043 0202 	orr.w	r2, r3, #2
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	f003 0308 	and.w	r3, r3, #8
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d015      	beq.n	8008c66 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	f003 0320 	and.w	r3, r3, #32
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d104      	bne.n	8008c4e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	4b48      	ldr	r3, [pc, #288]	; (8008d68 <HAL_UART_IRQHandler+0x23c>)
 8008c48:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00b      	beq.n	8008c66 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2208      	movs	r2, #8
 8008c54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c5c:	f043 0208 	orr.w	r2, r3, #8
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d011      	beq.n	8008c94 <HAL_UART_IRQHandler+0x168>
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00c      	beq.n	8008c94 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c8a:	f043 0220 	orr.w	r2, r3, #32
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 816f 	beq.w	8008f7e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	f003 0320 	and.w	r3, r3, #32
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d011      	beq.n	8008cce <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	f003 0320 	and.w	r3, r3, #32
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d104      	bne.n	8008cbe <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d007      	beq.n	8008cce <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d003      	beq.n	8008cce <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cd4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ce0:	2b40      	cmp	r3, #64	; 0x40
 8008ce2:	d004      	beq.n	8008cee <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d031      	beq.n	8008d52 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fe27 	bl	8009942 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cfe:	2b40      	cmp	r3, #64	; 0x40
 8008d00:	d123      	bne.n	8008d4a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	689a      	ldr	r2, [r3, #8]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d10:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d013      	beq.n	8008d42 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d1e:	4a14      	ldr	r2, [pc, #80]	; (8008d70 <HAL_UART_IRQHandler+0x244>)
 8008d20:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7fc fd84 	bl	8005834 <HAL_DMA_Abort_IT>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d017      	beq.n	8008d62 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8008d3c:	4610      	mov	r0, r2
 8008d3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d40:	e00f      	b.n	8008d62 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 f92f 	bl	8008fa6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d48:	e00b      	b.n	8008d62 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f92b 	bl	8008fa6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d50:	e007      	b.n	8008d62 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 f927 	bl	8008fa6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8008d60:	e10d      	b.n	8008f7e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d62:	bf00      	nop
    return;
 8008d64:	e10b      	b.n	8008f7e <HAL_UART_IRQHandler+0x452>
 8008d66:	bf00      	nop
 8008d68:	10000001 	.word	0x10000001
 8008d6c:	04000120 	.word	0x04000120
 8008d70:	08009a95 	.word	0x08009a95

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	f040 80ab 	bne.w	8008ed4 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	f003 0310 	and.w	r3, r3, #16
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f000 80a5 	beq.w	8008ed4 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	f003 0310 	and.w	r3, r3, #16
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f000 809f 	beq.w	8008ed4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2210      	movs	r2, #16
 8008d9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008da8:	2b40      	cmp	r3, #64	; 0x40
 8008daa:	d155      	bne.n	8008e58 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8008db6:	893b      	ldrh	r3, [r7, #8]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f000 80e2 	beq.w	8008f82 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008dc4:	893a      	ldrh	r2, [r7, #8]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	f080 80db 	bcs.w	8008f82 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	893a      	ldrh	r2, [r7, #8]
 8008dd0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0320 	and.w	r3, r3, #32
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d12b      	bne.n	8008e3c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008df2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f022 0201 	bic.w	r2, r2, #1
 8008e02:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	689a      	ldr	r2, [r3, #8]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e12:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2220      	movs	r2, #32
 8008e18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 0210 	bic.w	r2, r2, #16
 8008e30:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7fc fc9e 	bl	8005778 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	1ad3      	subs	r3, r2, r3
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	4619      	mov	r1, r3
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 f8b1 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008e56:	e094      	b.n	8008f82 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f000 8087 	beq.w	8008f86 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8008e78:	897b      	ldrh	r3, [r7, #10]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f000 8083 	beq.w	8008f86 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e8e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	6812      	ldr	r2, [r2, #0]
 8008e9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e9e:	f023 0301 	bic.w	r3, r3, #1
 8008ea2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2220      	movs	r2, #32
 8008ea8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	681a      	ldr	r2, [r3, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f022 0210 	bic.w	r2, r2, #16
 8008ec6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ec8:	897b      	ldrh	r3, [r7, #10]
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f000 f873 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008ed2:	e058      	b.n	8008f86 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00d      	beq.n	8008efa <HAL_UART_IRQHandler+0x3ce>
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d008      	beq.n	8008efa <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008ef0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f001 f8da 	bl	800a0ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ef8:	e048      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d012      	beq.n	8008f2a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008f04:	69bb      	ldr	r3, [r7, #24]
 8008f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d104      	bne.n	8008f18 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d008      	beq.n	8008f2a <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d034      	beq.n	8008f8a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	4798      	blx	r3
    }
    return;
 8008f28:	e02f      	b.n	8008f8a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d008      	beq.n	8008f46 <HAL_UART_IRQHandler+0x41a>
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d003      	beq.n	8008f46 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fdbe 	bl	8009ac0 <UART_EndTransmit_IT>
    return;
 8008f44:	e022      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008f46:	69fb      	ldr	r3, [r7, #28]
 8008f48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d008      	beq.n	8008f62 <HAL_UART_IRQHandler+0x436>
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f001 f8b8 	bl	800a0d0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f60:	e014      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00f      	beq.n	8008f8c <HAL_UART_IRQHandler+0x460>
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	da0c      	bge.n	8008f8c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f001 f8a3 	bl	800a0be <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f78:	e008      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
      return;
 8008f7a:	bf00      	nop
 8008f7c:	e006      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
    return;
 8008f7e:	bf00      	nop
 8008f80:	e004      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
      return;
 8008f82:	bf00      	nop
 8008f84:	e002      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
      return;
 8008f86:	bf00      	nop
 8008f88:	e000      	b.n	8008f8c <HAL_UART_IRQHandler+0x460>
    return;
 8008f8a:	bf00      	nop
  }
}
 8008f8c:	3720      	adds	r7, #32
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop

08008f94 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bc80      	pop	{r7}
 8008fa4:	4770      	bx	lr

08008fa6 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fa6:	b480      	push	{r7}
 8008fa8:	b083      	sub	sp, #12
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008fae:	bf00      	nop
 8008fb0:	370c      	adds	r7, #12
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bc80      	pop	{r7}
 8008fb6:	4770      	bx	lr

08008fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bc80      	pop	{r7}
 8008fcc:	4770      	bx	lr
	...

08008fd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fd4:	b08c      	sub	sp, #48	; 0x30
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	689a      	ldr	r2, [r3, #8]
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	691b      	ldr	r3, [r3, #16]
 8008fe8:	431a      	orrs	r2, r3
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	431a      	orrs	r2, r3
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	69db      	ldr	r3, [r3, #28]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	4b94      	ldr	r3, [pc, #592]	; (8009250 <UART_SetConfig+0x280>)
 8009000:	4013      	ands	r3, r2
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	6812      	ldr	r2, [r2, #0]
 8009006:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009008:	430b      	orrs	r3, r1
 800900a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	68da      	ldr	r2, [r3, #12]
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a89      	ldr	r2, [pc, #548]	; (8009254 <UART_SetConfig+0x284>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d004      	beq.n	800903c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	6a1b      	ldr	r3, [r3, #32]
 8009036:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009038:	4313      	orrs	r3, r2
 800903a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009046:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	6812      	ldr	r2, [r2, #0]
 800904e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009050:	430b      	orrs	r3, r1
 8009052:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800905a:	f023 010f 	bic.w	r1, r3, #15
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a7a      	ldr	r2, [pc, #488]	; (8009258 <UART_SetConfig+0x288>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d127      	bne.n	80090c4 <UART_SetConfig+0xf4>
 8009074:	2003      	movs	r0, #3
 8009076:	f7ff fc39 	bl	80088ec <LL_RCC_GetUSARTClockSource>
 800907a:	4603      	mov	r3, r0
 800907c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8009080:	2b03      	cmp	r3, #3
 8009082:	d81b      	bhi.n	80090bc <UART_SetConfig+0xec>
 8009084:	a201      	add	r2, pc, #4	; (adr r2, 800908c <UART_SetConfig+0xbc>)
 8009086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800908a:	bf00      	nop
 800908c:	0800909d 	.word	0x0800909d
 8009090:	080090ad 	.word	0x080090ad
 8009094:	080090a5 	.word	0x080090a5
 8009098:	080090b5 	.word	0x080090b5
 800909c:	2301      	movs	r3, #1
 800909e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090a2:	e080      	b.n	80091a6 <UART_SetConfig+0x1d6>
 80090a4:	2302      	movs	r3, #2
 80090a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090aa:	e07c      	b.n	80091a6 <UART_SetConfig+0x1d6>
 80090ac:	2304      	movs	r3, #4
 80090ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090b2:	e078      	b.n	80091a6 <UART_SetConfig+0x1d6>
 80090b4:	2308      	movs	r3, #8
 80090b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090ba:	e074      	b.n	80091a6 <UART_SetConfig+0x1d6>
 80090bc:	2310      	movs	r3, #16
 80090be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090c2:	e070      	b.n	80091a6 <UART_SetConfig+0x1d6>
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a64      	ldr	r2, [pc, #400]	; (800925c <UART_SetConfig+0x28c>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d138      	bne.n	8009140 <UART_SetConfig+0x170>
 80090ce:	200c      	movs	r0, #12
 80090d0:	f7ff fc0c 	bl	80088ec <LL_RCC_GetUSARTClockSource>
 80090d4:	4603      	mov	r3, r0
 80090d6:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80090da:	2b0c      	cmp	r3, #12
 80090dc:	d82c      	bhi.n	8009138 <UART_SetConfig+0x168>
 80090de:	a201      	add	r2, pc, #4	; (adr r2, 80090e4 <UART_SetConfig+0x114>)
 80090e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e4:	08009119 	.word	0x08009119
 80090e8:	08009139 	.word	0x08009139
 80090ec:	08009139 	.word	0x08009139
 80090f0:	08009139 	.word	0x08009139
 80090f4:	08009129 	.word	0x08009129
 80090f8:	08009139 	.word	0x08009139
 80090fc:	08009139 	.word	0x08009139
 8009100:	08009139 	.word	0x08009139
 8009104:	08009121 	.word	0x08009121
 8009108:	08009139 	.word	0x08009139
 800910c:	08009139 	.word	0x08009139
 8009110:	08009139 	.word	0x08009139
 8009114:	08009131 	.word	0x08009131
 8009118:	2300      	movs	r3, #0
 800911a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800911e:	e042      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009120:	2302      	movs	r3, #2
 8009122:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009126:	e03e      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009128:	2304      	movs	r3, #4
 800912a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800912e:	e03a      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009130:	2308      	movs	r3, #8
 8009132:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009136:	e036      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009138:	2310      	movs	r3, #16
 800913a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800913e:	e032      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a43      	ldr	r2, [pc, #268]	; (8009254 <UART_SetConfig+0x284>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d12a      	bne.n	80091a0 <UART_SetConfig+0x1d0>
 800914a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800914e:	f7ff fbdf 	bl	8008910 <LL_RCC_GetLPUARTClockSource>
 8009152:	4603      	mov	r3, r0
 8009154:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009158:	d01a      	beq.n	8009190 <UART_SetConfig+0x1c0>
 800915a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800915e:	d81b      	bhi.n	8009198 <UART_SetConfig+0x1c8>
 8009160:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009164:	d00c      	beq.n	8009180 <UART_SetConfig+0x1b0>
 8009166:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800916a:	d815      	bhi.n	8009198 <UART_SetConfig+0x1c8>
 800916c:	2b00      	cmp	r3, #0
 800916e:	d003      	beq.n	8009178 <UART_SetConfig+0x1a8>
 8009170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009174:	d008      	beq.n	8009188 <UART_SetConfig+0x1b8>
 8009176:	e00f      	b.n	8009198 <UART_SetConfig+0x1c8>
 8009178:	2300      	movs	r3, #0
 800917a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800917e:	e012      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009180:	2302      	movs	r3, #2
 8009182:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009186:	e00e      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009188:	2304      	movs	r3, #4
 800918a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800918e:	e00a      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009190:	2308      	movs	r3, #8
 8009192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009196:	e006      	b.n	80091a6 <UART_SetConfig+0x1d6>
 8009198:	2310      	movs	r3, #16
 800919a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800919e:	e002      	b.n	80091a6 <UART_SetConfig+0x1d6>
 80091a0:	2310      	movs	r3, #16
 80091a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a2a      	ldr	r2, [pc, #168]	; (8009254 <UART_SetConfig+0x284>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	f040 80a4 	bne.w	80092fa <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80091b6:	2b08      	cmp	r3, #8
 80091b8:	d823      	bhi.n	8009202 <UART_SetConfig+0x232>
 80091ba:	a201      	add	r2, pc, #4	; (adr r2, 80091c0 <UART_SetConfig+0x1f0>)
 80091bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c0:	080091e5 	.word	0x080091e5
 80091c4:	08009203 	.word	0x08009203
 80091c8:	080091ed 	.word	0x080091ed
 80091cc:	08009203 	.word	0x08009203
 80091d0:	080091f3 	.word	0x080091f3
 80091d4:	08009203 	.word	0x08009203
 80091d8:	08009203 	.word	0x08009203
 80091dc:	08009203 	.word	0x08009203
 80091e0:	080091fb 	.word	0x080091fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091e4:	f7fe f886 	bl	80072f4 <HAL_RCC_GetPCLK1Freq>
 80091e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80091ea:	e010      	b.n	800920e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091ec:	4b1c      	ldr	r3, [pc, #112]	; (8009260 <UART_SetConfig+0x290>)
 80091ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80091f0:	e00d      	b.n	800920e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091f2:	f7fd ffcb 	bl	800718c <HAL_RCC_GetSysClockFreq>
 80091f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80091f8:	e009      	b.n	800920e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009200:	e005      	b.n	800920e <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8009202:	2300      	movs	r3, #0
 8009204:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800920c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800920e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009210:	2b00      	cmp	r3, #0
 8009212:	f000 8137 	beq.w	8009484 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800921a:	4a12      	ldr	r2, [pc, #72]	; (8009264 <UART_SetConfig+0x294>)
 800921c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009220:	461a      	mov	r2, r3
 8009222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009224:	fbb3 f3f2 	udiv	r3, r3, r2
 8009228:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	685a      	ldr	r2, [r3, #4]
 800922e:	4613      	mov	r3, r2
 8009230:	005b      	lsls	r3, r3, #1
 8009232:	4413      	add	r3, r2
 8009234:	69ba      	ldr	r2, [r7, #24]
 8009236:	429a      	cmp	r2, r3
 8009238:	d305      	bcc.n	8009246 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009240:	69ba      	ldr	r2, [r7, #24]
 8009242:	429a      	cmp	r2, r3
 8009244:	d910      	bls.n	8009268 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800924c:	e11a      	b.n	8009484 <UART_SetConfig+0x4b4>
 800924e:	bf00      	nop
 8009250:	cfff69f3 	.word	0xcfff69f3
 8009254:	40008000 	.word	0x40008000
 8009258:	40013800 	.word	0x40013800
 800925c:	40004400 	.word	0x40004400
 8009260:	00f42400 	.word	0x00f42400
 8009264:	08010bd4 	.word	0x08010bd4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926a:	2200      	movs	r2, #0
 800926c:	60bb      	str	r3, [r7, #8]
 800926e:	60fa      	str	r2, [r7, #12]
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009274:	4a8e      	ldr	r2, [pc, #568]	; (80094b0 <UART_SetConfig+0x4e0>)
 8009276:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800927a:	b29b      	uxth	r3, r3
 800927c:	2200      	movs	r2, #0
 800927e:	603b      	str	r3, [r7, #0]
 8009280:	607a      	str	r2, [r7, #4]
 8009282:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009286:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800928a:	f7f6 ffd1 	bl	8000230 <__aeabi_uldivmod>
 800928e:	4602      	mov	r2, r0
 8009290:	460b      	mov	r3, r1
 8009292:	4610      	mov	r0, r2
 8009294:	4619      	mov	r1, r3
 8009296:	f04f 0200 	mov.w	r2, #0
 800929a:	f04f 0300 	mov.w	r3, #0
 800929e:	020b      	lsls	r3, r1, #8
 80092a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80092a4:	0202      	lsls	r2, r0, #8
 80092a6:	6979      	ldr	r1, [r7, #20]
 80092a8:	6849      	ldr	r1, [r1, #4]
 80092aa:	0849      	lsrs	r1, r1, #1
 80092ac:	2000      	movs	r0, #0
 80092ae:	460c      	mov	r4, r1
 80092b0:	4605      	mov	r5, r0
 80092b2:	eb12 0804 	adds.w	r8, r2, r4
 80092b6:	eb43 0905 	adc.w	r9, r3, r5
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	469a      	mov	sl, r3
 80092c2:	4693      	mov	fp, r2
 80092c4:	4652      	mov	r2, sl
 80092c6:	465b      	mov	r3, fp
 80092c8:	4640      	mov	r0, r8
 80092ca:	4649      	mov	r1, r9
 80092cc:	f7f6 ffb0 	bl	8000230 <__aeabi_uldivmod>
 80092d0:	4602      	mov	r2, r0
 80092d2:	460b      	mov	r3, r1
 80092d4:	4613      	mov	r3, r2
 80092d6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80092de:	d308      	bcc.n	80092f2 <UART_SetConfig+0x322>
 80092e0:	6a3b      	ldr	r3, [r7, #32]
 80092e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80092e6:	d204      	bcs.n	80092f2 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	6a3a      	ldr	r2, [r7, #32]
 80092ee:	60da      	str	r2, [r3, #12]
 80092f0:	e0c8      	b.n	8009484 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80092f2:	2301      	movs	r3, #1
 80092f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80092f8:	e0c4      	b.n	8009484 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	69db      	ldr	r3, [r3, #28]
 80092fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009302:	d168      	bne.n	80093d6 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8009304:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009308:	2b08      	cmp	r3, #8
 800930a:	d828      	bhi.n	800935e <UART_SetConfig+0x38e>
 800930c:	a201      	add	r2, pc, #4	; (adr r2, 8009314 <UART_SetConfig+0x344>)
 800930e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009312:	bf00      	nop
 8009314:	08009339 	.word	0x08009339
 8009318:	08009341 	.word	0x08009341
 800931c:	08009349 	.word	0x08009349
 8009320:	0800935f 	.word	0x0800935f
 8009324:	0800934f 	.word	0x0800934f
 8009328:	0800935f 	.word	0x0800935f
 800932c:	0800935f 	.word	0x0800935f
 8009330:	0800935f 	.word	0x0800935f
 8009334:	08009357 	.word	0x08009357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009338:	f7fd ffdc 	bl	80072f4 <HAL_RCC_GetPCLK1Freq>
 800933c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800933e:	e014      	b.n	800936a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009340:	f7fd ffea 	bl	8007318 <HAL_RCC_GetPCLK2Freq>
 8009344:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009346:	e010      	b.n	800936a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009348:	4b5a      	ldr	r3, [pc, #360]	; (80094b4 <UART_SetConfig+0x4e4>)
 800934a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800934c:	e00d      	b.n	800936a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800934e:	f7fd ff1d 	bl	800718c <HAL_RCC_GetSysClockFreq>
 8009352:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009354:	e009      	b.n	800936a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800935a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800935c:	e005      	b.n	800936a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009368:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800936a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936c:	2b00      	cmp	r3, #0
 800936e:	f000 8089 	beq.w	8009484 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009376:	4a4e      	ldr	r2, [pc, #312]	; (80094b0 <UART_SetConfig+0x4e0>)
 8009378:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800937c:	461a      	mov	r2, r3
 800937e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009380:	fbb3 f3f2 	udiv	r3, r3, r2
 8009384:	005a      	lsls	r2, r3, #1
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	085b      	lsrs	r3, r3, #1
 800938c:	441a      	add	r2, r3
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	fbb2 f3f3 	udiv	r3, r2, r3
 8009396:	b29b      	uxth	r3, r3
 8009398:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800939a:	6a3b      	ldr	r3, [r7, #32]
 800939c:	2b0f      	cmp	r3, #15
 800939e:	d916      	bls.n	80093ce <UART_SetConfig+0x3fe>
 80093a0:	6a3b      	ldr	r3, [r7, #32]
 80093a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093a6:	d212      	bcs.n	80093ce <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80093a8:	6a3b      	ldr	r3, [r7, #32]
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	f023 030f 	bic.w	r3, r3, #15
 80093b0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80093b2:	6a3b      	ldr	r3, [r7, #32]
 80093b4:	085b      	lsrs	r3, r3, #1
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	f003 0307 	and.w	r3, r3, #7
 80093bc:	b29a      	uxth	r2, r3
 80093be:	8bfb      	ldrh	r3, [r7, #30]
 80093c0:	4313      	orrs	r3, r2
 80093c2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	8bfa      	ldrh	r2, [r7, #30]
 80093ca:	60da      	str	r2, [r3, #12]
 80093cc:	e05a      	b.n	8009484 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80093d4:	e056      	b.n	8009484 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80093d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80093da:	2b08      	cmp	r3, #8
 80093dc:	d827      	bhi.n	800942e <UART_SetConfig+0x45e>
 80093de:	a201      	add	r2, pc, #4	; (adr r2, 80093e4 <UART_SetConfig+0x414>)
 80093e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e4:	08009409 	.word	0x08009409
 80093e8:	08009411 	.word	0x08009411
 80093ec:	08009419 	.word	0x08009419
 80093f0:	0800942f 	.word	0x0800942f
 80093f4:	0800941f 	.word	0x0800941f
 80093f8:	0800942f 	.word	0x0800942f
 80093fc:	0800942f 	.word	0x0800942f
 8009400:	0800942f 	.word	0x0800942f
 8009404:	08009427 	.word	0x08009427
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009408:	f7fd ff74 	bl	80072f4 <HAL_RCC_GetPCLK1Freq>
 800940c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800940e:	e014      	b.n	800943a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009410:	f7fd ff82 	bl	8007318 <HAL_RCC_GetPCLK2Freq>
 8009414:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009416:	e010      	b.n	800943a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009418:	4b26      	ldr	r3, [pc, #152]	; (80094b4 <UART_SetConfig+0x4e4>)
 800941a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800941c:	e00d      	b.n	800943a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800941e:	f7fd feb5 	bl	800718c <HAL_RCC_GetSysClockFreq>
 8009422:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009424:	e009      	b.n	800943a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800942a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800942c:	e005      	b.n	800943a <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800942e:	2300      	movs	r3, #0
 8009430:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009438:	bf00      	nop
    }

    if (pclk != 0U)
 800943a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800943c:	2b00      	cmp	r3, #0
 800943e:	d021      	beq.n	8009484 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009444:	4a1a      	ldr	r2, [pc, #104]	; (80094b0 <UART_SetConfig+0x4e0>)
 8009446:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800944a:	461a      	mov	r2, r3
 800944c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800944e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	085b      	lsrs	r3, r3, #1
 8009458:	441a      	add	r2, r3
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009462:	b29b      	uxth	r3, r3
 8009464:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009466:	6a3b      	ldr	r3, [r7, #32]
 8009468:	2b0f      	cmp	r3, #15
 800946a:	d908      	bls.n	800947e <UART_SetConfig+0x4ae>
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009472:	d204      	bcs.n	800947e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	6a3a      	ldr	r2, [r7, #32]
 800947a:	60da      	str	r2, [r3, #12]
 800947c:	e002      	b.n	8009484 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800947e:	2301      	movs	r3, #1
 8009480:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	2201      	movs	r2, #1
 8009488:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	2201      	movs	r2, #1
 8009490:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	2200      	movs	r2, #0
 8009498:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	2200      	movs	r2, #0
 800949e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80094a0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3730      	adds	r7, #48	; 0x30
 80094a8:	46bd      	mov	sp, r7
 80094aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094ae:	bf00      	nop
 80094b0:	08010bd4 	.word	0x08010bd4
 80094b4:	00f42400 	.word	0x00f42400

080094b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094c4:	f003 0301 	and.w	r3, r3, #1
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d00a      	beq.n	80094e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	430a      	orrs	r2, r1
 80094e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094e6:	f003 0302 	and.w	r3, r3, #2
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d00a      	beq.n	8009504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	430a      	orrs	r2, r1
 8009502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009508:	f003 0304 	and.w	r3, r3, #4
 800950c:	2b00      	cmp	r3, #0
 800950e:	d00a      	beq.n	8009526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	430a      	orrs	r2, r1
 8009524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800952a:	f003 0308 	and.w	r3, r3, #8
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00a      	beq.n	8009548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	430a      	orrs	r2, r1
 8009546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800954c:	f003 0310 	and.w	r3, r3, #16
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00a      	beq.n	800956a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	689b      	ldr	r3, [r3, #8]
 800955a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	430a      	orrs	r2, r1
 8009568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800956e:	f003 0320 	and.w	r3, r3, #32
 8009572:	2b00      	cmp	r3, #0
 8009574:	d00a      	beq.n	800958c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	430a      	orrs	r2, r1
 800958a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009594:	2b00      	cmp	r3, #0
 8009596:	d01a      	beq.n	80095ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	430a      	orrs	r2, r1
 80095ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095b6:	d10a      	bne.n	80095ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	430a      	orrs	r2, r1
 80095cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00a      	beq.n	80095f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	430a      	orrs	r2, r1
 80095ee:	605a      	str	r2, [r3, #4]
  }
}
 80095f0:	bf00      	nop
 80095f2:	370c      	adds	r7, #12
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bc80      	pop	{r7}
 80095f8:	4770      	bx	lr

080095fa <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80095fa:	b580      	push	{r7, lr}
 80095fc:	b086      	sub	sp, #24
 80095fe:	af02      	add	r7, sp, #8
 8009600:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800960a:	f7fb f815 	bl	8004638 <HAL_GetTick>
 800960e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f003 0308 	and.w	r3, r3, #8
 800961a:	2b08      	cmp	r3, #8
 800961c:	d10e      	bne.n	800963c <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800961e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f82f 	bl	8009690 <UART_WaitOnFlagUntilTimeout>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d001      	beq.n	800963c <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	e025      	b.n	8009688 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 0304 	and.w	r3, r3, #4
 8009646:	2b04      	cmp	r3, #4
 8009648:	d10e      	bne.n	8009668 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800964a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800964e:	9300      	str	r3, [sp, #0]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2200      	movs	r2, #0
 8009654:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f819 	bl	8009690 <UART_WaitOnFlagUntilTimeout>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009664:	2303      	movs	r3, #3
 8009666:	e00f      	b.n	8009688 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2220      	movs	r2, #32
 800966c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2220      	movs	r2, #32
 8009674:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3710      	adds	r7, #16
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	603b      	str	r3, [r7, #0]
 800969c:	4613      	mov	r3, r2
 800969e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096a0:	e062      	b.n	8009768 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096a8:	d05e      	beq.n	8009768 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096aa:	f7fa ffc5 	bl	8004638 <HAL_GetTick>
 80096ae:	4602      	mov	r2, r0
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	1ad3      	subs	r3, r2, r3
 80096b4:	69ba      	ldr	r2, [r7, #24]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d302      	bcc.n	80096c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d11d      	bne.n	80096fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80096ce:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	689a      	ldr	r2, [r3, #8]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f022 0201 	bic.w	r2, r2, #1
 80096de:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2220      	movs	r2, #32
 80096e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2200      	movs	r2, #0
 80096f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80096f8:	2303      	movs	r3, #3
 80096fa:	e045      	b.n	8009788 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f003 0304 	and.w	r3, r3, #4
 8009706:	2b00      	cmp	r3, #0
 8009708:	d02e      	beq.n	8009768 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009718:	d126      	bne.n	8009768 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009722:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009732:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	689a      	ldr	r2, [r3, #8]
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f022 0201 	bic.w	r2, r2, #1
 8009742:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2220      	movs	r2, #32
 8009748:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2220      	movs	r2, #32
 8009750:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2220      	movs	r2, #32
 8009758:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009764:	2303      	movs	r3, #3
 8009766:	e00f      	b.n	8009788 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	69da      	ldr	r2, [r3, #28]
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	4013      	ands	r3, r2
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	429a      	cmp	r2, r3
 8009776:	bf0c      	ite	eq
 8009778:	2301      	moveq	r3, #1
 800977a:	2300      	movne	r3, #0
 800977c:	b2db      	uxtb	r3, r3
 800977e:	461a      	mov	r2, r3
 8009780:	79fb      	ldrb	r3, [r7, #7]
 8009782:	429a      	cmp	r2, r3
 8009784:	d08d      	beq.n	80096a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3710      	adds	r7, #16
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009790:	b480      	push	{r7}
 8009792:	b085      	sub	sp, #20
 8009794:	af00      	add	r7, sp, #0
 8009796:	60f8      	str	r0, [r7, #12]
 8009798:	60b9      	str	r1, [r7, #8]
 800979a:	4613      	mov	r3, r2
 800979c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	88fa      	ldrh	r2, [r7, #6]
 80097a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	88fa      	ldrh	r2, [r7, #6]
 80097b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	689b      	ldr	r3, [r3, #8]
 80097be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097c2:	d10e      	bne.n	80097e2 <UART_Start_Receive_IT+0x52>
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d105      	bne.n	80097d8 <UART_Start_Receive_IT+0x48>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f240 12ff 	movw	r2, #511	; 0x1ff
 80097d2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80097d6:	e02d      	b.n	8009834 <UART_Start_Receive_IT+0xa4>
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	22ff      	movs	r2, #255	; 0xff
 80097dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80097e0:	e028      	b.n	8009834 <UART_Start_Receive_IT+0xa4>
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d10d      	bne.n	8009806 <UART_Start_Receive_IT+0x76>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d104      	bne.n	80097fc <UART_Start_Receive_IT+0x6c>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	22ff      	movs	r2, #255	; 0xff
 80097f6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80097fa:	e01b      	b.n	8009834 <UART_Start_Receive_IT+0xa4>
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	227f      	movs	r2, #127	; 0x7f
 8009800:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009804:	e016      	b.n	8009834 <UART_Start_Receive_IT+0xa4>
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800980e:	d10d      	bne.n	800982c <UART_Start_Receive_IT+0x9c>
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d104      	bne.n	8009822 <UART_Start_Receive_IT+0x92>
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	227f      	movs	r2, #127	; 0x7f
 800981c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009820:	e008      	b.n	8009834 <UART_Start_Receive_IT+0xa4>
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	223f      	movs	r2, #63	; 0x3f
 8009826:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800982a:	e003      	b.n	8009834 <UART_Start_Receive_IT+0xa4>
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2200      	movs	r2, #0
 8009838:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2222      	movs	r2, #34	; 0x22
 8009840:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	689a      	ldr	r2, [r3, #8]
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f042 0201 	orr.w	r2, r2, #1
 8009852:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009858:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800985c:	d12a      	bne.n	80098b4 <UART_Start_Receive_IT+0x124>
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009864:	88fa      	ldrh	r2, [r7, #6]
 8009866:	429a      	cmp	r2, r3
 8009868:	d324      	bcc.n	80098b4 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009872:	d107      	bne.n	8009884 <UART_Start_Receive_IT+0xf4>
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d103      	bne.n	8009884 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	4a1e      	ldr	r2, [pc, #120]	; (80098f8 <UART_Start_Receive_IT+0x168>)
 8009880:	671a      	str	r2, [r3, #112]	; 0x70
 8009882:	e002      	b.n	800988a <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4a1d      	ldr	r2, [pc, #116]	; (80098fc <UART_Start_Receive_IT+0x16c>)
 8009888:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2200      	movs	r2, #0
 800988e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681a      	ldr	r2, [r3, #0]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098a0:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	689a      	ldr	r2, [r3, #8]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80098b0:	609a      	str	r2, [r3, #8]
 80098b2:	e01b      	b.n	80098ec <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098bc:	d107      	bne.n	80098ce <UART_Start_Receive_IT+0x13e>
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d103      	bne.n	80098ce <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	4a0d      	ldr	r2, [pc, #52]	; (8009900 <UART_Start_Receive_IT+0x170>)
 80098ca:	671a      	str	r2, [r3, #112]	; 0x70
 80098cc:	e002      	b.n	80098d4 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	4a0c      	ldr	r2, [pc, #48]	; (8009904 <UART_Start_Receive_IT+0x174>)
 80098d2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	681a      	ldr	r2, [r3, #0]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80098ea:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80098ec:	2300      	movs	r3, #0
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3714      	adds	r7, #20
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bc80      	pop	{r7}
 80098f6:	4770      	bx	lr
 80098f8:	08009ea9 	.word	0x08009ea9
 80098fc:	08009ca5 	.word	0x08009ca5
 8009900:	08009bcd 	.word	0x08009bcd
 8009904:	08009af5 	.word	0x08009af5

08009908 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009908:	b480      	push	{r7}
 800990a:	b083      	sub	sp, #12
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	681a      	ldr	r2, [r3, #0]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800991e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	689a      	ldr	r2, [r3, #8]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800992e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2220      	movs	r2, #32
 8009934:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8009938:	bf00      	nop
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	bc80      	pop	{r7}
 8009940:	4770      	bx	lr

08009942 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009942:	b480      	push	{r7}
 8009944:	b083      	sub	sp, #12
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009958:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	6812      	ldr	r2, [r2, #0]
 8009964:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009968:	f023 0301 	bic.w	r3, r3, #1
 800996c:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009972:	2b01      	cmp	r3, #1
 8009974:	d107      	bne.n	8009986 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f022 0210 	bic.w	r2, r2, #16
 8009984:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2220      	movs	r2, #32
 800998a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	671a      	str	r2, [r3, #112]	; 0x70
}
 800999a:	bf00      	nop
 800999c:	370c      	adds	r7, #12
 800999e:	46bd      	mov	sp, r7
 80099a0:	bc80      	pop	{r7}
 80099a2:	4770      	bx	lr

080099a4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f003 0320 	and.w	r3, r3, #32
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d114      	bne.n	80099ea <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	689a      	ldr	r2, [r3, #8]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80099d6:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099e6:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80099e8:	e002      	b.n	80099f0 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f7fb fa68 	bl	8004ec0 <HAL_UART_TxCpltCallback>
}
 80099f0:	bf00      	nop
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a04:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f7ff fac4 	bl	8008f94 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a0c:	bf00      	nop
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b086      	sub	sp, #24
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a20:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a28:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a30:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a3c:	2b80      	cmp	r3, #128	; 0x80
 8009a3e:	d109      	bne.n	8009a54 <UART_DMAError+0x40>
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	2b21      	cmp	r3, #33	; 0x21
 8009a44:	d106      	bne.n	8009a54 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8009a4e:	6978      	ldr	r0, [r7, #20]
 8009a50:	f7ff ff5a 	bl	8009908 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	689b      	ldr	r3, [r3, #8]
 8009a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a5e:	2b40      	cmp	r3, #64	; 0x40
 8009a60:	d109      	bne.n	8009a76 <UART_DMAError+0x62>
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2b22      	cmp	r3, #34	; 0x22
 8009a66:	d106      	bne.n	8009a76 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009a70:	6978      	ldr	r0, [r7, #20]
 8009a72:	f7ff ff66 	bl	8009942 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009a7c:	f043 0210 	orr.w	r2, r3, #16
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a86:	6978      	ldr	r0, [r7, #20]
 8009a88:	f7ff fa8d 	bl	8008fa6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a8c:	bf00      	nop
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aa0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	f7ff fa77 	bl	8008fa6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ab8:	bf00      	nop
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b082      	sub	sp, #8
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ad6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2220      	movs	r2, #32
 8009adc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f7fb f9ea 	bl	8004ec0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009aec:	bf00      	nop
 8009aee:	3708      	adds	r7, #8
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009b02:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b0a:	2b22      	cmp	r3, #34	; 0x22
 8009b0c:	d152      	bne.n	8009bb4 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b14:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009b16:	89bb      	ldrh	r3, [r7, #12]
 8009b18:	b2d9      	uxtb	r1, r3
 8009b1a:	89fb      	ldrh	r3, [r7, #14]
 8009b1c:	b2da      	uxtb	r2, r3
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b22:	400a      	ands	r2, r1
 8009b24:	b2d2      	uxtb	r2, r2
 8009b26:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b2c:	1c5a      	adds	r2, r3, #1
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	b29a      	uxth	r2, r3
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d139      	bne.n	8009bc4 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009b5e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	689a      	ldr	r2, [r3, #8]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f022 0201 	bic.w	r2, r2, #1
 8009b6e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2220      	movs	r2, #32
 8009b74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d10f      	bne.n	8009ba6 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	681a      	ldr	r2, [r3, #0]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f022 0210 	bic.w	r2, r2, #16
 8009b94:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f7ff fa0a 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
 8009ba4:	e002      	b.n	8009bac <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f7fb f998 	bl	8004edc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009bb2:	e007      	b.n	8009bc4 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	699a      	ldr	r2, [r3, #24]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f042 0208 	orr.w	r2, r2, #8
 8009bc2:	619a      	str	r2, [r3, #24]
}
 8009bc4:	bf00      	nop
 8009bc6:	3710      	adds	r7, #16
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009bda:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009be2:	2b22      	cmp	r3, #34	; 0x22
 8009be4:	d152      	bne.n	8009c8c <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bec:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bf2:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8009bf4:	89ba      	ldrh	r2, [r7, #12]
 8009bf6:	89fb      	ldrh	r3, [r7, #14]
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	b29a      	uxth	r2, r3
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c04:	1c9a      	adds	r2, r3, #2
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	3b01      	subs	r3, #1
 8009c14:	b29a      	uxth	r2, r3
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d139      	bne.n	8009c9c <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009c36:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	689a      	ldr	r2, [r3, #8]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f022 0201 	bic.w	r2, r2, #1
 8009c46:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2220      	movs	r2, #32
 8009c4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d10f      	bne.n	8009c7e <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f022 0210 	bic.w	r2, r2, #16
 8009c6c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009c74:	4619      	mov	r1, r3
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f7ff f99e 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
 8009c7c:	e002      	b.n	8009c84 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f7fb f92c 	bl	8004edc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2200      	movs	r2, #0
 8009c88:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c8a:	e007      	b.n	8009c9c <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	699a      	ldr	r2, [r3, #24]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f042 0208 	orr.w	r2, r2, #8
 8009c9a:	619a      	str	r2, [r3, #24]
}
 8009c9c:	bf00      	nop
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b088      	sub	sp, #32
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009cb2:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	69db      	ldr	r3, [r3, #28]
 8009cba:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	689b      	ldr	r3, [r3, #8]
 8009cca:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cd2:	2b22      	cmp	r3, #34	; 0x22
 8009cd4:	f040 80da 	bne.w	8009e8c <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009cde:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ce0:	e0aa      	b.n	8009e38 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ce8:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009cea:	89bb      	ldrh	r3, [r7, #12]
 8009cec:	b2d9      	uxtb	r1, r3
 8009cee:	8b7b      	ldrh	r3, [r7, #26]
 8009cf0:	b2da      	uxtb	r2, r3
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cf6:	400a      	ands	r2, r1
 8009cf8:	b2d2      	uxtb	r2, r2
 8009cfa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d00:	1c5a      	adds	r2, r3, #1
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009d20:	69fb      	ldr	r3, [r7, #28]
 8009d22:	f003 0307 	and.w	r3, r3, #7
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d04d      	beq.n	8009dc6 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d2a:	69fb      	ldr	r3, [r7, #28]
 8009d2c:	f003 0301 	and.w	r3, r3, #1
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d010      	beq.n	8009d56 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00b      	beq.n	8009d56 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2201      	movs	r2, #1
 8009d44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d4c:	f043 0201 	orr.w	r2, r3, #1
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	f003 0302 	and.w	r3, r3, #2
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d010      	beq.n	8009d82 <UART_RxISR_8BIT_FIFOEN+0xde>
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	f003 0301 	and.w	r3, r3, #1
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00b      	beq.n	8009d82 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2202      	movs	r2, #2
 8009d70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d78:	f043 0204 	orr.w	r2, r3, #4
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d82:	69fb      	ldr	r3, [r7, #28]
 8009d84:	f003 0304 	and.w	r3, r3, #4
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d010      	beq.n	8009dae <UART_RxISR_8BIT_FIFOEN+0x10a>
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	f003 0301 	and.w	r3, r3, #1
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00b      	beq.n	8009dae <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2204      	movs	r2, #4
 8009d9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009da4:	f043 0202 	orr.w	r2, r3, #2
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d006      	beq.n	8009dc6 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f7ff f8f4 	bl	8008fa6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d132      	bne.n	8009e38 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009de0:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	6812      	ldr	r2, [r2, #0]
 8009dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009df0:	f023 0301 	bic.w	r3, r3, #1
 8009df4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2220      	movs	r2, #32
 8009dfa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2200      	movs	r2, #0
 8009e02:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d10f      	bne.n	8009e2c <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f022 0210 	bic.w	r2, r2, #16
 8009e1a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009e22:	4619      	mov	r1, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7ff f8c7 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
 8009e2a:	e002      	b.n	8009e32 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f7fb f855 	bl	8004edc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009e38:	89fb      	ldrh	r3, [r7, #14]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d005      	beq.n	8009e4a <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	f003 0320 	and.w	r3, r3, #32
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	f47f af4c 	bne.w	8009ce2 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e50:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009e52:	897b      	ldrh	r3, [r7, #10]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d021      	beq.n	8009e9c <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009e5e:	897a      	ldrh	r2, [r7, #10]
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d21b      	bcs.n	8009e9c <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	689a      	ldr	r2, [r3, #8]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009e72:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a0b      	ldr	r2, [pc, #44]	; (8009ea4 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8009e78:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	681a      	ldr	r2, [r3, #0]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f042 0220 	orr.w	r2, r2, #32
 8009e88:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e8a:	e007      	b.n	8009e9c <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	699a      	ldr	r2, [r3, #24]
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f042 0208 	orr.w	r2, r2, #8
 8009e9a:	619a      	str	r2, [r3, #24]
}
 8009e9c:	bf00      	nop
 8009e9e:	3720      	adds	r7, #32
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}
 8009ea4:	08009af5 	.word	0x08009af5

08009ea8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b08a      	sub	sp, #40	; 0x28
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009eb6:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	69db      	ldr	r3, [r3, #28]
 8009ebe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ed6:	2b22      	cmp	r3, #34	; 0x22
 8009ed8:	f040 80da 	bne.w	800a090 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ee2:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ee4:	e0aa      	b.n	800a03c <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eec:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef2:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8009ef4:	8aba      	ldrh	r2, [r7, #20]
 8009ef6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009ef8:	4013      	ands	r3, r2
 8009efa:	b29a      	uxth	r2, r3
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f04:	1c9a      	adds	r2, r3, #2
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	3b01      	subs	r3, #1
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	69db      	ldr	r3, [r3, #28]
 8009f22:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f26:	f003 0307 	and.w	r3, r3, #7
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d04d      	beq.n	8009fca <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f30:	f003 0301 	and.w	r3, r3, #1
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d010      	beq.n	8009f5a <UART_RxISR_16BIT_FIFOEN+0xb2>
 8009f38:	69fb      	ldr	r3, [r7, #28]
 8009f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d00b      	beq.n	8009f5a <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	2201      	movs	r2, #1
 8009f48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009f50:	f043 0201 	orr.w	r2, r3, #1
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f5c:	f003 0302 	and.w	r3, r3, #2
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d010      	beq.n	8009f86 <UART_RxISR_16BIT_FIFOEN+0xde>
 8009f64:	69bb      	ldr	r3, [r7, #24]
 8009f66:	f003 0301 	and.w	r3, r3, #1
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00b      	beq.n	8009f86 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	2202      	movs	r2, #2
 8009f74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009f7c:	f043 0204 	orr.w	r2, r3, #4
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f88:	f003 0304 	and.w	r3, r3, #4
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d010      	beq.n	8009fb2 <UART_RxISR_16BIT_FIFOEN+0x10a>
 8009f90:	69bb      	ldr	r3, [r7, #24]
 8009f92:	f003 0301 	and.w	r3, r3, #1
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00b      	beq.n	8009fb2 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2204      	movs	r2, #4
 8009fa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fa8:	f043 0202 	orr.w	r2, r3, #2
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d006      	beq.n	8009fca <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f7fe fff2 	bl	8008fa6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d132      	bne.n	800a03c <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009fe4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	6812      	ldr	r2, [r2, #0]
 8009ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ff4:	f023 0301 	bic.w	r3, r3, #1
 8009ff8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2220      	movs	r2, #32
 8009ffe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2200      	movs	r2, #0
 800a006:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d10f      	bne.n	800a030 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	681a      	ldr	r2, [r3, #0]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f022 0210 	bic.w	r2, r2, #16
 800a01e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a026:	4619      	mov	r1, r3
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f7fe ffc5 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
 800a02e:	e002      	b.n	800a036 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f7fa ff53 	bl	8004edc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a03c:	8afb      	ldrh	r3, [r7, #22]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d005      	beq.n	800a04e <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800a042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a044:	f003 0320 	and.w	r3, r3, #32
 800a048:	2b00      	cmp	r3, #0
 800a04a:	f47f af4c 	bne.w	8009ee6 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a054:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a056:	89fb      	ldrh	r3, [r7, #14]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d021      	beq.n	800a0a0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a062:	89fa      	ldrh	r2, [r7, #14]
 800a064:	429a      	cmp	r2, r3
 800a066:	d21b      	bcs.n	800a0a0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	689a      	ldr	r2, [r3, #8]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a076:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a0b      	ldr	r2, [pc, #44]	; (800a0a8 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800a07c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	681a      	ldr	r2, [r3, #0]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f042 0220 	orr.w	r2, r2, #32
 800a08c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a08e:	e007      	b.n	800a0a0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	699a      	ldr	r2, [r3, #24]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f042 0208 	orr.w	r2, r2, #8
 800a09e:	619a      	str	r2, [r3, #24]
}
 800a0a0:	bf00      	nop
 800a0a2:	3728      	adds	r7, #40	; 0x28
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	08009bcd 	.word	0x08009bcd

0800a0ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a0b4:	bf00      	nop
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bc80      	pop	{r7}
 800a0bc:	4770      	bx	lr

0800a0be <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a0c6:	bf00      	nop
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bc80      	pop	{r7}
 800a0ce:	4770      	bx	lr

0800a0d0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a0d8:	bf00      	nop
 800a0da:	370c      	adds	r7, #12
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bc80      	pop	{r7}
 800a0e0:	4770      	bx	lr

0800a0e2 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b088      	sub	sp, #32
 800a0e6:	af02      	add	r7, sp, #8
 800a0e8:	60f8      	str	r0, [r7, #12]
 800a0ea:	1d3b      	adds	r3, r7, #4
 800a0ec:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d101      	bne.n	800a102 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a0fe:	2302      	movs	r3, #2
 800a100:	e046      	b.n	800a190 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2201      	movs	r2, #1
 800a106:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2224      	movs	r2, #36	; 0x24
 800a10e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	681a      	ldr	r2, [r3, #0]
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f022 0201 	bic.w	r2, r2, #1
 800a120:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	430a      	orrs	r2, r1
 800a134:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d105      	bne.n	800a148 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a13c:	1d3b      	adds	r3, r7, #4
 800a13e:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f000 f900 	bl	800a348 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	681a      	ldr	r2, [r3, #0]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f042 0201 	orr.w	r2, r2, #1
 800a156:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a158:	f7fa fa6e 	bl	8004638 <HAL_GetTick>
 800a15c:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a15e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a162:	9300      	str	r3, [sp, #0]
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	2200      	movs	r2, #0
 800a168:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f7ff fa8f 	bl	8009690 <UART_WaitOnFlagUntilTimeout>
 800a172:	4603      	mov	r3, r0
 800a174:	2b00      	cmp	r3, #0
 800a176:	d002      	beq.n	800a17e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a178:	2303      	movs	r3, #3
 800a17a:	75fb      	strb	r3, [r7, #23]
 800a17c:	e003      	b.n	800a186 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2220      	movs	r2, #32
 800a182:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2200      	movs	r2, #0
 800a18a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800a18e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a190:	4618      	mov	r0, r3
 800a192:	3718      	adds	r7, #24
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d101      	bne.n	800a1ae <HAL_UARTEx_EnableStopMode+0x16>
 800a1aa:	2302      	movs	r3, #2
 800a1ac:	e010      	b.n	800a1d0 <HAL_UARTEx_EnableStopMode+0x38>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f042 0202 	orr.w	r2, r2, #2
 800a1c4:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bc80      	pop	{r7}
 800a1d8:	4770      	bx	lr

0800a1da <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b084      	sub	sp, #16
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d101      	bne.n	800a1f0 <HAL_UARTEx_EnableFifoMode+0x16>
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	e02b      	b.n	800a248 <HAL_UARTEx_EnableFifoMode+0x6e>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2224      	movs	r2, #36	; 0x24
 800a1fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f022 0201 	bic.w	r2, r2, #1
 800a216:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a21e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800a226:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 f8ab 	bl	800a38c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2220      	movs	r2, #32
 800a23a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2200      	movs	r2, #0
 800a242:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a246:	2300      	movs	r3, #0
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3710      	adds	r7, #16
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a260:	2b01      	cmp	r3, #1
 800a262:	d101      	bne.n	800a268 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a264:	2302      	movs	r3, #2
 800a266:	e02d      	b.n	800a2c4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2224      	movs	r2, #36	; 0x24
 800a274:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	681a      	ldr	r2, [r3, #0]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f022 0201 	bic.w	r2, r2, #1
 800a28e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	683a      	ldr	r2, [r7, #0]
 800a2a0:	430a      	orrs	r2, r1
 800a2a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f871 	bl	800a38c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2220      	movs	r2, #32
 800a2b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3710      	adds	r7, #16
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d101      	bne.n	800a2e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a2e0:	2302      	movs	r3, #2
 800a2e2:	e02d      	b.n	800a340 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2224      	movs	r2, #36	; 0x24
 800a2f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f022 0201 	bic.w	r2, r2, #1
 800a30a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	689b      	ldr	r3, [r3, #8]
 800a312:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	683a      	ldr	r2, [r7, #0]
 800a31c:	430a      	orrs	r2, r1
 800a31e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f000 f833 	bl	800a38c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2220      	movs	r2, #32
 800a332:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	3710      	adds	r7, #16
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	1d3b      	adds	r3, r7, #4
 800a352:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	f023 0210 	bic.w	r2, r3, #16
 800a360:	893b      	ldrh	r3, [r7, #8]
 800a362:	4619      	mov	r1, r3
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	430a      	orrs	r2, r1
 800a36a:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	685b      	ldr	r3, [r3, #4]
 800a372:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800a376:	7abb      	ldrb	r3, [r7, #10]
 800a378:	061a      	lsls	r2, r3, #24
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	430a      	orrs	r2, r1
 800a380:	605a      	str	r2, [r3, #4]
}
 800a382:	bf00      	nop
 800a384:	3714      	adds	r7, #20
 800a386:	46bd      	mov	sp, r7
 800a388:	bc80      	pop	{r7}
 800a38a:	4770      	bx	lr

0800a38c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b089      	sub	sp, #36	; 0x24
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800a394:	4a2c      	ldr	r2, [pc, #176]	; (800a448 <UARTEx_SetNbDataToProcess+0xbc>)
 800a396:	f107 0314 	add.w	r3, r7, #20
 800a39a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a39e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800a3a2:	4a2a      	ldr	r2, [pc, #168]	; (800a44c <UARTEx_SetNbDataToProcess+0xc0>)
 800a3a4:	f107 030c 	add.w	r3, r7, #12
 800a3a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a3ac:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d108      	bne.n	800a3ca <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3c8:	e039      	b.n	800a43e <UARTEx_SetNbDataToProcess+0xb2>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3ca:	2308      	movs	r3, #8
 800a3cc:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3ce:	2308      	movs	r3, #8
 800a3d0:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	0e5b      	lsrs	r3, r3, #25
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	f003 0307 	and.w	r3, r3, #7
 800a3e0:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	0f5b      	lsrs	r3, r3, #29
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	f003 0307 	and.w	r3, r3, #7
 800a3f0:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3f2:	7fbb      	ldrb	r3, [r7, #30]
 800a3f4:	7f3a      	ldrb	r2, [r7, #28]
 800a3f6:	3220      	adds	r2, #32
 800a3f8:	443a      	add	r2, r7
 800a3fa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a3fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a402:	7f3a      	ldrb	r2, [r7, #28]
 800a404:	3220      	adds	r2, #32
 800a406:	443a      	add	r2, r7
 800a408:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a40c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a410:	b29a      	uxth	r2, r3
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a418:	7ffb      	ldrb	r3, [r7, #31]
 800a41a:	7f7a      	ldrb	r2, [r7, #29]
 800a41c:	3220      	adds	r2, #32
 800a41e:	443a      	add	r2, r7
 800a420:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a424:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a428:	7f7a      	ldrb	r2, [r7, #29]
 800a42a:	3220      	adds	r2, #32
 800a42c:	443a      	add	r2, r7
 800a42e:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a432:	fb93 f3f2 	sdiv	r3, r3, r2
 800a436:	b29a      	uxth	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a43e:	bf00      	nop
 800a440:	3724      	adds	r7, #36	; 0x24
 800a442:	46bd      	mov	sp, r7
 800a444:	bc80      	pop	{r7}
 800a446:	4770      	bx	lr
 800a448:	08010378 	.word	0x08010378
 800a44c:	08010380 	.word	0x08010380

0800a450 <LL_AHB2_GRP1_EnableClock>:
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a45c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a45e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4313      	orrs	r3, r2
 800a466:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a468:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a46c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	4013      	ands	r3, r2
 800a472:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a474:	68fb      	ldr	r3, [r7, #12]
}
 800a476:	bf00      	nop
 800a478:	3714      	adds	r7, #20
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bc80      	pop	{r7}
 800a47e:	4770      	bx	lr

0800a480 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b088      	sub	sp, #32
 800a484:	af00      	add	r7, sp, #0
 800a486:	4603      	mov	r3, r0
 800a488:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800a48a:	f107 030c 	add.w	r3, r7, #12
 800a48e:	2200      	movs	r2, #0
 800a490:	601a      	str	r2, [r3, #0]
 800a492:	605a      	str	r2, [r3, #4]
 800a494:	609a      	str	r2, [r3, #8]
 800a496:	60da      	str	r2, [r3, #12]
 800a498:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800a49a:	2002      	movs	r0, #2
 800a49c:	f7ff ffd8 	bl	800a450 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 800a4a0:	79fb      	ldrb	r3, [r7, #7]
 800a4a2:	4a12      	ldr	r2, [pc, #72]	; (800a4ec <BSP_LED_Init+0x6c>)
 800a4a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4a8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800a4b2:	2302      	movs	r3, #2
 800a4b4:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800a4b6:	79fb      	ldrb	r3, [r7, #7]
 800a4b8:	4a0d      	ldr	r2, [pc, #52]	; (800a4f0 <BSP_LED_Init+0x70>)
 800a4ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4be:	f107 020c 	add.w	r2, r7, #12
 800a4c2:	4611      	mov	r1, r2
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7fb fbb3 	bl	8005c30 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800a4ca:	79fb      	ldrb	r3, [r7, #7]
 800a4cc:	4a08      	ldr	r2, [pc, #32]	; (800a4f0 <BSP_LED_Init+0x70>)
 800a4ce:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a4d2:	79fb      	ldrb	r3, [r7, #7]
 800a4d4:	4a05      	ldr	r2, [pc, #20]	; (800a4ec <BSP_LED_Init+0x6c>)
 800a4d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	4619      	mov	r1, r3
 800a4de:	f7fb fdec 	bl	80060ba <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a4e2:	2300      	movs	r3, #0
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3720      	adds	r7, #32
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	08010bec 	.word	0x08010bec
 800a4f0:	2000000c 	.word	0x2000000c

0800a4f4 <BSP_LED_On>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 800a4fe:	79fb      	ldrb	r3, [r7, #7]
 800a500:	4a07      	ldr	r2, [pc, #28]	; (800a520 <BSP_LED_On+0x2c>)
 800a502:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a506:	79fb      	ldrb	r3, [r7, #7]
 800a508:	4a06      	ldr	r2, [pc, #24]	; (800a524 <BSP_LED_On+0x30>)
 800a50a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a50e:	2201      	movs	r2, #1
 800a510:	4619      	mov	r1, r3
 800a512:	f7fb fdd2 	bl	80060ba <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3708      	adds	r7, #8
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}
 800a520:	2000000c 	.word	0x2000000c
 800a524:	08010bec 	.word	0x08010bec

0800a528 <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b082      	sub	sp, #8
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	4603      	mov	r3, r0
 800a530:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 800a532:	79fb      	ldrb	r3, [r7, #7]
 800a534:	4a07      	ldr	r2, [pc, #28]	; (800a554 <BSP_LED_Off+0x2c>)
 800a536:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a53a:	79fb      	ldrb	r3, [r7, #7]
 800a53c:	4a06      	ldr	r2, [pc, #24]	; (800a558 <BSP_LED_Off+0x30>)
 800a53e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a542:	2200      	movs	r2, #0
 800a544:	4619      	mov	r1, r3
 800a546:	f7fb fdb8 	bl	80060ba <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a54a:	2300      	movs	r3, #0
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3708      	adds	r7, #8
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}
 800a554:	2000000c 	.word	0x2000000c
 800a558:	08010bec 	.word	0x08010bec

0800a55c <BSP_LED_GetState>:
  *            @arg LED2
  *            @arg LED3
  * @retval LED status
  */
int32_t BSP_LED_GetState(Led_TypeDef Led)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	4603      	mov	r3, r0
 800a564:	71fb      	strb	r3, [r7, #7]
  return (int32_t)HAL_GPIO_ReadPin(LED_PORT[Led], LED_PIN[Led]);
 800a566:	79fb      	ldrb	r3, [r7, #7]
 800a568:	4a07      	ldr	r2, [pc, #28]	; (800a588 <BSP_LED_GetState+0x2c>)
 800a56a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a56e:	79fb      	ldrb	r3, [r7, #7]
 800a570:	4906      	ldr	r1, [pc, #24]	; (800a58c <BSP_LED_GetState+0x30>)
 800a572:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a576:	4619      	mov	r1, r3
 800a578:	4610      	mov	r0, r2
 800a57a:	f7fb fd87 	bl	800608c <HAL_GPIO_ReadPin>
 800a57e:	4603      	mov	r3, r0
}
 800a580:	4618      	mov	r0, r3
 800a582:	3708      	adds	r7, #8
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}
 800a588:	2000000c 	.word	0x2000000c
 800a58c:	08010bec 	.word	0x08010bec

0800a590 <LL_AHB2_GRP1_EnableClock>:
{
 800a590:	b480      	push	{r7}
 800a592:	b085      	sub	sp, #20
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800a598:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a59c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a59e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800a5a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a5ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4013      	ands	r3, r2
 800a5b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
}
 800a5b6:	bf00      	nop
 800a5b8:	3714      	adds	r7, #20
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bc80      	pop	{r7}
 800a5be:	4770      	bx	lr

0800a5c0 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b086      	sub	sp, #24
 800a5c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800a5c6:	1d3b      	adds	r3, r7, #4
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	601a      	str	r2, [r3, #0]
 800a5cc:	605a      	str	r2, [r3, #4]
 800a5ce:	609a      	str	r2, [r3, #8]
 800a5d0:	60da      	str	r2, [r3, #12]
 800a5d2:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800a5d4:	2004      	movs	r0, #4
 800a5d6:	f7ff ffdb 	bl	800a590 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800a5da:	2310      	movs	r3, #16
 800a5dc:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5e6:	2303      	movs	r3, #3
 800a5e8:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800a5ea:	1d3b      	adds	r3, r7, #4
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	4812      	ldr	r0, [pc, #72]	; (800a638 <BSP_RADIO_Init+0x78>)
 800a5f0:	f7fb fb1e 	bl	8005c30 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800a5f4:	2320      	movs	r3, #32
 800a5f6:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800a5f8:	1d3b      	adds	r3, r7, #4
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	480e      	ldr	r0, [pc, #56]	; (800a638 <BSP_RADIO_Init+0x78>)
 800a5fe:	f7fb fb17 	bl	8005c30 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800a602:	2308      	movs	r3, #8
 800a604:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800a606:	1d3b      	adds	r3, r7, #4
 800a608:	4619      	mov	r1, r3
 800a60a:	480b      	ldr	r0, [pc, #44]	; (800a638 <BSP_RADIO_Init+0x78>)
 800a60c:	f7fb fb10 	bl	8005c30 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800a610:	2200      	movs	r2, #0
 800a612:	2120      	movs	r1, #32
 800a614:	4808      	ldr	r0, [pc, #32]	; (800a638 <BSP_RADIO_Init+0x78>)
 800a616:	f7fb fd50 	bl	80060ba <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800a61a:	2200      	movs	r2, #0
 800a61c:	2110      	movs	r1, #16
 800a61e:	4806      	ldr	r0, [pc, #24]	; (800a638 <BSP_RADIO_Init+0x78>)
 800a620:	f7fb fd4b 	bl	80060ba <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 800a624:	2200      	movs	r2, #0
 800a626:	2108      	movs	r1, #8
 800a628:	4803      	ldr	r0, [pc, #12]	; (800a638 <BSP_RADIO_Init+0x78>)
 800a62a:	f7fb fd46 	bl	80060ba <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800a62e:	2300      	movs	r3, #0
}
 800a630:	4618      	mov	r0, r3
 800a632:	3718      	adds	r7, #24
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}
 800a638:	48000800 	.word	0x48000800

0800a63c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	4603      	mov	r3, r0
 800a644:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800a646:	79fb      	ldrb	r3, [r7, #7]
 800a648:	2b03      	cmp	r3, #3
 800a64a:	d84b      	bhi.n	800a6e4 <BSP_RADIO_ConfigRFSwitch+0xa8>
 800a64c:	a201      	add	r2, pc, #4	; (adr r2, 800a654 <BSP_RADIO_ConfigRFSwitch+0x18>)
 800a64e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a652:	bf00      	nop
 800a654:	0800a665 	.word	0x0800a665
 800a658:	0800a685 	.word	0x0800a685
 800a65c:	0800a6a5 	.word	0x0800a6a5
 800a660:	0800a6c5 	.word	0x0800a6c5
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800a664:	2200      	movs	r2, #0
 800a666:	2108      	movs	r1, #8
 800a668:	4821      	ldr	r0, [pc, #132]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a66a:	f7fb fd26 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800a66e:	2200      	movs	r2, #0
 800a670:	2110      	movs	r1, #16
 800a672:	481f      	ldr	r0, [pc, #124]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a674:	f7fb fd21 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800a678:	2200      	movs	r2, #0
 800a67a:	2120      	movs	r1, #32
 800a67c:	481c      	ldr	r0, [pc, #112]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a67e:	f7fb fd1c 	bl	80060ba <HAL_GPIO_WritePin>
      break;      
 800a682:	e030      	b.n	800a6e6 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800a684:	2201      	movs	r2, #1
 800a686:	2108      	movs	r1, #8
 800a688:	4819      	ldr	r0, [pc, #100]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a68a:	f7fb fd16 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800a68e:	2201      	movs	r2, #1
 800a690:	2110      	movs	r1, #16
 800a692:	4817      	ldr	r0, [pc, #92]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a694:	f7fb fd11 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800a698:	2200      	movs	r2, #0
 800a69a:	2120      	movs	r1, #32
 800a69c:	4814      	ldr	r0, [pc, #80]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a69e:	f7fb fd0c 	bl	80060ba <HAL_GPIO_WritePin>
      break;
 800a6a2:	e020      	b.n	800a6e6 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	2108      	movs	r1, #8
 800a6a8:	4811      	ldr	r0, [pc, #68]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a6aa:	f7fb fd06 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	2110      	movs	r1, #16
 800a6b2:	480f      	ldr	r0, [pc, #60]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a6b4:	f7fb fd01 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	2120      	movs	r1, #32
 800a6bc:	480c      	ldr	r0, [pc, #48]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a6be:	f7fb fcfc 	bl	80060ba <HAL_GPIO_WritePin>
      break;
 800a6c2:	e010      	b.n	800a6e6 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	2108      	movs	r1, #8
 800a6c8:	4809      	ldr	r0, [pc, #36]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a6ca:	f7fb fcf6 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	2110      	movs	r1, #16
 800a6d2:	4807      	ldr	r0, [pc, #28]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a6d4:	f7fb fcf1 	bl	80060ba <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800a6d8:	2201      	movs	r2, #1
 800a6da:	2120      	movs	r1, #32
 800a6dc:	4804      	ldr	r0, [pc, #16]	; (800a6f0 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800a6de:	f7fb fcec 	bl	80060ba <HAL_GPIO_WritePin>
      break;
 800a6e2:	e000      	b.n	800a6e6 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 800a6e4:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800a6e6:	2300      	movs	r3, #0
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}
 800a6f0:	48000800 	.word	0x48000800

0800a6f4 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 800a6f8:	2300      	movs	r3, #0
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bc80      	pop	{r7}
 800a700:	4770      	bx	lr

0800a702 <BSP_RADIO_GetWakeUpTime>:
/**
  * @brief  Get Radio Wake Time
  * @retval the wake upt time in ms
  */
int32_t BSP_RADIO_GetWakeUpTime(void)
{
 800a702:	b480      	push	{r7}
 800a704:	af00      	add	r7, sp, #0
  return  RF_WAKEUP_TIME;
 800a706:	2303      	movs	r3, #3
}
 800a708:	4618      	mov	r0, r3
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bc80      	pop	{r7}
 800a70e:	4770      	bx	lr

0800a710 <BSP_RADIO_IsTCXO>:
  * @brief  Get If TCXO is to be present on board
  * @note   never remove called by MW, 
  * @retval return 1 if present, 0 if not present
  */
int32_t BSP_RADIO_IsTCXO(void)  
{
 800a710:	b480      	push	{r7}
 800a712:	af00      	add	r7, sp, #0
  return IS_TCXO_SUPPORTED;
 800a714:	2301      	movs	r3, #1
}
 800a716:	4618      	mov	r0, r3
 800a718:	46bd      	mov	sp, r7
 800a71a:	bc80      	pop	{r7}
 800a71c:	4770      	bx	lr

0800a71e <BSP_RADIO_IsDCDC>:
  * @brief  Get If DCDC is to be present on board
  * @note   never remove called by MW, 
  * @retval return 1 if present, 0 if not present
  */
int32_t BSP_RADIO_IsDCDC(void)  
{
 800a71e:	b480      	push	{r7}
 800a720:	af00      	add	r7, sp, #0
  return IS_DCDC_SUPPORTED;
 800a722:	2301      	movs	r3, #1
}
 800a724:	4618      	mov	r0, r3
 800a726:	46bd      	mov	sp, r7
 800a728:	bc80      	pop	{r7}
 800a72a:	4770      	bx	lr

0800a72c <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b08a      	sub	sp, #40	; 0x28
 800a730:	af00      	add	r7, sp, #0
 800a732:	60b9      	str	r1, [r7, #8]
 800a734:	607a      	str	r2, [r7, #4]
 800a736:	603b      	str	r3, [r7, #0]
 800a738:	4603      	mov	r3, r0
 800a73a:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 800a73c:	2300      	movs	r3, #0
 800a73e:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 800a740:	2300      	movs	r3, #0
 800a742:	617b      	str	r3, [r7, #20]
 800a744:	2300      	movs	r3, #0
 800a746:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d001      	beq.n	800a752 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 800a74e:	2300      	movs	r3, #0
 800a750:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2b00      	cmp	r3, #0
 800a756:	bf14      	ite	ne
 800a758:	2301      	movne	r3, #1
 800a75a:	2300      	moveq	r3, #0
 800a75c:	b2da      	uxtb	r2, r3
 800a75e:	4ba8      	ldr	r3, [pc, #672]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a760:	705a      	strb	r2, [r3, #1]

    switch( modem )
 800a762:	7bfb      	ldrb	r3, [r7, #15]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d003      	beq.n	800a770 <RadioSetRxGenericConfig+0x44>
 800a768:	2b01      	cmp	r3, #1
 800a76a:	f000 80aa 	beq.w	800a8c2 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 800a76e:	e15f      	b.n	800aa30 <RadioSetRxGenericConfig+0x304>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d003      	beq.n	800a780 <RadioSetRxGenericConfig+0x54>
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	691b      	ldr	r3, [r3, #16]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d102      	bne.n	800a786 <RadioSetRxGenericConfig+0x5a>
                return -1;
 800a780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a784:	e155      	b.n	800aa32 <RadioSetRxGenericConfig+0x306>
            if ( config->fsk.SyncWordLength>8)
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	7d5b      	ldrb	r3, [r3, #21]
 800a78a:	2b08      	cmp	r3, #8
 800a78c:	d902      	bls.n	800a794 <RadioSetRxGenericConfig+0x68>
                return -1;
 800a78e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a792:	e14e      	b.n	800aa32 <RadioSetRxGenericConfig+0x306>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800a794:	2300      	movs	r3, #0
 800a796:	623b      	str	r3, [r7, #32]
 800a798:	e00d      	b.n	800a7b6 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	699a      	ldr	r2, [r3, #24]
 800a79e:	6a3b      	ldr	r3, [r7, #32]
 800a7a0:	4413      	add	r3, r2
 800a7a2:	7819      	ldrb	r1, [r3, #0]
 800a7a4:	f107 0214 	add.w	r2, r7, #20
 800a7a8:	6a3b      	ldr	r3, [r7, #32]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	460a      	mov	r2, r1
 800a7ae:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800a7b0:	6a3b      	ldr	r3, [r7, #32]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	623b      	str	r3, [r7, #32]
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	7d5b      	ldrb	r3, [r3, #21]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	6a3b      	ldr	r3, [r7, #32]
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	dbeb      	blt.n	800a79a <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d104      	bne.n	800a7d6 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	69db      	ldr	r3, [r3, #28]
 800a7d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a7d4:	e002      	b.n	800a7dc <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 800a7d6:	23ff      	movs	r3, #255	; 0xff
 800a7d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	bf14      	ite	ne
 800a7e4:	2301      	movne	r3, #1
 800a7e6:	2300      	moveq	r3, #0
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f001 fff4 	bl	800c7d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a7f0:	4b83      	ldr	r3, [pc, #524]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	4a80      	ldr	r2, [pc, #512]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a7fe:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	791a      	ldrb	r2, [r3, #4]
 800a804:	4b7e      	ldr	r3, [pc, #504]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a806:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	4618      	mov	r0, r3
 800a810:	f000 fa7c 	bl	800ad0c <RadioGetFskBandwidthRegValue>
 800a814:	4603      	mov	r3, r0
 800a816:	461a      	mov	r2, r3
 800a818:	4b79      	ldr	r3, [pc, #484]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a81a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a81e:	4b78      	ldr	r3, [pc, #480]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a820:	2200      	movs	r2, #0
 800a822:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	691b      	ldr	r3, [r3, #16]
 800a828:	b29b      	uxth	r3, r3
 800a82a:	00db      	lsls	r3, r3, #3
 800a82c:	b29a      	uxth	r2, r3
 800a82e:	4b74      	ldr	r3, [pc, #464]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a830:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	7d1a      	ldrb	r2, [r3, #20]
 800a836:	4b72      	ldr	r3, [pc, #456]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a838:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 800a83a:	68bb      	ldr	r3, [r7, #8]
 800a83c:	7d5b      	ldrb	r3, [r3, #21]
 800a83e:	00db      	lsls	r3, r3, #3
 800a840:	b2da      	uxtb	r2, r3
 800a842:	4b6f      	ldr	r3, [pc, #444]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a844:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800a84c:	4b6c      	ldr	r3, [pc, #432]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a84e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800a856:	4b6a      	ldr	r3, [pc, #424]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a858:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800a85a:	4a69      	ldr	r2, [pc, #420]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a85c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a860:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a868:	4b65      	ldr	r3, [pc, #404]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a86a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800a872:	4b63      	ldr	r3, [pc, #396]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a874:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800a876:	f001 f914 	bl	800baa2 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 800a87a:	2000      	movs	r0, #0
 800a87c:	f000 fadc 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a880:	4860      	ldr	r0, [pc, #384]	; (800aa04 <RadioSetRxGenericConfig+0x2d8>)
 800a882:	f002 f9f3 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a886:	4860      	ldr	r0, [pc, #384]	; (800aa08 <RadioSetRxGenericConfig+0x2dc>)
 800a888:	f002 fac4 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 800a88c:	f107 0314 	add.w	r3, r7, #20
 800a890:	4618      	mov	r0, r3
 800a892:	f001 fdc4 	bl	800c41e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	8c1b      	ldrh	r3, [r3, #32]
 800a89a:	4618      	mov	r0, r3
 800a89c:	f001 fe0e 	bl	800c4bc <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f001 fde9 	bl	800c47c <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800a8b0:	fb03 f202 	mul.w	r2, r3, r2
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	68db      	ldr	r3, [r3, #12]
 800a8b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8bc:	4a50      	ldr	r2, [pc, #320]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a8be:	6093      	str	r3, [r2, #8]
            break;
 800a8c0:	e0b6      	b.n	800aa30 <RadioSetRxGenericConfig+0x304>
            if  (config->lora.PreambleLen== 0)
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d102      	bne.n	800a8d0 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 800a8ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a8ce:	e0b0      	b.n	800aa32 <RadioSetRxGenericConfig+0x306>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d104      	bne.n	800a8e4 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	69db      	ldr	r3, [r3, #28]
 800a8de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a8e2:	e002      	b.n	800a8ea <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 800a8e4:	23ff      	movs	r3, #255	; 0xff
 800a8e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	bf14      	ite	ne
 800a8f2:	2301      	movne	r3, #1
 800a8f4:	2300      	moveq	r3, #0
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f001 ff6d 	bl	800c7d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	b2db      	uxtb	r3, r3
 800a902:	4618      	mov	r0, r3
 800a904:	f001 ff7a 	bl	800c7fc <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a908:	4b3d      	ldr	r3, [pc, #244]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a90a:	2201      	movs	r2, #1
 800a90c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a916:	4b3a      	ldr	r3, [pc, #232]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a918:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800a922:	4b37      	ldr	r3, [pc, #220]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a924:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800a92e:	4b34      	ldr	r3, [pc, #208]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a930:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d010      	beq.n	800a960 <RadioSetRxGenericConfig+0x234>
 800a93e:	2b02      	cmp	r3, #2
 800a940:	dc22      	bgt.n	800a988 <RadioSetRxGenericConfig+0x25c>
 800a942:	2b00      	cmp	r3, #0
 800a944:	d002      	beq.n	800a94c <RadioSetRxGenericConfig+0x220>
 800a946:	2b01      	cmp	r3, #1
 800a948:	d005      	beq.n	800a956 <RadioSetRxGenericConfig+0x22a>
                break;
 800a94a:	e01d      	b.n	800a988 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a94c:	4b2c      	ldr	r3, [pc, #176]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a94e:	2200      	movs	r2, #0
 800a950:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a954:	e019      	b.n	800a98a <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a956:	4b2a      	ldr	r3, [pc, #168]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a958:	2201      	movs	r2, #1
 800a95a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a95e:	e014      	b.n	800a98a <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a966:	2b0b      	cmp	r3, #11
 800a968:	d004      	beq.n	800a974 <RadioSetRxGenericConfig+0x248>
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a970:	2b0c      	cmp	r3, #12
 800a972:	d104      	bne.n	800a97e <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a974:	4b22      	ldr	r3, [pc, #136]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a976:	2201      	movs	r2, #1
 800a978:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a97c:	e005      	b.n	800a98a <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a97e:	4b20      	ldr	r3, [pc, #128]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a980:	2200      	movs	r2, #0
 800a982:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800a986:	e000      	b.n	800a98a <RadioSetRxGenericConfig+0x25e>
                break;
 800a988:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a98a:	4b1d      	ldr	r3, [pc, #116]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a98c:	2201      	movs	r2, #1
 800a98e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 800a994:	4b1a      	ldr	r3, [pc, #104]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a996:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 800a99e:	4b18      	ldr	r3, [pc, #96]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a9a0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800a9a2:	4a17      	ldr	r2, [pc, #92]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a9a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a9a8:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800a9b0:	4b13      	ldr	r3, [pc, #76]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a9b2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800a9bc:	4b10      	ldr	r3, [pc, #64]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a9be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800a9c2:	f001 f86e 	bl	800baa2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800a9c6:	2001      	movs	r0, #1
 800a9c8:	f000 fa36 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a9cc:	480d      	ldr	r0, [pc, #52]	; (800aa04 <RadioSetRxGenericConfig+0x2d8>)
 800a9ce:	f002 f94d 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a9d2:	480d      	ldr	r0, [pc, #52]	; (800aa08 <RadioSetRxGenericConfig+0x2dc>)
 800a9d4:	f002 fa1e 	bl	800ce14 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800a9d8:	4b09      	ldr	r3, [pc, #36]	; (800aa00 <RadioSetRxGenericConfig+0x2d4>)
 800a9da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d114      	bne.n	800aa0c <RadioSetRxGenericConfig+0x2e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800a9e2:	f240 7036 	movw	r0, #1846	; 0x736
 800a9e6:	f002 fb7d 	bl	800d0e4 <SUBGRF_ReadRegister>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	f023 0304 	bic.w	r3, r3, #4
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	f240 7036 	movw	r0, #1846	; 0x736
 800a9f8:	f002 fb60 	bl	800d0bc <SUBGRF_WriteRegister>
 800a9fc:	e013      	b.n	800aa26 <RadioSetRxGenericConfig+0x2fa>
 800a9fe:	bf00      	nop
 800aa00:	200008f4 	.word	0x200008f4
 800aa04:	2000092c 	.word	0x2000092c
 800aa08:	20000902 	.word	0x20000902
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800aa0c:	f240 7036 	movw	r0, #1846	; 0x736
 800aa10:	f002 fb68 	bl	800d0e4 <SUBGRF_ReadRegister>
 800aa14:	4603      	mov	r3, r0
 800aa16:	f043 0304 	orr.w	r3, r3, #4
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	4619      	mov	r1, r3
 800aa1e:	f240 7036 	movw	r0, #1846	; 0x736
 800aa22:	f002 fb4b 	bl	800d0bc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800aa26:	4b05      	ldr	r3, [pc, #20]	; (800aa3c <RadioSetRxGenericConfig+0x310>)
 800aa28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aa2c:	609a      	str	r2, [r3, #8]
            break;
 800aa2e:	bf00      	nop
    }
    return status;
 800aa30:	69fb      	ldr	r3, [r7, #28]
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	3728      	adds	r7, #40	; 0x28
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	bf00      	nop
 800aa3c:	200008f4 	.word	0x200008f4

0800aa40 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b088      	sub	sp, #32
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	60b9      	str	r1, [r7, #8]
 800aa48:	607b      	str	r3, [r7, #4]
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	73fb      	strb	r3, [r7, #15]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 800aa52:	2300      	movs	r3, #0
 800aa54:	617b      	str	r3, [r7, #20]
 800aa56:	2300      	movs	r3, #0
 800aa58:	61bb      	str	r3, [r7, #24]
    switch( modem )
 800aa5a:	7bfb      	ldrb	r3, [r7, #15]
 800aa5c:	2b02      	cmp	r3, #2
 800aa5e:	f000 811c 	beq.w	800ac9a <RadioSetTxGenericConfig+0x25a>
 800aa62:	2b02      	cmp	r3, #2
 800aa64:	f300 8138 	bgt.w	800acd8 <RadioSetTxGenericConfig+0x298>
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d003      	beq.n	800aa74 <RadioSetTxGenericConfig+0x34>
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	f000 8083 	beq.w	800ab78 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 800aa72:	e131      	b.n	800acd8 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	689b      	ldr	r3, [r3, #8]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d003      	beq.n	800aa84 <RadioSetTxGenericConfig+0x44>
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	691b      	ldr	r3, [r3, #16]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d102      	bne.n	800aa8a <RadioSetTxGenericConfig+0x4a>
                return -1;
 800aa84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa88:	e135      	b.n	800acf6 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	7d1b      	ldrb	r3, [r3, #20]
 800aa8e:	2b08      	cmp	r3, #8
 800aa90:	d902      	bls.n	800aa98 <RadioSetTxGenericConfig+0x58>
                return -1;
 800aa92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa96:	e12e      	b.n	800acf6 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800aa98:	2300      	movs	r3, #0
 800aa9a:	61fb      	str	r3, [r7, #28]
 800aa9c:	e00d      	b.n	800aaba <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	699a      	ldr	r2, [r3, #24]
 800aaa2:	69fb      	ldr	r3, [r7, #28]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	7819      	ldrb	r1, [r3, #0]
 800aaa8:	f107 0214 	add.w	r2, r7, #20
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	4413      	add	r3, r2
 800aab0:	460a      	mov	r2, r1
 800aab2:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 800aab4:	69fb      	ldr	r3, [r7, #28]
 800aab6:	3301      	adds	r3, #1
 800aab8:	61fb      	str	r3, [r7, #28]
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	7d1b      	ldrb	r3, [r3, #20]
 800aabe:	461a      	mov	r2, r3
 800aac0:	69fb      	ldr	r3, [r7, #28]
 800aac2:	4293      	cmp	r3, r2
 800aac4:	dbeb      	blt.n	800aa9e <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800aac6:	4b8e      	ldr	r3, [pc, #568]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aac8:	2200      	movs	r2, #0
 800aaca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	689b      	ldr	r3, [r3, #8]
 800aad2:	4a8b      	ldr	r2, [pc, #556]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aad4:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	781a      	ldrb	r2, [r3, #0]
 800aada:	4b89      	ldr	r3, [pc, #548]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aadc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	4618      	mov	r0, r3
 800aae6:	f000 f911 	bl	800ad0c <RadioGetFskBandwidthRegValue>
 800aaea:	4603      	mov	r3, r0
 800aaec:	461a      	mov	r2, r3
 800aaee:	4b84      	ldr	r3, [pc, #528]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aaf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	68db      	ldr	r3, [r3, #12]
 800aaf8:	4a81      	ldr	r2, [pc, #516]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aafa:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800aafc:	4b80      	ldr	r3, [pc, #512]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aafe:	2200      	movs	r2, #0
 800ab00:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	691b      	ldr	r3, [r3, #16]
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	00db      	lsls	r3, r3, #3
 800ab0a:	b29a      	uxth	r2, r3
 800ab0c:	4b7c      	ldr	r3, [pc, #496]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab0e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 800ab10:	4b7b      	ldr	r3, [pc, #492]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab12:	2204      	movs	r2, #4
 800ab14:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	7d1b      	ldrb	r3, [r3, #20]
 800ab1a:	00db      	lsls	r3, r3, #3
 800ab1c:	b2da      	uxtb	r2, r3
 800ab1e:	4b78      	ldr	r3, [pc, #480]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab20:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 800ab22:	4b77      	ldr	r3, [pc, #476]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab24:	2200      	movs	r2, #0
 800ab26:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	7f9a      	ldrb	r2, [r3, #30]
 800ab2c:	4b74      	ldr	r3, [pc, #464]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab2e:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	7fda      	ldrb	r2, [r3, #31]
 800ab34:	4b72      	ldr	r3, [pc, #456]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab36:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800ab3e:	4b70      	ldr	r3, [pc, #448]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab40:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800ab42:	f000 ffae 	bl	800baa2 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 800ab46:	2000      	movs	r0, #0
 800ab48:	f000 f976 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ab4c:	486d      	ldr	r0, [pc, #436]	; (800ad04 <RadioSetTxGenericConfig+0x2c4>)
 800ab4e:	f002 f88d 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ab52:	486d      	ldr	r0, [pc, #436]	; (800ad08 <RadioSetTxGenericConfig+0x2c8>)
 800ab54:	f002 f95e 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 800ab58:	f107 0314 	add.w	r3, r7, #20
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f001 fc5e 	bl	800c41e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	8b9b      	ldrh	r3, [r3, #28]
 800ab66:	4618      	mov	r0, r3
 800ab68:	f001 fca8 	bl	800c4bc <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	8c1b      	ldrh	r3, [r3, #32]
 800ab70:	4618      	mov	r0, r3
 800ab72:	f001 fc83 	bl	800c47c <SUBGRF_SetCrcPolynomial>
            break;
 800ab76:	e0b0      	b.n	800acda <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800ab78:	4b61      	ldr	r3, [pc, #388]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800ab86:	4b5e      	ldr	r3, [pc, #376]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800ab92:	4b5b      	ldr	r3, [pc, #364]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ab94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800ab9e:	4b58      	ldr	r3, [pc, #352]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800aba0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800abaa:	2b02      	cmp	r3, #2
 800abac:	d010      	beq.n	800abd0 <RadioSetTxGenericConfig+0x190>
 800abae:	2b02      	cmp	r3, #2
 800abb0:	dc22      	bgt.n	800abf8 <RadioSetTxGenericConfig+0x1b8>
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d002      	beq.n	800abbc <RadioSetTxGenericConfig+0x17c>
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	d005      	beq.n	800abc6 <RadioSetTxGenericConfig+0x186>
                break;
 800abba:	e01d      	b.n	800abf8 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800abbc:	4b50      	ldr	r3, [pc, #320]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800abbe:	2200      	movs	r2, #0
 800abc0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800abc4:	e019      	b.n	800abfa <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800abc6:	4b4e      	ldr	r3, [pc, #312]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800abc8:	2201      	movs	r2, #1
 800abca:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800abce:	e014      	b.n	800abfa <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800abd6:	2b0b      	cmp	r3, #11
 800abd8:	d004      	beq.n	800abe4 <RadioSetTxGenericConfig+0x1a4>
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800abe0:	2b0c      	cmp	r3, #12
 800abe2:	d104      	bne.n	800abee <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800abe4:	4b46      	ldr	r3, [pc, #280]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800abe6:	2201      	movs	r2, #1
 800abe8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800abec:	e005      	b.n	800abfa <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800abee:	4b44      	ldr	r3, [pc, #272]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800abf0:	2200      	movs	r2, #0
 800abf2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 800abf6:	e000      	b.n	800abfa <RadioSetTxGenericConfig+0x1ba>
                break;
 800abf8:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	bf14      	ite	ne
 800ac04:	2301      	movne	r3, #1
 800ac06:	2300      	moveq	r3, #0
 800ac08:	b2db      	uxtb	r3, r3
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	4b3c      	ldr	r3, [pc, #240]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac0e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800ac12:	4b3b      	ldr	r3, [pc, #236]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac14:	2201      	movs	r2, #1
 800ac16:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800ac1c:	4b38      	ldr	r3, [pc, #224]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac1e:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800ac26:	4b36      	ldr	r3, [pc, #216]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac28:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800ac30:	4b33      	ldr	r3, [pc, #204]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac32:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800ac3c:	4b30      	ldr	r3, [pc, #192]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800ac42:	f000 ff2e 	bl	800baa2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800ac46:	2001      	movs	r0, #1
 800ac48:	f000 f8f6 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800ac4c:	482d      	ldr	r0, [pc, #180]	; (800ad04 <RadioSetTxGenericConfig+0x2c4>)
 800ac4e:	f002 f80d 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800ac52:	482d      	ldr	r0, [pc, #180]	; (800ad08 <RadioSetTxGenericConfig+0x2c8>)
 800ac54:	f002 f8de 	bl	800ce14 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800ac58:	4b29      	ldr	r3, [pc, #164]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800ac5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ac5e:	2b06      	cmp	r3, #6
 800ac60:	d10d      	bne.n	800ac7e <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800ac62:	f640 0089 	movw	r0, #2185	; 0x889
 800ac66:	f002 fa3d 	bl	800d0e4 <SUBGRF_ReadRegister>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	f023 0304 	bic.w	r3, r3, #4
 800ac70:	b2db      	uxtb	r3, r3
 800ac72:	4619      	mov	r1, r3
 800ac74:	f640 0089 	movw	r0, #2185	; 0x889
 800ac78:	f002 fa20 	bl	800d0bc <SUBGRF_WriteRegister>
            break;
 800ac7c:	e02d      	b.n	800acda <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800ac7e:	f640 0089 	movw	r0, #2185	; 0x889
 800ac82:	f002 fa2f 	bl	800d0e4 <SUBGRF_ReadRegister>
 800ac86:	4603      	mov	r3, r0
 800ac88:	f043 0304 	orr.w	r3, r3, #4
 800ac8c:	b2db      	uxtb	r3, r3
 800ac8e:	4619      	mov	r1, r3
 800ac90:	f640 0089 	movw	r0, #2185	; 0x889
 800ac94:	f002 fa12 	bl	800d0bc <SUBGRF_WriteRegister>
            break;
 800ac98:	e01f      	b.n	800acda <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	689b      	ldr	r3, [r3, #8]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d004      	beq.n	800acac <RadioSetTxGenericConfig+0x26c>
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	689b      	ldr	r3, [r3, #8]
 800aca6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800acaa:	d902      	bls.n	800acb2 <RadioSetTxGenericConfig+0x272>
                return -1;
 800acac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800acb0:	e021      	b.n	800acf6 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 800acb2:	2002      	movs	r0, #2
 800acb4:	f000 f8c0 	bl	800ae38 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800acb8:	4b11      	ldr	r3, [pc, #68]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800acba:	2202      	movs	r2, #2
 800acbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acc4:	4a0e      	ldr	r2, [pc, #56]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800acc6:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800acc8:	4b0d      	ldr	r3, [pc, #52]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800acca:	2216      	movs	r2, #22
 800accc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800acd0:	480c      	ldr	r0, [pc, #48]	; (800ad04 <RadioSetTxGenericConfig+0x2c4>)
 800acd2:	f001 ffcb 	bl	800cc6c <SUBGRF_SetModulationParams>
            break;
 800acd6:	e000      	b.n	800acda <RadioSetTxGenericConfig+0x29a>
            break;
 800acd8:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800acda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acde:	4618      	mov	r0, r3
 800ace0:	f002 fa90 	bl	800d204 <SUBGRF_SetRfTxPower>
 800ace4:	4603      	mov	r3, r0
 800ace6:	461a      	mov	r2, r3
 800ace8:	4b05      	ldr	r3, [pc, #20]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800acea:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800acee:	4a04      	ldr	r2, [pc, #16]	; (800ad00 <RadioSetTxGenericConfig+0x2c0>)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6053      	str	r3, [r2, #4]
    return 0;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3720      	adds	r7, #32
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	200008f4 	.word	0x200008f4
 800ad04:	2000092c 	.word	0x2000092c
 800ad08:	20000902 	.word	0x20000902

0800ad0c <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b085      	sub	sp, #20
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d101      	bne.n	800ad1e <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800ad1a:	231f      	movs	r3, #31
 800ad1c:	e016      	b.n	800ad4c <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800ad1e:	2300      	movs	r3, #0
 800ad20:	73fb      	strb	r3, [r7, #15]
 800ad22:	e00f      	b.n	800ad44 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800ad24:	7bfb      	ldrb	r3, [r7, #15]
 800ad26:	4a0c      	ldr	r2, [pc, #48]	; (800ad58 <RadioGetFskBandwidthRegValue+0x4c>)
 800ad28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ad2c:	687a      	ldr	r2, [r7, #4]
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	d205      	bcs.n	800ad3e <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800ad32:	7bfb      	ldrb	r3, [r7, #15]
 800ad34:	4a08      	ldr	r2, [pc, #32]	; (800ad58 <RadioGetFskBandwidthRegValue+0x4c>)
 800ad36:	00db      	lsls	r3, r3, #3
 800ad38:	4413      	add	r3, r2
 800ad3a:	791b      	ldrb	r3, [r3, #4]
 800ad3c:	e006      	b.n	800ad4c <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800ad3e:	7bfb      	ldrb	r3, [r7, #15]
 800ad40:	3301      	adds	r3, #1
 800ad42:	73fb      	strb	r3, [r7, #15]
 800ad44:	7bfb      	ldrb	r3, [r7, #15]
 800ad46:	2b15      	cmp	r3, #21
 800ad48:	d9ec      	bls.n	800ad24 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 800ad4a:	e7fe      	b.n	800ad4a <RadioGetFskBandwidthRegValue+0x3e>
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bc80      	pop	{r7}
 800ad54:	4770      	bx	lr
 800ad56:	bf00      	nop
 800ad58:	08010c70 	.word	0x08010c70

0800ad5c <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b084      	sub	sp, #16
 800ad60:	af02      	add	r7, sp, #8
 800ad62:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 800ad64:	4a21      	ldr	r2, [pc, #132]	; (800adec <RadioInit+0x90>)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 800ad6a:	4b21      	ldr	r3, [pc, #132]	; (800adf0 <RadioInit+0x94>)
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 800ad70:	4b1f      	ldr	r3, [pc, #124]	; (800adf0 <RadioInit+0x94>)
 800ad72:	2200      	movs	r2, #0
 800ad74:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800ad76:	4b1e      	ldr	r3, [pc, #120]	; (800adf0 <RadioInit+0x94>)
 800ad78:	2200      	movs	r2, #0
 800ad7a:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 800ad7c:	481d      	ldr	r0, [pc, #116]	; (800adf4 <RadioInit+0x98>)
 800ad7e:	f001 fab9 	bl	800c2f4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 800ad82:	2000      	movs	r0, #0
 800ad84:	f000 ffce 	bl	800bd24 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 800ad88:	f001 fd6a 	bl	800c860 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	2000      	movs	r0, #0
 800ad90:	f002 f8e0 	bl	800cf54 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 800ad94:	2204      	movs	r2, #4
 800ad96:	2100      	movs	r1, #0
 800ad98:	2001      	movs	r0, #1
 800ad9a:	f001 feff 	bl	800cb9c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800ad9e:	2300      	movs	r3, #0
 800ada0:	2200      	movs	r2, #0
 800ada2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ada6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800adaa:	f001 fe27 	bl	800c9fc <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 800adae:	f000 fe65 	bl	800ba7c <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800adb2:	2300      	movs	r3, #0
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	4b10      	ldr	r3, [pc, #64]	; (800adf8 <RadioInit+0x9c>)
 800adb8:	2200      	movs	r2, #0
 800adba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800adbe:	480f      	ldr	r0, [pc, #60]	; (800adfc <RadioInit+0xa0>)
 800adc0:	f003 f872 	bl	800dea8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800adc4:	2300      	movs	r3, #0
 800adc6:	9300      	str	r3, [sp, #0]
 800adc8:	4b0d      	ldr	r3, [pc, #52]	; (800ae00 <RadioInit+0xa4>)
 800adca:	2200      	movs	r2, #0
 800adcc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800add0:	480c      	ldr	r0, [pc, #48]	; (800ae04 <RadioInit+0xa8>)
 800add2:	f003 f869 	bl	800dea8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800add6:	4809      	ldr	r0, [pc, #36]	; (800adfc <RadioInit+0xa0>)
 800add8:	f003 f90a 	bl	800dff0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 800addc:	4809      	ldr	r0, [pc, #36]	; (800ae04 <RadioInit+0xa8>)
 800adde:	f003 f907 	bl	800dff0 <UTIL_TIMER_Stop>
}
 800ade2:	bf00      	nop
 800ade4:	3708      	adds	r7, #8
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	bf00      	nop
 800adec:	200008f0 	.word	0x200008f0
 800adf0:	200008f4 	.word	0x200008f4
 800adf4:	0800bdf1 	.word	0x0800bdf1
 800adf8:	0800bd91 	.word	0x0800bd91
 800adfc:	2000094c 	.word	0x2000094c
 800ae00:	0800bdc1 	.word	0x0800bdc1
 800ae04:	20000964 	.word	0x20000964

0800ae08 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 800ae0c:	f001 fab8 	bl	800c380 <SUBGRF_GetOperatingMode>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b07      	cmp	r3, #7
 800ae14:	d00a      	beq.n	800ae2c <RadioGetStatus+0x24>
 800ae16:	2b07      	cmp	r3, #7
 800ae18:	dc0a      	bgt.n	800ae30 <RadioGetStatus+0x28>
 800ae1a:	2b04      	cmp	r3, #4
 800ae1c:	d002      	beq.n	800ae24 <RadioGetStatus+0x1c>
 800ae1e:	2b05      	cmp	r3, #5
 800ae20:	d002      	beq.n	800ae28 <RadioGetStatus+0x20>
 800ae22:	e005      	b.n	800ae30 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 800ae24:	2302      	movs	r3, #2
 800ae26:	e004      	b.n	800ae32 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e002      	b.n	800ae32 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	e000      	b.n	800ae32 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800ae30:	2300      	movs	r3, #0
    }
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	bd80      	pop	{r7, pc}
	...

0800ae38 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	4603      	mov	r3, r0
 800ae40:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 800ae42:	4a19      	ldr	r2, [pc, #100]	; (800aea8 <RadioSetModem+0x70>)
 800ae44:	79fb      	ldrb	r3, [r7, #7]
 800ae46:	7013      	strb	r3, [r2, #0]
    switch( modem )
 800ae48:	79fb      	ldrb	r3, [r7, #7]
 800ae4a:	2b04      	cmp	r3, #4
 800ae4c:	d023      	beq.n	800ae96 <RadioSetModem+0x5e>
 800ae4e:	2b04      	cmp	r3, #4
 800ae50:	dc03      	bgt.n	800ae5a <RadioSetModem+0x22>
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d008      	beq.n	800ae68 <RadioSetModem+0x30>
 800ae56:	2b03      	cmp	r3, #3
 800ae58:	d019      	beq.n	800ae8e <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	f001 fe76 	bl	800cb4c <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 800ae60:	4b11      	ldr	r3, [pc, #68]	; (800aea8 <RadioSetModem+0x70>)
 800ae62:	2200      	movs	r2, #0
 800ae64:	735a      	strb	r2, [r3, #13]
            break;
 800ae66:	e01b      	b.n	800aea0 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800ae68:	2001      	movs	r0, #1
 800ae6a:	f001 fe6f 	bl	800cb4c <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 800ae6e:	4b0e      	ldr	r3, [pc, #56]	; (800aea8 <RadioSetModem+0x70>)
 800ae70:	7b5a      	ldrb	r2, [r3, #13]
 800ae72:	4b0d      	ldr	r3, [pc, #52]	; (800aea8 <RadioSetModem+0x70>)
 800ae74:	7b1b      	ldrb	r3, [r3, #12]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d011      	beq.n	800ae9e <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800ae7a:	4b0b      	ldr	r3, [pc, #44]	; (800aea8 <RadioSetModem+0x70>)
 800ae7c:	7b1a      	ldrb	r2, [r3, #12]
 800ae7e:	4b0a      	ldr	r3, [pc, #40]	; (800aea8 <RadioSetModem+0x70>)
 800ae80:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800ae82:	4b09      	ldr	r3, [pc, #36]	; (800aea8 <RadioSetModem+0x70>)
 800ae84:	7b5b      	ldrb	r3, [r3, #13]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 ff4c 	bl	800bd24 <RadioSetPublicNetwork>
            }
            break;
 800ae8c:	e007      	b.n	800ae9e <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800ae8e:	2002      	movs	r0, #2
 800ae90:	f001 fe5c 	bl	800cb4c <SUBGRF_SetPacketType>
            break;
 800ae94:	e004      	b.n	800aea0 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800ae96:	2000      	movs	r0, #0
 800ae98:	f001 fe58 	bl	800cb4c <SUBGRF_SetPacketType>
            break;
 800ae9c:	e000      	b.n	800aea0 <RadioSetModem+0x68>
            break;
 800ae9e:	bf00      	nop
    }
}
 800aea0:	bf00      	nop
 800aea2:	3708      	adds	r7, #8
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	200008f4 	.word	0x200008f4

0800aeac <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f001 fe01 	bl	800cabc <SUBGRF_SetRfFrequency>
}
 800aeba:	bf00      	nop
 800aebc:	3708      	adds	r7, #8
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b090      	sub	sp, #64	; 0x40
 800aec6:	af0a      	add	r7, sp, #40	; 0x28
 800aec8:	60f8      	str	r0, [r7, #12]
 800aeca:	60b9      	str	r1, [r7, #8]
 800aecc:	603b      	str	r3, [r7, #0]
 800aece:	4613      	mov	r3, r2
 800aed0:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800aed2:	2301      	movs	r3, #1
 800aed4:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 800aed6:	2300      	movs	r3, #0
 800aed8:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 800aeda:	2300      	movs	r3, #0
 800aedc:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800aede:	f000 fde0 	bl	800baa2 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 800aee2:	2000      	movs	r0, #0
 800aee4:	f7ff ffa8 	bl	800ae38 <RadioSetModem>

    RadioSetChannel( freq );
 800aee8:	68f8      	ldr	r0, [r7, #12]
 800aeea:	f7ff ffdf 	bl	800aeac <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800aeee:	2301      	movs	r3, #1
 800aef0:	9309      	str	r3, [sp, #36]	; 0x24
 800aef2:	2300      	movs	r3, #0
 800aef4:	9308      	str	r3, [sp, #32]
 800aef6:	2300      	movs	r3, #0
 800aef8:	9307      	str	r3, [sp, #28]
 800aefa:	2300      	movs	r3, #0
 800aefc:	9306      	str	r3, [sp, #24]
 800aefe:	2300      	movs	r3, #0
 800af00:	9305      	str	r3, [sp, #20]
 800af02:	2300      	movs	r3, #0
 800af04:	9304      	str	r3, [sp, #16]
 800af06:	2300      	movs	r3, #0
 800af08:	9303      	str	r3, [sp, #12]
 800af0a:	2300      	movs	r3, #0
 800af0c:	9302      	str	r3, [sp, #8]
 800af0e:	2303      	movs	r3, #3
 800af10:	9301      	str	r3, [sp, #4]
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	9300      	str	r3, [sp, #0]
 800af16:	2300      	movs	r3, #0
 800af18:	f44f 7216 	mov.w	r2, #600	; 0x258
 800af1c:	68b9      	ldr	r1, [r7, #8]
 800af1e:	2000      	movs	r0, #0
 800af20:	f000 f840 	bl	800afa4 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 800af24:	2000      	movs	r0, #0
 800af26:	f000 fdc3 	bl	800bab0 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800af2a:	f000 ff29 	bl	800bd80 <RadioGetWakeupTime>
 800af2e:	4603      	mov	r3, r0
 800af30:	4618      	mov	r0, r3
 800af32:	f7f9 fb88 	bl	8004646 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 800af36:	f003 f975 	bl	800e224 <UTIL_TIMER_GetCurrentTime>
 800af3a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800af3c:	e00d      	b.n	800af5a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 800af3e:	2000      	movs	r0, #0
 800af40:	f000 fe6e 	bl	800bc20 <RadioRssi>
 800af44:	4603      	mov	r3, r0
 800af46:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 800af48:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800af4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800af50:	429a      	cmp	r2, r3
 800af52:	dd02      	ble.n	800af5a <RadioIsChannelFree+0x98>
        {
            status = false;
 800af54:	2300      	movs	r3, #0
 800af56:	75fb      	strb	r3, [r7, #23]
            break;
 800af58:	e006      	b.n	800af68 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800af5a:	6938      	ldr	r0, [r7, #16]
 800af5c:	f003 f974 	bl	800e248 <UTIL_TIMER_GetElapsedTime>
 800af60:	4602      	mov	r2, r0
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	4293      	cmp	r3, r2
 800af66:	d8ea      	bhi.n	800af3e <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800af68:	f000 fd9b 	bl	800baa2 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 800af6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3718      	adds	r7, #24
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b082      	sub	sp, #8
 800af7a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800af7c:	2300      	movs	r3, #0
 800af7e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 800af80:	2001      	movs	r0, #1
 800af82:	f7ff ff59 	bl	800ae38 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800af86:	2300      	movs	r3, #0
 800af88:	2200      	movs	r2, #0
 800af8a:	2100      	movs	r1, #0
 800af8c:	2000      	movs	r0, #0
 800af8e:	f001 fd35 	bl	800c9fc <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800af92:	f001 fac6 	bl	800c522 <SUBGRF_GetRandom>
 800af96:	6078      	str	r0, [r7, #4]

    return rnd;
 800af98:	687b      	ldr	r3, [r7, #4]
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3708      	adds	r7, #8
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
	...

0800afa4 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b08a      	sub	sp, #40	; 0x28
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	60b9      	str	r1, [r7, #8]
 800afac:	607a      	str	r2, [r7, #4]
 800afae:	461a      	mov	r2, r3
 800afb0:	4603      	mov	r3, r0
 800afb2:	73fb      	strb	r3, [r7, #15]
 800afb4:	4613      	mov	r3, r2
 800afb6:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 800afb8:	4abc      	ldr	r2, [pc, #752]	; (800b2ac <RadioSetRxConfig+0x308>)
 800afba:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800afbe:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 800afc0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 800afc8:	2300      	movs	r3, #0
 800afca:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 800afcc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d004      	beq.n	800afde <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800afd4:	4ab6      	ldr	r2, [pc, #728]	; (800b2b0 <RadioSetRxConfig+0x30c>)
 800afd6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800afda:	7013      	strb	r3, [r2, #0]
 800afdc:	e002      	b.n	800afe4 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800afde:	4bb4      	ldr	r3, [pc, #720]	; (800b2b0 <RadioSetRxConfig+0x30c>)
 800afe0:	22ff      	movs	r2, #255	; 0xff
 800afe2:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800afe4:	7bfb      	ldrb	r3, [r7, #15]
 800afe6:	2b04      	cmp	r3, #4
 800afe8:	d009      	beq.n	800affe <RadioSetRxConfig+0x5a>
 800afea:	2b04      	cmp	r3, #4
 800afec:	f300 81da 	bgt.w	800b3a4 <RadioSetRxConfig+0x400>
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f000 80bf 	beq.w	800b174 <RadioSetRxConfig+0x1d0>
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	f000 812c 	beq.w	800b254 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 800affc:	e1d2      	b.n	800b3a4 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800affe:	2001      	movs	r0, #1
 800b000:	f001 fbea 	bl	800c7d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800b004:	4ba9      	ldr	r3, [pc, #676]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b006:	2200      	movs	r2, #0
 800b008:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800b00c:	4aa7      	ldr	r2, [pc, #668]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800b012:	4ba6      	ldr	r3, [pc, #664]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b014:	2209      	movs	r2, #9
 800b016:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 800b01a:	4ba4      	ldr	r3, [pc, #656]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b01c:	f44f 7248 	mov.w	r2, #800	; 0x320
 800b020:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800b022:	68b8      	ldr	r0, [r7, #8]
 800b024:	f7ff fe72 	bl	800ad0c <RadioGetFskBandwidthRegValue>
 800b028:	4603      	mov	r3, r0
 800b02a:	461a      	mov	r2, r3
 800b02c:	4b9f      	ldr	r3, [pc, #636]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b02e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800b032:	4b9e      	ldr	r3, [pc, #632]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b034:	2200      	movs	r2, #0
 800b036:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800b038:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b03a:	00db      	lsls	r3, r3, #3
 800b03c:	b29a      	uxth	r2, r3
 800b03e:	4b9b      	ldr	r3, [pc, #620]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b040:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800b042:	4b9a      	ldr	r3, [pc, #616]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b044:	2200      	movs	r2, #0
 800b046:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 800b048:	4b98      	ldr	r3, [pc, #608]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b04a:	2210      	movs	r2, #16
 800b04c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800b04e:	4b97      	ldr	r3, [pc, #604]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b050:	2200      	movs	r2, #0
 800b052:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 800b054:	4b95      	ldr	r3, [pc, #596]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b056:	2200      	movs	r2, #0
 800b058:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800b05a:	4b95      	ldr	r3, [pc, #596]	; (800b2b0 <RadioSetRxConfig+0x30c>)
 800b05c:	781a      	ldrb	r2, [r3, #0]
 800b05e:	4b93      	ldr	r3, [pc, #588]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b060:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800b062:	4b92      	ldr	r3, [pc, #584]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b064:	2201      	movs	r2, #1
 800b066:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 800b068:	4b90      	ldr	r3, [pc, #576]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800b06e:	2004      	movs	r0, #4
 800b070:	f7ff fee2 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b074:	488f      	ldr	r0, [pc, #572]	; (800b2b4 <RadioSetRxConfig+0x310>)
 800b076:	f001 fdf9 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b07a:	488f      	ldr	r0, [pc, #572]	; (800b2b8 <RadioSetRxConfig+0x314>)
 800b07c:	f001 feca 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800b080:	4a8e      	ldr	r2, [pc, #568]	; (800b2bc <RadioSetRxConfig+0x318>)
 800b082:	f107 031c 	add.w	r3, r7, #28
 800b086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b08a:	e883 0003 	stmia.w	r3, {r0, r1}
 800b08e:	f107 031c 	add.w	r3, r7, #28
 800b092:	4618      	mov	r0, r3
 800b094:	f001 f9c3 	bl	800c41e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800b098:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b09c:	f001 fa0e 	bl	800c4bc <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 800b0a0:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800b0a4:	f000 fddb 	bl	800bc5e <RadioRead>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 800b0ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0b2:	f023 0310 	bic.w	r3, r3, #16
 800b0b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 800b0ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0be:	4619      	mov	r1, r3
 800b0c0:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800b0c4:	f000 fdb9 	bl	800bc3a <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 800b0c8:	2104      	movs	r1, #4
 800b0ca:	f640 00b9 	movw	r0, #2233	; 0x8b9
 800b0ce:	f000 fdb4 	bl	800bc3a <RadioWrite>
            modReg= RadioRead(0x89b);
 800b0d2:	f640 009b 	movw	r0, #2203	; 0x89b
 800b0d6:	f000 fdc2 	bl	800bc5e <RadioRead>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800b0e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0e4:	f023 031c 	bic.w	r3, r3, #28
 800b0e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 800b0ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0f0:	f043 0308 	orr.w	r3, r3, #8
 800b0f4:	b2db      	uxtb	r3, r3
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	f640 009b 	movw	r0, #2203	; 0x89b
 800b0fc:	f000 fd9d 	bl	800bc3a <RadioWrite>
            modReg= RadioRead(0x6d1);
 800b100:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800b104:	f000 fdab 	bl	800bc5e <RadioRead>
 800b108:	4603      	mov	r3, r0
 800b10a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800b10e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b112:	f023 0318 	bic.w	r3, r3, #24
 800b116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 800b11a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b11e:	f043 0318 	orr.w	r3, r3, #24
 800b122:	b2db      	uxtb	r3, r3
 800b124:	4619      	mov	r1, r3
 800b126:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800b12a:	f000 fd86 	bl	800bc3a <RadioWrite>
            modReg= RadioRead(0x6ac);
 800b12e:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800b132:	f000 fd94 	bl	800bc5e <RadioRead>
 800b136:	4603      	mov	r3, r0
 800b138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 800b13c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b144:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 800b148:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b14c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800b150:	b2db      	uxtb	r3, r3
 800b152:	4619      	mov	r1, r3
 800b154:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800b158:	f000 fd6f 	bl	800bc3a <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800b15c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b15e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800b162:	fb02 f303 	mul.w	r3, r2, r3
 800b166:	461a      	mov	r2, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b16e:	4a4f      	ldr	r2, [pc, #316]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b170:	6093      	str	r3, [r2, #8]
            break;
 800b172:	e118      	b.n	800b3a6 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800b174:	2000      	movs	r0, #0
 800b176:	f001 fb2f 	bl	800c7d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800b17a:	4b4c      	ldr	r3, [pc, #304]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b17c:	2200      	movs	r2, #0
 800b17e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800b182:	4a4a      	ldr	r2, [pc, #296]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800b188:	4b48      	ldr	r3, [pc, #288]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b18a:	220b      	movs	r2, #11
 800b18c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800b190:	68b8      	ldr	r0, [r7, #8]
 800b192:	f7ff fdbb 	bl	800ad0c <RadioGetFskBandwidthRegValue>
 800b196:	4603      	mov	r3, r0
 800b198:	461a      	mov	r2, r3
 800b19a:	4b44      	ldr	r3, [pc, #272]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b19c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800b1a0:	4b42      	ldr	r3, [pc, #264]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800b1a6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b1a8:	00db      	lsls	r3, r3, #3
 800b1aa:	b29a      	uxth	r2, r3
 800b1ac:	4b3f      	ldr	r3, [pc, #252]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1ae:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800b1b0:	4b3e      	ldr	r3, [pc, #248]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1b2:	2204      	movs	r2, #4
 800b1b4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800b1b6:	4b3d      	ldr	r3, [pc, #244]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1b8:	2218      	movs	r2, #24
 800b1ba:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800b1bc:	4b3b      	ldr	r3, [pc, #236]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1be:	2200      	movs	r2, #0
 800b1c0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800b1c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b1c6:	f083 0301 	eor.w	r3, r3, #1
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	4b37      	ldr	r3, [pc, #220]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1d0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800b1d2:	4b37      	ldr	r3, [pc, #220]	; (800b2b0 <RadioSetRxConfig+0x30c>)
 800b1d4:	781a      	ldrb	r2, [r3, #0]
 800b1d6:	4b35      	ldr	r3, [pc, #212]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1d8:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 800b1da:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d003      	beq.n	800b1ea <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800b1e2:	4b32      	ldr	r3, [pc, #200]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1e4:	22f2      	movs	r2, #242	; 0xf2
 800b1e6:	75da      	strb	r2, [r3, #23]
 800b1e8:	e002      	b.n	800b1f0 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800b1ea:	4b30      	ldr	r3, [pc, #192]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800b1f0:	4b2e      	ldr	r3, [pc, #184]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800b1f6:	f000 fc54 	bl	800baa2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b1fa:	4b2c      	ldr	r3, [pc, #176]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b1fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b200:	2b00      	cmp	r3, #0
 800b202:	bf14      	ite	ne
 800b204:	2301      	movne	r3, #1
 800b206:	2300      	moveq	r3, #0
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	4618      	mov	r0, r3
 800b20c:	f7ff fe14 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b210:	4828      	ldr	r0, [pc, #160]	; (800b2b4 <RadioSetRxConfig+0x310>)
 800b212:	f001 fd2b 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b216:	4828      	ldr	r0, [pc, #160]	; (800b2b8 <RadioSetRxConfig+0x314>)
 800b218:	f001 fdfc 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800b21c:	4a28      	ldr	r2, [pc, #160]	; (800b2c0 <RadioSetRxConfig+0x31c>)
 800b21e:	f107 0314 	add.w	r3, r7, #20
 800b222:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b226:	e883 0003 	stmia.w	r3, {r0, r1}
 800b22a:	f107 0314 	add.w	r3, r7, #20
 800b22e:	4618      	mov	r0, r3
 800b230:	f001 f8f5 	bl	800c41e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800b234:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b238:	f001 f940 	bl	800c4bc <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800b23c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b23e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800b242:	fb02 f303 	mul.w	r3, r2, r3
 800b246:	461a      	mov	r2, r3
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b24e:	4a17      	ldr	r2, [pc, #92]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b250:	6093      	str	r3, [r2, #8]
            break;
 800b252:	e0a8      	b.n	800b3a6 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800b254:	2000      	movs	r0, #0
 800b256:	f001 fabf 	bl	800c7d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800b25a:	4b14      	ldr	r3, [pc, #80]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b25c:	2201      	movs	r2, #1
 800b25e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	b2da      	uxtb	r2, r3
 800b266:	4b11      	ldr	r3, [pc, #68]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b268:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800b26c:	4a15      	ldr	r2, [pc, #84]	; (800b2c4 <RadioSetRxConfig+0x320>)
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	4413      	add	r3, r2
 800b272:	781a      	ldrb	r2, [r3, #0]
 800b274:	4b0d      	ldr	r3, [pc, #52]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b276:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800b27a:	4a0c      	ldr	r2, [pc, #48]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b27c:	7bbb      	ldrb	r3, [r7, #14]
 800b27e:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d105      	bne.n	800b294 <RadioSetRxConfig+0x2f0>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b0b      	cmp	r3, #11
 800b28c:	d008      	beq.n	800b2a0 <RadioSetRxConfig+0x2fc>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2b0c      	cmp	r3, #12
 800b292:	d005      	beq.n	800b2a0 <RadioSetRxConfig+0x2fc>
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	2b01      	cmp	r3, #1
 800b298:	d116      	bne.n	800b2c8 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2b0c      	cmp	r3, #12
 800b29e:	d113      	bne.n	800b2c8 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800b2a0:	4b02      	ldr	r3, [pc, #8]	; (800b2ac <RadioSetRxConfig+0x308>)
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800b2a8:	e012      	b.n	800b2d0 <RadioSetRxConfig+0x32c>
 800b2aa:	bf00      	nop
 800b2ac:	200008f4 	.word	0x200008f4
 800b2b0:	20000018 	.word	0x20000018
 800b2b4:	2000092c 	.word	0x2000092c
 800b2b8:	20000902 	.word	0x20000902
 800b2bc:	08010388 	.word	0x08010388
 800b2c0:	08010390 	.word	0x08010390
 800b2c4:	08010d20 	.word	0x08010d20
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800b2c8:	4b39      	ldr	r3, [pc, #228]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800b2d0:	4b37      	ldr	r3, [pc, #220]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b2d2:	2201      	movs	r2, #1
 800b2d4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b2d6:	4b36      	ldr	r3, [pc, #216]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b2d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b2dc:	2b05      	cmp	r3, #5
 800b2de:	d004      	beq.n	800b2ea <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800b2e0:	4b33      	ldr	r3, [pc, #204]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b2e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b2e6:	2b06      	cmp	r3, #6
 800b2e8:	d10a      	bne.n	800b300 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 800b2ea:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b2ec:	2b0b      	cmp	r3, #11
 800b2ee:	d803      	bhi.n	800b2f8 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800b2f0:	4b2f      	ldr	r3, [pc, #188]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b2f2:	220c      	movs	r2, #12
 800b2f4:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800b2f6:	e006      	b.n	800b306 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b2f8:	4a2d      	ldr	r2, [pc, #180]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b2fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b2fc:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800b2fe:	e002      	b.n	800b306 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b300:	4a2b      	ldr	r2, [pc, #172]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b302:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b304:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800b306:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800b30a:	4b29      	ldr	r3, [pc, #164]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b30c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800b30e:	4b29      	ldr	r3, [pc, #164]	; (800b3b4 <RadioSetRxConfig+0x410>)
 800b310:	781a      	ldrb	r2, [r3, #0]
 800b312:	4b27      	ldr	r3, [pc, #156]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b314:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800b316:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800b31a:	4b25      	ldr	r3, [pc, #148]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b31c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800b320:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800b324:	4b22      	ldr	r3, [pc, #136]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b326:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800b32a:	f000 fbba 	bl	800baa2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b32e:	4b20      	ldr	r3, [pc, #128]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b330:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b334:	2b00      	cmp	r3, #0
 800b336:	bf14      	ite	ne
 800b338:	2301      	movne	r3, #1
 800b33a:	2300      	moveq	r3, #0
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	4618      	mov	r0, r3
 800b340:	f7ff fd7a 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b344:	481c      	ldr	r0, [pc, #112]	; (800b3b8 <RadioSetRxConfig+0x414>)
 800b346:	f001 fc91 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b34a:	481c      	ldr	r0, [pc, #112]	; (800b3bc <RadioSetRxConfig+0x418>)
 800b34c:	f001 fd62 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800b350:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b352:	b2db      	uxtb	r3, r3
 800b354:	4618      	mov	r0, r3
 800b356:	f001 fa51 	bl	800c7fc <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800b35a:	4b15      	ldr	r3, [pc, #84]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b35c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800b360:	2b01      	cmp	r3, #1
 800b362:	d10d      	bne.n	800b380 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 800b364:	f240 7036 	movw	r0, #1846	; 0x736
 800b368:	f001 febc 	bl	800d0e4 <SUBGRF_ReadRegister>
 800b36c:	4603      	mov	r3, r0
 800b36e:	f023 0304 	bic.w	r3, r3, #4
 800b372:	b2db      	uxtb	r3, r3
 800b374:	4619      	mov	r1, r3
 800b376:	f240 7036 	movw	r0, #1846	; 0x736
 800b37a:	f001 fe9f 	bl	800d0bc <SUBGRF_WriteRegister>
 800b37e:	e00c      	b.n	800b39a <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800b380:	f240 7036 	movw	r0, #1846	; 0x736
 800b384:	f001 feae 	bl	800d0e4 <SUBGRF_ReadRegister>
 800b388:	4603      	mov	r3, r0
 800b38a:	f043 0304 	orr.w	r3, r3, #4
 800b38e:	b2db      	uxtb	r3, r3
 800b390:	4619      	mov	r1, r3
 800b392:	f240 7036 	movw	r0, #1846	; 0x736
 800b396:	f001 fe91 	bl	800d0bc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 800b39a:	4b05      	ldr	r3, [pc, #20]	; (800b3b0 <RadioSetRxConfig+0x40c>)
 800b39c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b3a0:	609a      	str	r2, [r3, #8]
            break;
 800b3a2:	e000      	b.n	800b3a6 <RadioSetRxConfig+0x402>
            break;
 800b3a4:	bf00      	nop
    }
}
 800b3a6:	bf00      	nop
 800b3a8:	3728      	adds	r7, #40	; 0x28
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	200008f4 	.word	0x200008f4
 800b3b4:	20000018 	.word	0x20000018
 800b3b8:	2000092c 	.word	0x2000092c
 800b3bc:	20000902 	.word	0x20000902

0800b3c0 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b086      	sub	sp, #24
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	60ba      	str	r2, [r7, #8]
 800b3c8:	607b      	str	r3, [r7, #4]
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	73fb      	strb	r3, [r7, #15]
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800b3d2:	7bfb      	ldrb	r3, [r7, #15]
 800b3d4:	2b03      	cmp	r3, #3
 800b3d6:	d007      	beq.n	800b3e8 <RadioSetTxConfig+0x28>
 800b3d8:	2b03      	cmp	r3, #3
 800b3da:	f300 80e5 	bgt.w	800b5a8 <RadioSetTxConfig+0x1e8>
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d014      	beq.n	800b40c <RadioSetTxConfig+0x4c>
 800b3e2:	2b01      	cmp	r3, #1
 800b3e4:	d073      	beq.n	800b4ce <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 800b3e6:	e0df      	b.n	800b5a8 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 800b3e8:	2003      	movs	r0, #3
 800b3ea:	f7ff fd25 	bl	800ae38 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800b3ee:	4b89      	ldr	r3, [pc, #548]	; (800b614 <RadioSetTxConfig+0x254>)
 800b3f0:	2202      	movs	r2, #2
 800b3f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800b3f6:	4a87      	ldr	r2, [pc, #540]	; (800b614 <RadioSetTxConfig+0x254>)
 800b3f8:	6a3b      	ldr	r3, [r7, #32]
 800b3fa:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800b3fc:	4b85      	ldr	r3, [pc, #532]	; (800b614 <RadioSetTxConfig+0x254>)
 800b3fe:	2216      	movs	r2, #22
 800b400:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b404:	4884      	ldr	r0, [pc, #528]	; (800b618 <RadioSetTxConfig+0x258>)
 800b406:	f001 fc31 	bl	800cc6c <SUBGRF_SetModulationParams>
            break;
 800b40a:	e0ce      	b.n	800b5aa <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800b40c:	4b81      	ldr	r3, [pc, #516]	; (800b614 <RadioSetTxConfig+0x254>)
 800b40e:	2200      	movs	r2, #0
 800b410:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800b414:	4a7f      	ldr	r2, [pc, #508]	; (800b614 <RadioSetTxConfig+0x254>)
 800b416:	6a3b      	ldr	r3, [r7, #32]
 800b418:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800b41a:	4b7e      	ldr	r3, [pc, #504]	; (800b614 <RadioSetTxConfig+0x254>)
 800b41c:	220b      	movs	r2, #11
 800b41e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f7ff fc72 	bl	800ad0c <RadioGetFskBandwidthRegValue>
 800b428:	4603      	mov	r3, r0
 800b42a:	461a      	mov	r2, r3
 800b42c:	4b79      	ldr	r3, [pc, #484]	; (800b614 <RadioSetTxConfig+0x254>)
 800b42e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 800b432:	4a78      	ldr	r2, [pc, #480]	; (800b614 <RadioSetTxConfig+0x254>)
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800b438:	4b76      	ldr	r3, [pc, #472]	; (800b614 <RadioSetTxConfig+0x254>)
 800b43a:	2200      	movs	r2, #0
 800b43c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800b43e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b440:	00db      	lsls	r3, r3, #3
 800b442:	b29a      	uxth	r2, r3
 800b444:	4b73      	ldr	r3, [pc, #460]	; (800b614 <RadioSetTxConfig+0x254>)
 800b446:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800b448:	4b72      	ldr	r3, [pc, #456]	; (800b614 <RadioSetTxConfig+0x254>)
 800b44a:	2204      	movs	r2, #4
 800b44c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800b44e:	4b71      	ldr	r3, [pc, #452]	; (800b614 <RadioSetTxConfig+0x254>)
 800b450:	2218      	movs	r2, #24
 800b452:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800b454:	4b6f      	ldr	r3, [pc, #444]	; (800b614 <RadioSetTxConfig+0x254>)
 800b456:	2200      	movs	r2, #0
 800b458:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800b45a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b45e:	f083 0301 	eor.w	r3, r3, #1
 800b462:	b2db      	uxtb	r3, r3
 800b464:	461a      	mov	r2, r3
 800b466:	4b6b      	ldr	r3, [pc, #428]	; (800b614 <RadioSetTxConfig+0x254>)
 800b468:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 800b46a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d003      	beq.n	800b47a <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800b472:	4b68      	ldr	r3, [pc, #416]	; (800b614 <RadioSetTxConfig+0x254>)
 800b474:	22f2      	movs	r2, #242	; 0xf2
 800b476:	75da      	strb	r2, [r3, #23]
 800b478:	e002      	b.n	800b480 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800b47a:	4b66      	ldr	r3, [pc, #408]	; (800b614 <RadioSetTxConfig+0x254>)
 800b47c:	2201      	movs	r2, #1
 800b47e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800b480:	4b64      	ldr	r3, [pc, #400]	; (800b614 <RadioSetTxConfig+0x254>)
 800b482:	2201      	movs	r2, #1
 800b484:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800b486:	f000 fb0c 	bl	800baa2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b48a:	4b62      	ldr	r3, [pc, #392]	; (800b614 <RadioSetTxConfig+0x254>)
 800b48c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b490:	2b00      	cmp	r3, #0
 800b492:	bf14      	ite	ne
 800b494:	2301      	movne	r3, #1
 800b496:	2300      	moveq	r3, #0
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	4618      	mov	r0, r3
 800b49c:	f7ff fccc 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b4a0:	485d      	ldr	r0, [pc, #372]	; (800b618 <RadioSetTxConfig+0x258>)
 800b4a2:	f001 fbe3 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b4a6:	485d      	ldr	r0, [pc, #372]	; (800b61c <RadioSetTxConfig+0x25c>)
 800b4a8:	f001 fcb4 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800b4ac:	4a5c      	ldr	r2, [pc, #368]	; (800b620 <RadioSetTxConfig+0x260>)
 800b4ae:	f107 0310 	add.w	r3, r7, #16
 800b4b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b4b6:	e883 0003 	stmia.w	r3, {r0, r1}
 800b4ba:	f107 0310 	add.w	r3, r7, #16
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f000 ffad 	bl	800c41e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800b4c4:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b4c8:	f000 fff8 	bl	800c4bc <SUBGRF_SetWhiteningSeed>
            break;
 800b4cc:	e06d      	b.n	800b5aa <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800b4ce:	4b51      	ldr	r3, [pc, #324]	; (800b614 <RadioSetTxConfig+0x254>)
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800b4d6:	6a3b      	ldr	r3, [r7, #32]
 800b4d8:	b2da      	uxtb	r2, r3
 800b4da:	4b4e      	ldr	r3, [pc, #312]	; (800b614 <RadioSetTxConfig+0x254>)
 800b4dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800b4e0:	4a50      	ldr	r2, [pc, #320]	; (800b624 <RadioSetTxConfig+0x264>)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	781a      	ldrb	r2, [r3, #0]
 800b4e8:	4b4a      	ldr	r3, [pc, #296]	; (800b614 <RadioSetTxConfig+0x254>)
 800b4ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800b4ee:	4a49      	ldr	r2, [pc, #292]	; (800b614 <RadioSetTxConfig+0x254>)
 800b4f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b4f4:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d105      	bne.n	800b50a <RadioSetTxConfig+0x14a>
 800b4fe:	6a3b      	ldr	r3, [r7, #32]
 800b500:	2b0b      	cmp	r3, #11
 800b502:	d008      	beq.n	800b516 <RadioSetTxConfig+0x156>
 800b504:	6a3b      	ldr	r3, [r7, #32]
 800b506:	2b0c      	cmp	r3, #12
 800b508:	d005      	beq.n	800b516 <RadioSetTxConfig+0x156>
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	d107      	bne.n	800b520 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b510:	6a3b      	ldr	r3, [r7, #32]
 800b512:	2b0c      	cmp	r3, #12
 800b514:	d104      	bne.n	800b520 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800b516:	4b3f      	ldr	r3, [pc, #252]	; (800b614 <RadioSetTxConfig+0x254>)
 800b518:	2201      	movs	r2, #1
 800b51a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800b51e:	e003      	b.n	800b528 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800b520:	4b3c      	ldr	r3, [pc, #240]	; (800b614 <RadioSetTxConfig+0x254>)
 800b522:	2200      	movs	r2, #0
 800b524:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800b528:	4b3a      	ldr	r3, [pc, #232]	; (800b614 <RadioSetTxConfig+0x254>)
 800b52a:	2201      	movs	r2, #1
 800b52c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b52e:	4b39      	ldr	r3, [pc, #228]	; (800b614 <RadioSetTxConfig+0x254>)
 800b530:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b534:	2b05      	cmp	r3, #5
 800b536:	d004      	beq.n	800b542 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800b538:	4b36      	ldr	r3, [pc, #216]	; (800b614 <RadioSetTxConfig+0x254>)
 800b53a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800b53e:	2b06      	cmp	r3, #6
 800b540:	d10a      	bne.n	800b558 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 800b542:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b544:	2b0b      	cmp	r3, #11
 800b546:	d803      	bhi.n	800b550 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800b548:	4b32      	ldr	r3, [pc, #200]	; (800b614 <RadioSetTxConfig+0x254>)
 800b54a:	220c      	movs	r2, #12
 800b54c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800b54e:	e006      	b.n	800b55e <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b550:	4a30      	ldr	r2, [pc, #192]	; (800b614 <RadioSetTxConfig+0x254>)
 800b552:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b554:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800b556:	e002      	b.n	800b55e <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800b558:	4a2e      	ldr	r2, [pc, #184]	; (800b614 <RadioSetTxConfig+0x254>)
 800b55a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b55c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800b55e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800b562:	4b2c      	ldr	r3, [pc, #176]	; (800b614 <RadioSetTxConfig+0x254>)
 800b564:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800b566:	4b30      	ldr	r3, [pc, #192]	; (800b628 <RadioSetTxConfig+0x268>)
 800b568:	781a      	ldrb	r2, [r3, #0]
 800b56a:	4b2a      	ldr	r3, [pc, #168]	; (800b614 <RadioSetTxConfig+0x254>)
 800b56c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800b56e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b572:	4b28      	ldr	r3, [pc, #160]	; (800b614 <RadioSetTxConfig+0x254>)
 800b574:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800b578:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800b57c:	4b25      	ldr	r3, [pc, #148]	; (800b614 <RadioSetTxConfig+0x254>)
 800b57e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800b582:	f000 fa8e 	bl	800baa2 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800b586:	4b23      	ldr	r3, [pc, #140]	; (800b614 <RadioSetTxConfig+0x254>)
 800b588:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	bf14      	ite	ne
 800b590:	2301      	movne	r3, #1
 800b592:	2300      	moveq	r3, #0
 800b594:	b2db      	uxtb	r3, r3
 800b596:	4618      	mov	r0, r3
 800b598:	f7ff fc4e 	bl	800ae38 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800b59c:	481e      	ldr	r0, [pc, #120]	; (800b618 <RadioSetTxConfig+0x258>)
 800b59e:	f001 fb65 	bl	800cc6c <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b5a2:	481e      	ldr	r0, [pc, #120]	; (800b61c <RadioSetTxConfig+0x25c>)
 800b5a4:	f001 fc36 	bl	800ce14 <SUBGRF_SetPacketParams>
            break;
 800b5a8:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800b5aa:	7bfb      	ldrb	r3, [r7, #15]
 800b5ac:	2b01      	cmp	r3, #1
 800b5ae:	d112      	bne.n	800b5d6 <RadioSetTxConfig+0x216>
 800b5b0:	4b18      	ldr	r3, [pc, #96]	; (800b614 <RadioSetTxConfig+0x254>)
 800b5b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5b6:	2b06      	cmp	r3, #6
 800b5b8:	d10d      	bne.n	800b5d6 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 800b5ba:	f640 0089 	movw	r0, #2185	; 0x889
 800b5be:	f001 fd91 	bl	800d0e4 <SUBGRF_ReadRegister>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	f023 0304 	bic.w	r3, r3, #4
 800b5c8:	b2db      	uxtb	r3, r3
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	f640 0089 	movw	r0, #2185	; 0x889
 800b5d0:	f001 fd74 	bl	800d0bc <SUBGRF_WriteRegister>
 800b5d4:	e00c      	b.n	800b5f0 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800b5d6:	f640 0089 	movw	r0, #2185	; 0x889
 800b5da:	f001 fd83 	bl	800d0e4 <SUBGRF_ReadRegister>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	f043 0304 	orr.w	r3, r3, #4
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	f640 0089 	movw	r0, #2185	; 0x889
 800b5ec:	f001 fd66 	bl	800d0bc <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800b5f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	f001 fe05 	bl	800d204 <SUBGRF_SetRfTxPower>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	4b05      	ldr	r3, [pc, #20]	; (800b614 <RadioSetTxConfig+0x254>)
 800b600:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800b604:	4a03      	ldr	r2, [pc, #12]	; (800b614 <RadioSetTxConfig+0x254>)
 800b606:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b608:	6053      	str	r3, [r2, #4]
}
 800b60a:	bf00      	nop
 800b60c:	3718      	adds	r7, #24
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	200008f4 	.word	0x200008f4
 800b618:	2000092c 	.word	0x2000092c
 800b61c:	20000902 	.word	0x20000902
 800b620:	08010390 	.word	0x08010390
 800b624:	08010d20 	.word	0x08010d20
 800b628:	20000018 	.word	0x20000018

0800b62c <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 800b62c:	b480      	push	{r7}
 800b62e:	b083      	sub	sp, #12
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
    return true;
 800b634:	2301      	movs	r3, #1
}
 800b636:	4618      	mov	r0, r3
 800b638:	370c      	adds	r7, #12
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bc80      	pop	{r7}
 800b63e:	4770      	bx	lr

0800b640 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800b640:	b480      	push	{r7}
 800b642:	b085      	sub	sp, #20
 800b644:	af00      	add	r7, sp, #0
 800b646:	4603      	mov	r3, r0
 800b648:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 800b64a:	2300      	movs	r3, #0
 800b64c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800b64e:	79fb      	ldrb	r3, [r7, #7]
 800b650:	2b0a      	cmp	r3, #10
 800b652:	d83e      	bhi.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
 800b654:	a201      	add	r2, pc, #4	; (adr r2, 800b65c <RadioGetLoRaBandwidthInHz+0x1c>)
 800b656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b65a:	bf00      	nop
 800b65c:	0800b689 	.word	0x0800b689
 800b660:	0800b699 	.word	0x0800b699
 800b664:	0800b6a9 	.word	0x0800b6a9
 800b668:	0800b6b9 	.word	0x0800b6b9
 800b66c:	0800b6c1 	.word	0x0800b6c1
 800b670:	0800b6c7 	.word	0x0800b6c7
 800b674:	0800b6cd 	.word	0x0800b6cd
 800b678:	0800b6d3 	.word	0x0800b6d3
 800b67c:	0800b691 	.word	0x0800b691
 800b680:	0800b6a1 	.word	0x0800b6a1
 800b684:	0800b6b1 	.word	0x0800b6b1
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 800b688:	f641 6384 	movw	r3, #7812	; 0x1e84
 800b68c:	60fb      	str	r3, [r7, #12]
        break;
 800b68e:	e020      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800b690:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800b694:	60fb      	str	r3, [r7, #12]
        break;
 800b696:	e01c      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 800b698:	f643 5309 	movw	r3, #15625	; 0x3d09
 800b69c:	60fb      	str	r3, [r7, #12]
        break;
 800b69e:	e018      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800b6a0:	f245 1361 	movw	r3, #20833	; 0x5161
 800b6a4:	60fb      	str	r3, [r7, #12]
        break;
 800b6a6:	e014      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 800b6a8:	f647 2312 	movw	r3, #31250	; 0x7a12
 800b6ac:	60fb      	str	r3, [r7, #12]
        break;
 800b6ae:	e010      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800b6b0:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800b6b4:	60fb      	str	r3, [r7, #12]
        break;
 800b6b6:	e00c      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 800b6b8:	f24f 4324 	movw	r3, #62500	; 0xf424
 800b6bc:	60fb      	str	r3, [r7, #12]
        break;
 800b6be:	e008      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800b6c0:	4b07      	ldr	r3, [pc, #28]	; (800b6e0 <RadioGetLoRaBandwidthInHz+0xa0>)
 800b6c2:	60fb      	str	r3, [r7, #12]
        break;
 800b6c4:	e005      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800b6c6:	4b07      	ldr	r3, [pc, #28]	; (800b6e4 <RadioGetLoRaBandwidthInHz+0xa4>)
 800b6c8:	60fb      	str	r3, [r7, #12]
        break;
 800b6ca:	e002      	b.n	800b6d2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 800b6cc:	4b06      	ldr	r3, [pc, #24]	; (800b6e8 <RadioGetLoRaBandwidthInHz+0xa8>)
 800b6ce:	60fb      	str	r3, [r7, #12]
        break;
 800b6d0:	bf00      	nop
    }

    return bandwidthInHz;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3714      	adds	r7, #20
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bc80      	pop	{r7}
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop
 800b6e0:	0001e848 	.word	0x0001e848
 800b6e4:	0003d090 	.word	0x0003d090
 800b6e8:	0007a120 	.word	0x0007a120

0800b6ec <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	4611      	mov	r1, r2
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	70fb      	strb	r3, [r7, #3]
 800b6fe:	460b      	mov	r3, r1
 800b700:	803b      	strh	r3, [r7, #0]
 800b702:	4613      	mov	r3, r2
 800b704:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800b706:	883b      	ldrh	r3, [r7, #0]
 800b708:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800b70a:	78ba      	ldrb	r2, [r7, #2]
 800b70c:	f082 0201 	eor.w	r2, r2, #1
 800b710:	b2d2      	uxtb	r2, r2
 800b712:	2a00      	cmp	r2, #0
 800b714:	d001      	beq.n	800b71a <RadioGetGfskTimeOnAirNumerator+0x2e>
 800b716:	2208      	movs	r2, #8
 800b718:	e000      	b.n	800b71c <RadioGetGfskTimeOnAirNumerator+0x30>
 800b71a:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 800b71c:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800b71e:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800b722:	7c3b      	ldrb	r3, [r7, #16]
 800b724:	7d39      	ldrb	r1, [r7, #20]
 800b726:	2900      	cmp	r1, #0
 800b728:	d001      	beq.n	800b72e <RadioGetGfskTimeOnAirNumerator+0x42>
 800b72a:	2102      	movs	r1, #2
 800b72c:	e000      	b.n	800b730 <RadioGetGfskTimeOnAirNumerator+0x44>
 800b72e:	2100      	movs	r1, #0
 800b730:	440b      	add	r3, r1
 800b732:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800b734:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800b736:	4618      	mov	r0, r3
 800b738:	370c      	adds	r7, #12
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bc80      	pop	{r7}
 800b73e:	4770      	bx	lr

0800b740 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800b740:	b480      	push	{r7}
 800b742:	b08b      	sub	sp, #44	; 0x2c
 800b744:	af00      	add	r7, sp, #0
 800b746:	60f8      	str	r0, [r7, #12]
 800b748:	60b9      	str	r1, [r7, #8]
 800b74a:	4611      	mov	r1, r2
 800b74c:	461a      	mov	r2, r3
 800b74e:	460b      	mov	r3, r1
 800b750:	71fb      	strb	r3, [r7, #7]
 800b752:	4613      	mov	r3, r2
 800b754:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800b756:	79fb      	ldrb	r3, [r7, #7]
 800b758:	3304      	adds	r3, #4
 800b75a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 800b75c:	2300      	movs	r3, #0
 800b75e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	2b05      	cmp	r3, #5
 800b766:	d002      	beq.n	800b76e <RadioGetLoRaTimeOnAirNumerator+0x2e>
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	2b06      	cmp	r3, #6
 800b76c:	d104      	bne.n	800b778 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800b76e:	88bb      	ldrh	r3, [r7, #4]
 800b770:	2b0b      	cmp	r3, #11
 800b772:	d801      	bhi.n	800b778 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800b774:	230c      	movs	r3, #12
 800b776:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d105      	bne.n	800b78a <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	2b0b      	cmp	r3, #11
 800b782:	d008      	beq.n	800b796 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	2b0c      	cmp	r3, #12
 800b788:	d005      	beq.n	800b796 <RadioGetLoRaTimeOnAirNumerator+0x56>
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d105      	bne.n	800b79c <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	2b0c      	cmp	r3, #12
 800b794:	d102      	bne.n	800b79c <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800b796:	2301      	movs	r3, #1
 800b798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b79c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800b7a0:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800b7a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b7a6:	2a00      	cmp	r2, #0
 800b7a8:	d001      	beq.n	800b7ae <RadioGetLoRaTimeOnAirNumerator+0x6e>
 800b7aa:	2210      	movs	r2, #16
 800b7ac:	e000      	b.n	800b7b0 <RadioGetLoRaTimeOnAirNumerator+0x70>
 800b7ae:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b7b0:	4413      	add	r3, r2
 800b7b2:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 800b7b8:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 800b7ba:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800b7be:	2a00      	cmp	r2, #0
 800b7c0:	d001      	beq.n	800b7c6 <RadioGetLoRaTimeOnAirNumerator+0x86>
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	e000      	b.n	800b7c8 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800b7c6:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 800b7c8:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800b7ca:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	2b06      	cmp	r3, #6
 800b7d0:	d803      	bhi.n	800b7da <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	009b      	lsls	r3, r3, #2
 800b7d6:	623b      	str	r3, [r7, #32]
 800b7d8:	e00e      	b.n	800b7f8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 800b7da:	69fb      	ldr	r3, [r7, #28]
 800b7dc:	3308      	adds	r3, #8
 800b7de:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800b7e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d004      	beq.n	800b7f2 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	3b02      	subs	r3, #2
 800b7ec:	009b      	lsls	r3, r3, #2
 800b7ee:	623b      	str	r3, [r7, #32]
 800b7f0:	e002      	b.n	800b7f8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	da01      	bge.n	800b802 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800b7fe:	2300      	movs	r3, #0
 800b800:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800b802:	69fa      	ldr	r2, [r7, #28]
 800b804:	6a3b      	ldr	r3, [r7, #32]
 800b806:	4413      	add	r3, r2
 800b808:	1e5a      	subs	r2, r3, #1
 800b80a:	6a3b      	ldr	r3, [r7, #32]
 800b80c:	fb92 f3f3 	sdiv	r3, r2, r3
 800b810:	697a      	ldr	r2, [r7, #20]
 800b812:	fb03 f202 	mul.w	r2, r3, r2
 800b816:	88bb      	ldrh	r3, [r7, #4]
 800b818:	4413      	add	r3, r2
    int32_t intermediate =
 800b81a:	330c      	adds	r3, #12
 800b81c:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800b81e:	68bb      	ldr	r3, [r7, #8]
 800b820:	2b06      	cmp	r3, #6
 800b822:	d802      	bhi.n	800b82a <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	3302      	adds	r3, #2
 800b828:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800b82a:	69bb      	ldr	r3, [r7, #24]
 800b82c:	009b      	lsls	r3, r3, #2
 800b82e:	1c5a      	adds	r2, r3, #1
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	3b02      	subs	r3, #2
 800b834:	fa02 f303 	lsl.w	r3, r2, r3
}
 800b838:	4618      	mov	r0, r3
 800b83a:	372c      	adds	r7, #44	; 0x2c
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bc80      	pop	{r7}
 800b840:	4770      	bx	lr
	...

0800b844 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b08a      	sub	sp, #40	; 0x28
 800b848:	af04      	add	r7, sp, #16
 800b84a:	60b9      	str	r1, [r7, #8]
 800b84c:	607a      	str	r2, [r7, #4]
 800b84e:	461a      	mov	r2, r3
 800b850:	4603      	mov	r3, r0
 800b852:	73fb      	strb	r3, [r7, #15]
 800b854:	4613      	mov	r3, r2
 800b856:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 800b858:	2300      	movs	r3, #0
 800b85a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 800b85c:	2301      	movs	r3, #1
 800b85e:	613b      	str	r3, [r7, #16]

    switch( modem )
 800b860:	7bfb      	ldrb	r3, [r7, #15]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d002      	beq.n	800b86c <RadioTimeOnAir+0x28>
 800b866:	2b01      	cmp	r3, #1
 800b868:	d017      	beq.n	800b89a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 800b86a:	e035      	b.n	800b8d8 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 800b86c:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800b870:	8c3a      	ldrh	r2, [r7, #32]
 800b872:	7bb9      	ldrb	r1, [r7, #14]
 800b874:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b878:	9301      	str	r3, [sp, #4]
 800b87a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b87e:	9300      	str	r3, [sp, #0]
 800b880:	4603      	mov	r3, r0
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f7ff ff32 	bl	800b6ec <RadioGetGfskTimeOnAirNumerator>
 800b888:	4603      	mov	r3, r0
 800b88a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b88e:	fb02 f303 	mul.w	r3, r2, r3
 800b892:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	613b      	str	r3, [r7, #16]
        break;
 800b898:	e01e      	b.n	800b8d8 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 800b89a:	8c39      	ldrh	r1, [r7, #32]
 800b89c:	7bba      	ldrb	r2, [r7, #14]
 800b89e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b8a2:	9302      	str	r3, [sp, #8]
 800b8a4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b8a8:	9301      	str	r3, [sp, #4]
 800b8aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	460b      	mov	r3, r1
 800b8b2:	6879      	ldr	r1, [r7, #4]
 800b8b4:	68b8      	ldr	r0, [r7, #8]
 800b8b6:	f7ff ff43 	bl	800b740 <RadioGetLoRaTimeOnAirNumerator>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b8c0:	fb02 f303 	mul.w	r3, r2, r3
 800b8c4:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800b8c6:	4a0a      	ldr	r2, [pc, #40]	; (800b8f0 <RadioTimeOnAir+0xac>)
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	781b      	ldrb	r3, [r3, #0]
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7ff feb6 	bl	800b640 <RadioGetLoRaBandwidthInHz>
 800b8d4:	6138      	str	r0, [r7, #16]
        break;
 800b8d6:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 800b8d8:	697a      	ldr	r2, [r7, #20]
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	4413      	add	r3, r2
 800b8de:	1e5a      	subs	r2, r3, #1
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3718      	adds	r7, #24
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	08010d20 	.word	0x08010d20

0800b8f4 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b08c      	sub	sp, #48	; 0x30
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800b900:	2300      	movs	r3, #0
 800b902:	2200      	movs	r2, #0
 800b904:	f240 2101 	movw	r1, #513	; 0x201
 800b908:	f240 2001 	movw	r0, #513	; 0x201
 800b90c:	f001 f876 	bl	800c9fc <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800b910:	4b57      	ldr	r3, [pc, #348]	; (800ba70 <RadioSend+0x17c>)
 800b912:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800b916:	2101      	movs	r1, #1
 800b918:	4618      	mov	r0, r3
 800b91a:	f001 fc4b 	bl	800d1b4 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 800b91e:	4b54      	ldr	r3, [pc, #336]	; (800ba70 <RadioSend+0x17c>)
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	2b03      	cmp	r3, #3
 800b924:	f200 8095 	bhi.w	800ba52 <RadioSend+0x15e>
 800b928:	a201      	add	r2, pc, #4	; (adr r2, 800b930 <RadioSend+0x3c>)
 800b92a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b92e:	bf00      	nop
 800b930:	0800b95b 	.word	0x0800b95b
 800b934:	0800b941 	.word	0x0800b941
 800b938:	0800b975 	.word	0x0800b975
 800b93c:	0800b995 	.word	0x0800b995
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800b940:	4a4b      	ldr	r2, [pc, #300]	; (800ba70 <RadioSend+0x17c>)
 800b942:	78fb      	ldrb	r3, [r7, #3]
 800b944:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b946:	484b      	ldr	r0, [pc, #300]	; (800ba74 <RadioSend+0x180>)
 800b948:	f001 fa64 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800b94c:	78fb      	ldrb	r3, [r7, #3]
 800b94e:	2200      	movs	r2, #0
 800b950:	4619      	mov	r1, r3
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 fd50 	bl	800c3f8 <SUBGRF_SendPayload>
            break;
 800b958:	e07c      	b.n	800ba54 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800b95a:	4a45      	ldr	r2, [pc, #276]	; (800ba70 <RadioSend+0x17c>)
 800b95c:	78fb      	ldrb	r3, [r7, #3]
 800b95e:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b960:	4844      	ldr	r0, [pc, #272]	; (800ba74 <RadioSend+0x180>)
 800b962:	f001 fa57 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800b966:	78fb      	ldrb	r3, [r7, #3]
 800b968:	2200      	movs	r2, #0
 800b96a:	4619      	mov	r1, r3
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f000 fd43 	bl	800c3f8 <SUBGRF_SendPayload>
            break;
 800b972:	e06f      	b.n	800ba54 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800b974:	4b3e      	ldr	r3, [pc, #248]	; (800ba70 <RadioSend+0x17c>)
 800b976:	2202      	movs	r2, #2
 800b978:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 800b97a:	4a3d      	ldr	r2, [pc, #244]	; (800ba70 <RadioSend+0x17c>)
 800b97c:	78fb      	ldrb	r3, [r7, #3]
 800b97e:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b980:	483c      	ldr	r0, [pc, #240]	; (800ba74 <RadioSend+0x180>)
 800b982:	f001 fa47 	bl	800ce14 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 800b986:	78fb      	ldrb	r3, [r7, #3]
 800b988:	2200      	movs	r2, #0
 800b98a:	4619      	mov	r1, r3
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 fd33 	bl	800c3f8 <SUBGRF_SendPayload>
            break;
 800b992:	e05f      	b.n	800ba54 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 800b994:	2300      	movs	r3, #0
 800b996:	60bb      	str	r3, [r7, #8]
 800b998:	f107 030c 	add.w	r3, r7, #12
 800b99c:	221f      	movs	r2, #31
 800b99e:	2100      	movs	r1, #0
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f003 f921 	bl	800ebe8 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 800b9a6:	78fa      	ldrb	r2, [r7, #3]
 800b9a8:	f107 0308 	add.w	r3, r7, #8
 800b9ac:	6879      	ldr	r1, [r7, #4]
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f000 fc0f 	bl	800c1d2 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800b9b4:	4b2e      	ldr	r3, [pc, #184]	; (800ba70 <RadioSend+0x17c>)
 800b9b6:	2202      	movs	r2, #2
 800b9b8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 800b9ba:	78fb      	ldrb	r3, [r7, #3]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	b2da      	uxtb	r2, r3
 800b9c0:	4b2b      	ldr	r3, [pc, #172]	; (800ba70 <RadioSend+0x17c>)
 800b9c2:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800b9c4:	482b      	ldr	r0, [pc, #172]	; (800ba74 <RadioSend+0x180>)
 800b9c6:	f001 fa25 	bl	800ce14 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 800b9ca:	4b29      	ldr	r3, [pc, #164]	; (800ba70 <RadioSend+0x17c>)
 800b9cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9ce:	2b64      	cmp	r3, #100	; 0x64
 800b9d0:	d110      	bne.n	800b9f4 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800b9d2:	2100      	movs	r1, #0
 800b9d4:	20f1      	movs	r0, #241	; 0xf1
 800b9d6:	f000 f930 	bl	800bc3a <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800b9da:	2100      	movs	r1, #0
 800b9dc:	20f0      	movs	r0, #240	; 0xf0
 800b9de:	f000 f92c 	bl	800bc3a <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 800b9e2:	2170      	movs	r1, #112	; 0x70
 800b9e4:	20f3      	movs	r0, #243	; 0xf3
 800b9e6:	f000 f928 	bl	800bc3a <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 800b9ea:	211d      	movs	r1, #29
 800b9ec:	20f2      	movs	r0, #242	; 0xf2
 800b9ee:	f000 f924 	bl	800bc3a <RadioWrite>
 800b9f2:	e00f      	b.n	800ba14 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	20f1      	movs	r0, #241	; 0xf1
 800b9f8:	f000 f91f 	bl	800bc3a <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 800b9fc:	2100      	movs	r1, #0
 800b9fe:	20f0      	movs	r0, #240	; 0xf0
 800ba00:	f000 f91b 	bl	800bc3a <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 800ba04:	21e1      	movs	r1, #225	; 0xe1
 800ba06:	20f3      	movs	r0, #243	; 0xf3
 800ba08:	f000 f917 	bl	800bc3a <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 800ba0c:	2104      	movs	r1, #4
 800ba0e:	20f2      	movs	r0, #242	; 0xf2
 800ba10:	f000 f913 	bl	800bc3a <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 800ba14:	78fb      	ldrb	r3, [r7, #3]
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	00db      	lsls	r3, r3, #3
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	3302      	adds	r3, #2
 800ba1e:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800ba20:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ba22:	0a1b      	lsrs	r3, r3, #8
 800ba24:	b29b      	uxth	r3, r3
 800ba26:	b2db      	uxtb	r3, r3
 800ba28:	4619      	mov	r1, r3
 800ba2a:	20f4      	movs	r0, #244	; 0xf4
 800ba2c:	f000 f905 	bl	800bc3a <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 800ba30:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ba32:	b2db      	uxtb	r3, r3
 800ba34:	4619      	mov	r1, r3
 800ba36:	20f5      	movs	r0, #245	; 0xf5
 800ba38:	f000 f8ff 	bl	800bc3a <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 800ba3c:	78fb      	ldrb	r3, [r7, #3]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	b2d9      	uxtb	r1, r3
 800ba42:	f107 0308 	add.w	r3, r7, #8
 800ba46:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f000 fcd4 	bl	800c3f8 <SUBGRF_SendPayload>
            break;
 800ba50:	e000      	b.n	800ba54 <RadioSend+0x160>
        }
        default:
            break;
 800ba52:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800ba54:	4b06      	ldr	r3, [pc, #24]	; (800ba70 <RadioSend+0x17c>)
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	4619      	mov	r1, r3
 800ba5a:	4807      	ldr	r0, [pc, #28]	; (800ba78 <RadioSend+0x184>)
 800ba5c:	f002 fb38 	bl	800e0d0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800ba60:	4805      	ldr	r0, [pc, #20]	; (800ba78 <RadioSend+0x184>)
 800ba62:	f002 fa57 	bl	800df14 <UTIL_TIMER_Start>
}
 800ba66:	bf00      	nop
 800ba68:	3730      	adds	r7, #48	; 0x30
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}
 800ba6e:	bf00      	nop
 800ba70:	200008f4 	.word	0x200008f4
 800ba74:	20000902 	.word	0x20000902
 800ba78:	2000094c 	.word	0x2000094c

0800ba7c <RadioSleep>:

static void RadioSleep( void )
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b082      	sub	sp, #8
 800ba80:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800ba82:	2300      	movs	r3, #0
 800ba84:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800ba86:	793b      	ldrb	r3, [r7, #4]
 800ba88:	f043 0304 	orr.w	r3, r3, #4
 800ba8c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 800ba8e:	7938      	ldrb	r0, [r7, #4]
 800ba90:	f000 fd8e 	bl	800c5b0 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 800ba94:	2002      	movs	r0, #2
 800ba96:	f7f8 fdd6 	bl	8004646 <HAL_Delay>
}
 800ba9a:	bf00      	nop
 800ba9c:	3708      	adds	r7, #8
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}

0800baa2 <RadioStandby>:

static void RadioStandby( void )
{
 800baa2:	b580      	push	{r7, lr}
 800baa4:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 800baa6:	2000      	movs	r0, #0
 800baa8:	f000 fdb6 	bl	800c618 <SUBGRF_SetStandby>
}
 800baac:	bf00      	nop
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b082      	sub	sp, #8
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800bab8:	2300      	movs	r3, #0
 800baba:	2200      	movs	r2, #0
 800babc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800bac0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800bac4:	f000 ff9a 	bl	800c9fc <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d006      	beq.n	800badc <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 800bace:	6879      	ldr	r1, [r7, #4]
 800bad0:	480f      	ldr	r0, [pc, #60]	; (800bb10 <RadioRx+0x60>)
 800bad2:	f002 fafd 	bl	800e0d0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800bad6:	480e      	ldr	r0, [pc, #56]	; (800bb10 <RadioRx+0x60>)
 800bad8:	f002 fa1c 	bl	800df14 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800badc:	4b0d      	ldr	r3, [pc, #52]	; (800bb14 <RadioRx+0x64>)
 800bade:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800bae2:	2100      	movs	r1, #0
 800bae4:	4618      	mov	r0, r3
 800bae6:	f001 fb65 	bl	800d1b4 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 800baea:	4b0a      	ldr	r3, [pc, #40]	; (800bb14 <RadioRx+0x64>)
 800baec:	785b      	ldrb	r3, [r3, #1]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d004      	beq.n	800bafc <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800baf2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800baf6:	f000 fdcf 	bl	800c698 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 800bafa:	e005      	b.n	800bb08 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800bafc:	4b05      	ldr	r3, [pc, #20]	; (800bb14 <RadioRx+0x64>)
 800bafe:	689b      	ldr	r3, [r3, #8]
 800bb00:	019b      	lsls	r3, r3, #6
 800bb02:	4618      	mov	r0, r3
 800bb04:	f000 fdc8 	bl	800c698 <SUBGRF_SetRx>
}
 800bb08:	bf00      	nop
 800bb0a:	3708      	adds	r7, #8
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	20000964 	.word	0x20000964
 800bb14:	200008f4 	.word	0x200008f4

0800bb18 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 800bb20:	2300      	movs	r3, #0
 800bb22:	2200      	movs	r2, #0
 800bb24:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800bb28:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800bb2c:	f000 ff66 	bl	800c9fc <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d006      	beq.n	800bb44 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 800bb36:	6879      	ldr	r1, [r7, #4]
 800bb38:	480f      	ldr	r0, [pc, #60]	; (800bb78 <RadioRxBoosted+0x60>)
 800bb3a:	f002 fac9 	bl	800e0d0 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 800bb3e:	480e      	ldr	r0, [pc, #56]	; (800bb78 <RadioRxBoosted+0x60>)
 800bb40:	f002 f9e8 	bl	800df14 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800bb44:	4b0d      	ldr	r3, [pc, #52]	; (800bb7c <RadioRxBoosted+0x64>)
 800bb46:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f001 fb31 	bl	800d1b4 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800bb52:	4b0a      	ldr	r3, [pc, #40]	; (800bb7c <RadioRxBoosted+0x64>)
 800bb54:	785b      	ldrb	r3, [r3, #1]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d004      	beq.n	800bb64 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 800bb5a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800bb5e:	f000 fdbd 	bl	800c6dc <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 800bb62:	e005      	b.n	800bb70 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800bb64:	4b05      	ldr	r3, [pc, #20]	; (800bb7c <RadioRxBoosted+0x64>)
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	019b      	lsls	r3, r3, #6
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 fdb6 	bl	800c6dc <SUBGRF_SetRxBoosted>
}
 800bb70:	bf00      	nop
 800bb72:	3708      	adds	r7, #8
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}
 800bb78:	20000964 	.word	0x20000964
 800bb7c:	200008f4 	.word	0x200008f4

0800bb80 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b082      	sub	sp, #8
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 800bb8a:	4b07      	ldr	r3, [pc, #28]	; (800bba8 <RadioSetRxDutyCycle+0x28>)
 800bb8c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800bb90:	2100      	movs	r1, #0
 800bb92:	4618      	mov	r0, r3
 800bb94:	f001 fb0e 	bl	800d1b4 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800bb98:	6839      	ldr	r1, [r7, #0]
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f000 fdc4 	bl	800c728 <SUBGRF_SetRxDutyCycle>
}
 800bba0:	bf00      	nop
 800bba2:	3708      	adds	r7, #8
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}
 800bba8:	200008f4 	.word	0x200008f4

0800bbac <RadioStartCad>:

static void RadioStartCad( void )
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800bbb8:	f44f 70c0 	mov.w	r0, #384	; 0x180
 800bbbc:	f000 ff1e 	bl	800c9fc <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 800bbc0:	f000 fde0 	bl	800c784 <SUBGRF_SetCad>
}
 800bbc4:	bf00      	nop
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b084      	sub	sp, #16
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	70fb      	strb	r3, [r7, #3]
 800bbd4:	4613      	mov	r3, r2
 800bbd6:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 800bbd8:	883b      	ldrh	r3, [r7, #0]
 800bbda:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bbde:	fb02 f303 	mul.w	r3, r2, r3
 800bbe2:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 ff69 	bl	800cabc <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 800bbea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f001 fb08 	bl	800d204 <SUBGRF_SetRfTxPower>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 800bbf8:	7afb      	ldrb	r3, [r7, #11]
 800bbfa:	2101      	movs	r1, #1
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f001 fad9 	bl	800d1b4 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800bc02:	f000 fdd1 	bl	800c7a8 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800bc06:	68f9      	ldr	r1, [r7, #12]
 800bc08:	4804      	ldr	r0, [pc, #16]	; (800bc1c <RadioSetTxContinuousWave+0x54>)
 800bc0a:	f002 fa61 	bl	800e0d0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 800bc0e:	4803      	ldr	r0, [pc, #12]	; (800bc1c <RadioSetTxContinuousWave+0x54>)
 800bc10:	f002 f980 	bl	800df14 <UTIL_TIMER_Start>
}
 800bc14:	bf00      	nop
 800bc16:	3710      	adds	r7, #16
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}
 800bc1c:	2000094c 	.word	0x2000094c

0800bc20 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b082      	sub	sp, #8
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	4603      	mov	r3, r0
 800bc28:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 800bc2a:	f001 f9ad 	bl	800cf88 <SUBGRF_GetRssiInst>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	b21b      	sxth	r3, r3
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3708      	adds	r7, #8
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b082      	sub	sp, #8
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	4603      	mov	r3, r0
 800bc42:	460a      	mov	r2, r1
 800bc44:	80fb      	strh	r3, [r7, #6]
 800bc46:	4613      	mov	r3, r2
 800bc48:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 800bc4a:	797a      	ldrb	r2, [r7, #5]
 800bc4c:	88fb      	ldrh	r3, [r7, #6]
 800bc4e:	4611      	mov	r1, r2
 800bc50:	4618      	mov	r0, r3
 800bc52:	f001 fa33 	bl	800d0bc <SUBGRF_WriteRegister>
}
 800bc56:	bf00      	nop
 800bc58:	3708      	adds	r7, #8
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}

0800bc5e <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 800bc5e:	b580      	push	{r7, lr}
 800bc60:	b082      	sub	sp, #8
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	4603      	mov	r3, r0
 800bc66:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 800bc68:	88fb      	ldrh	r3, [r7, #6]
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f001 fa3a 	bl	800d0e4 <SUBGRF_ReadRegister>
 800bc70:	4603      	mov	r3, r0
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3708      	adds	r7, #8
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}

0800bc7a <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800bc7a:	b580      	push	{r7, lr}
 800bc7c:	b082      	sub	sp, #8
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	4603      	mov	r3, r0
 800bc82:	6039      	str	r1, [r7, #0]
 800bc84:	80fb      	strh	r3, [r7, #6]
 800bc86:	4613      	mov	r3, r2
 800bc88:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 800bc8a:	797b      	ldrb	r3, [r7, #5]
 800bc8c:	b29a      	uxth	r2, r3
 800bc8e:	88fb      	ldrh	r3, [r7, #6]
 800bc90:	6839      	ldr	r1, [r7, #0]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f001 fa3a 	bl	800d10c <SUBGRF_WriteRegisters>
}
 800bc98:	bf00      	nop
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	4603      	mov	r3, r0
 800bca8:	6039      	str	r1, [r7, #0]
 800bcaa:	80fb      	strh	r3, [r7, #6]
 800bcac:	4613      	mov	r3, r2
 800bcae:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 800bcb0:	797b      	ldrb	r3, [r7, #5]
 800bcb2:	b29a      	uxth	r2, r3
 800bcb4:	88fb      	ldrh	r3, [r7, #6]
 800bcb6:	6839      	ldr	r1, [r7, #0]
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f001 fa3b 	bl	800d134 <SUBGRF_ReadRegisters>
}
 800bcbe:	bf00      	nop
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
	...

0800bcc8 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b082      	sub	sp, #8
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	4603      	mov	r3, r0
 800bcd0:	460a      	mov	r2, r1
 800bcd2:	71fb      	strb	r3, [r7, #7]
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 800bcd8:	79fb      	ldrb	r3, [r7, #7]
 800bcda:	2b01      	cmp	r3, #1
 800bcdc:	d10a      	bne.n	800bcf4 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800bcde:	4a0e      	ldr	r2, [pc, #56]	; (800bd18 <RadioSetMaxPayloadLength+0x50>)
 800bce0:	79bb      	ldrb	r3, [r7, #6]
 800bce2:	7013      	strb	r3, [r2, #0]
 800bce4:	4b0c      	ldr	r3, [pc, #48]	; (800bd18 <RadioSetMaxPayloadLength+0x50>)
 800bce6:	781a      	ldrb	r2, [r3, #0]
 800bce8:	4b0c      	ldr	r3, [pc, #48]	; (800bd1c <RadioSetMaxPayloadLength+0x54>)
 800bcea:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800bcec:	480c      	ldr	r0, [pc, #48]	; (800bd20 <RadioSetMaxPayloadLength+0x58>)
 800bcee:	f001 f891 	bl	800ce14 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 800bcf2:	e00d      	b.n	800bd10 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800bcf4:	4b09      	ldr	r3, [pc, #36]	; (800bd1c <RadioSetMaxPayloadLength+0x54>)
 800bcf6:	7d5b      	ldrb	r3, [r3, #21]
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d109      	bne.n	800bd10 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800bcfc:	4a06      	ldr	r2, [pc, #24]	; (800bd18 <RadioSetMaxPayloadLength+0x50>)
 800bcfe:	79bb      	ldrb	r3, [r7, #6]
 800bd00:	7013      	strb	r3, [r2, #0]
 800bd02:	4b05      	ldr	r3, [pc, #20]	; (800bd18 <RadioSetMaxPayloadLength+0x50>)
 800bd04:	781a      	ldrb	r2, [r3, #0]
 800bd06:	4b05      	ldr	r3, [pc, #20]	; (800bd1c <RadioSetMaxPayloadLength+0x54>)
 800bd08:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800bd0a:	4805      	ldr	r0, [pc, #20]	; (800bd20 <RadioSetMaxPayloadLength+0x58>)
 800bd0c:	f001 f882 	bl	800ce14 <SUBGRF_SetPacketParams>
}
 800bd10:	bf00      	nop
 800bd12:	3708      	adds	r7, #8
 800bd14:	46bd      	mov	sp, r7
 800bd16:	bd80      	pop	{r7, pc}
 800bd18:	20000018 	.word	0x20000018
 800bd1c:	200008f4 	.word	0x200008f4
 800bd20:	20000902 	.word	0x20000902

0800bd24 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b082      	sub	sp, #8
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 800bd2e:	4a13      	ldr	r2, [pc, #76]	; (800bd7c <RadioSetPublicNetwork+0x58>)
 800bd30:	79fb      	ldrb	r3, [r7, #7]
 800bd32:	7313      	strb	r3, [r2, #12]
 800bd34:	4b11      	ldr	r3, [pc, #68]	; (800bd7c <RadioSetPublicNetwork+0x58>)
 800bd36:	7b1a      	ldrb	r2, [r3, #12]
 800bd38:	4b10      	ldr	r3, [pc, #64]	; (800bd7c <RadioSetPublicNetwork+0x58>)
 800bd3a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 800bd3c:	2001      	movs	r0, #1
 800bd3e:	f7ff f87b 	bl	800ae38 <RadioSetModem>
    if( enable == true )
 800bd42:	79fb      	ldrb	r3, [r7, #7]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d00a      	beq.n	800bd5e <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800bd48:	2134      	movs	r1, #52	; 0x34
 800bd4a:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800bd4e:	f001 f9b5 	bl	800d0bc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 800bd52:	2144      	movs	r1, #68	; 0x44
 800bd54:	f240 7041 	movw	r0, #1857	; 0x741
 800bd58:	f001 f9b0 	bl	800d0bc <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 800bd5c:	e009      	b.n	800bd72 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 800bd5e:	2114      	movs	r1, #20
 800bd60:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 800bd64:	f001 f9aa 	bl	800d0bc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800bd68:	2124      	movs	r1, #36	; 0x24
 800bd6a:	f240 7041 	movw	r0, #1857	; 0x741
 800bd6e:	f001 f9a5 	bl	800d0bc <SUBGRF_WriteRegister>
}
 800bd72:	bf00      	nop
 800bd74:	3708      	adds	r7, #8
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	200008f4 	.word	0x200008f4

0800bd80 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800bd84:	f001 fa72 	bl	800d26c <SUBGRF_GetRadioWakeUpTime>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	3303      	adds	r3, #3
}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b082      	sub	sp, #8
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800bd98:	4b08      	ldr	r3, [pc, #32]	; (800bdbc <RadioOnTxTimeoutIrq+0x2c>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d008      	beq.n	800bdb2 <RadioOnTxTimeoutIrq+0x22>
 800bda0:	4b06      	ldr	r3, [pc, #24]	; (800bdbc <RadioOnTxTimeoutIrq+0x2c>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d003      	beq.n	800bdb2 <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 800bdaa:	4b04      	ldr	r3, [pc, #16]	; (800bdbc <RadioOnTxTimeoutIrq+0x2c>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	4798      	blx	r3
    }
}
 800bdb2:	bf00      	nop
 800bdb4:	3708      	adds	r7, #8
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	200008f0 	.word	0x200008f0

0800bdc0 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b082      	sub	sp, #8
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800bdc8:	4b08      	ldr	r3, [pc, #32]	; (800bdec <RadioOnRxTimeoutIrq+0x2c>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d008      	beq.n	800bde2 <RadioOnRxTimeoutIrq+0x22>
 800bdd0:	4b06      	ldr	r3, [pc, #24]	; (800bdec <RadioOnRxTimeoutIrq+0x2c>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	68db      	ldr	r3, [r3, #12]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d003      	beq.n	800bde2 <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 800bdda:	4b04      	ldr	r3, [pc, #16]	; (800bdec <RadioOnRxTimeoutIrq+0x2c>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	68db      	ldr	r3, [r3, #12]
 800bde0:	4798      	blx	r3
    }
}
 800bde2:	bf00      	nop
 800bde4:	3708      	adds	r7, #8
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
 800bdea:	bf00      	nop
 800bdec:	200008f0 	.word	0x200008f0

0800bdf0 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b082      	sub	sp, #8
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 800bdfa:	4a05      	ldr	r2, [pc, #20]	; (800be10 <RadioOnDioIrq+0x20>)
 800bdfc:	88fb      	ldrh	r3, [r7, #6]
 800bdfe:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 800be02:	f000 f807 	bl	800be14 <RadioIrqProcess>
}
 800be06:	bf00      	nop
 800be08:	3708      	adds	r7, #8
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}
 800be0e:	bf00      	nop
 800be10:	200008f4 	.word	0x200008f4

0800be14 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800be14:	b590      	push	{r4, r7, lr}
 800be16:	b083      	sub	sp, #12
 800be18:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 800be1a:	4bae      	ldr	r3, [pc, #696]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800be1c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800be20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be24:	f000 810f 	beq.w	800c046 <RadioIrqProcess+0x232>
 800be28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be2c:	f300 8185 	bgt.w	800c13a <RadioIrqProcess+0x326>
 800be30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be34:	f000 80f3 	beq.w	800c01e <RadioIrqProcess+0x20a>
 800be38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be3c:	f300 817d 	bgt.w	800c13a <RadioIrqProcess+0x326>
 800be40:	2b80      	cmp	r3, #128	; 0x80
 800be42:	f000 80d8 	beq.w	800bff6 <RadioIrqProcess+0x1e2>
 800be46:	2b80      	cmp	r3, #128	; 0x80
 800be48:	f300 8177 	bgt.w	800c13a <RadioIrqProcess+0x326>
 800be4c:	2b20      	cmp	r3, #32
 800be4e:	dc49      	bgt.n	800bee4 <RadioIrqProcess+0xd0>
 800be50:	2b00      	cmp	r3, #0
 800be52:	f340 8172 	ble.w	800c13a <RadioIrqProcess+0x326>
 800be56:	3b01      	subs	r3, #1
 800be58:	2b1f      	cmp	r3, #31
 800be5a:	f200 816e 	bhi.w	800c13a <RadioIrqProcess+0x326>
 800be5e:	a201      	add	r2, pc, #4	; (adr r2, 800be64 <RadioIrqProcess+0x50>)
 800be60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be64:	0800beeb 	.word	0x0800beeb
 800be68:	0800bf17 	.word	0x0800bf17
 800be6c:	0800c13b 	.word	0x0800c13b
 800be70:	0800c0ab 	.word	0x0800c0ab
 800be74:	0800c13b 	.word	0x0800c13b
 800be78:	0800c13b 	.word	0x0800c13b
 800be7c:	0800c13b 	.word	0x0800c13b
 800be80:	0800c0b9 	.word	0x0800c0b9
 800be84:	0800c13b 	.word	0x0800c13b
 800be88:	0800c13b 	.word	0x0800c13b
 800be8c:	0800c13b 	.word	0x0800c13b
 800be90:	0800c13b 	.word	0x0800c13b
 800be94:	0800c13b 	.word	0x0800c13b
 800be98:	0800c13b 	.word	0x0800c13b
 800be9c:	0800c13b 	.word	0x0800c13b
 800bea0:	0800c0c7 	.word	0x0800c0c7
 800bea4:	0800c13b 	.word	0x0800c13b
 800bea8:	0800c13b 	.word	0x0800c13b
 800beac:	0800c13b 	.word	0x0800c13b
 800beb0:	0800c13b 	.word	0x0800c13b
 800beb4:	0800c13b 	.word	0x0800c13b
 800beb8:	0800c13b 	.word	0x0800c13b
 800bebc:	0800c13b 	.word	0x0800c13b
 800bec0:	0800c13b 	.word	0x0800c13b
 800bec4:	0800c13b 	.word	0x0800c13b
 800bec8:	0800c13b 	.word	0x0800c13b
 800becc:	0800c13b 	.word	0x0800c13b
 800bed0:	0800c13b 	.word	0x0800c13b
 800bed4:	0800c13b 	.word	0x0800c13b
 800bed8:	0800c13b 	.word	0x0800c13b
 800bedc:	0800c13b 	.word	0x0800c13b
 800bee0:	0800c0f9 	.word	0x0800c0f9
 800bee4:	2b40      	cmp	r3, #64	; 0x40
 800bee6:	d06c      	beq.n	800bfc2 <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 800bee8:	e127      	b.n	800c13a <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 800beea:	487b      	ldr	r0, [pc, #492]	; (800c0d8 <RadioIrqProcess+0x2c4>)
 800beec:	f002 f880 	bl	800dff0 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 800bef0:	2000      	movs	r0, #0
 800bef2:	f000 fb91 	bl	800c618 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800bef6:	4b79      	ldr	r3, [pc, #484]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	2b00      	cmp	r3, #0
 800befc:	f000 811f 	beq.w	800c13e <RadioIrqProcess+0x32a>
 800bf00:	4b76      	ldr	r3, [pc, #472]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	f000 8119 	beq.w	800c13e <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 800bf0c:	4b73      	ldr	r3, [pc, #460]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	4798      	blx	r3
    break;
 800bf14:	e113      	b.n	800c13e <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 800bf16:	4872      	ldr	r0, [pc, #456]	; (800c0e0 <RadioIrqProcess+0x2cc>)
 800bf18:	f002 f86a 	bl	800dff0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800bf1c:	4b6d      	ldr	r3, [pc, #436]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bf1e:	785b      	ldrb	r3, [r3, #1]
 800bf20:	f083 0301 	eor.w	r3, r3, #1
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d014      	beq.n	800bf54 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 800bf2a:	2000      	movs	r0, #0
 800bf2c:	f000 fb74 	bl	800c618 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 800bf30:	2100      	movs	r1, #0
 800bf32:	f640 1002 	movw	r0, #2306	; 0x902
 800bf36:	f001 f8c1 	bl	800d0bc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 800bf3a:	f640 1044 	movw	r0, #2372	; 0x944
 800bf3e:	f001 f8d1 	bl	800d0e4 <SUBGRF_ReadRegister>
 800bf42:	4603      	mov	r3, r0
 800bf44:	f043 0302 	orr.w	r3, r3, #2
 800bf48:	b2db      	uxtb	r3, r3
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	f640 1044 	movw	r0, #2372	; 0x944
 800bf50:	f001 f8b4 	bl	800d0bc <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 800bf54:	1dfb      	adds	r3, r7, #7
 800bf56:	22ff      	movs	r2, #255	; 0xff
 800bf58:	4619      	mov	r1, r3
 800bf5a:	4862      	ldr	r0, [pc, #392]	; (800c0e4 <RadioIrqProcess+0x2d0>)
 800bf5c:	f000 fa2a 	bl	800c3b4 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 800bf60:	4861      	ldr	r0, [pc, #388]	; (800c0e8 <RadioIrqProcess+0x2d4>)
 800bf62:	f001 f857 	bl	800d014 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800bf66:	4b5d      	ldr	r3, [pc, #372]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d027      	beq.n	800bfbe <RadioIrqProcess+0x1aa>
 800bf6e:	4b5b      	ldr	r3, [pc, #364]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	689b      	ldr	r3, [r3, #8]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d022      	beq.n	800bfbe <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 800bf78:	4b56      	ldr	r3, [pc, #344]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bf7a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d10e      	bne.n	800bfa0 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800bf82:	4b56      	ldr	r3, [pc, #344]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	689c      	ldr	r4, [r3, #8]
 800bf88:	79fb      	ldrb	r3, [r7, #7]
 800bf8a:	b299      	uxth	r1, r3
 800bf8c:	4b51      	ldr	r3, [pc, #324]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bf8e:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800bf92:	b21a      	sxth	r2, r3
 800bf94:	4b4f      	ldr	r3, [pc, #316]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bf96:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 800bf9a:	4852      	ldr	r0, [pc, #328]	; (800c0e4 <RadioIrqProcess+0x2d0>)
 800bf9c:	47a0      	blx	r4
        break;
 800bf9e:	e00f      	b.n	800bfc0 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 800bfa0:	4b4e      	ldr	r3, [pc, #312]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	689c      	ldr	r4, [r3, #8]
 800bfa6:	79fb      	ldrb	r3, [r7, #7]
 800bfa8:	b299      	uxth	r1, r3
 800bfaa:	4b4a      	ldr	r3, [pc, #296]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bfac:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 800bfb0:	b21a      	sxth	r2, r3
 800bfb2:	4b48      	ldr	r3, [pc, #288]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb6:	b25b      	sxtb	r3, r3
 800bfb8:	484a      	ldr	r0, [pc, #296]	; (800c0e4 <RadioIrqProcess+0x2d0>)
 800bfba:	47a0      	blx	r4
        break;
 800bfbc:	e000      	b.n	800bfc0 <RadioIrqProcess+0x1ac>
    }
 800bfbe:	bf00      	nop
    break;
 800bfc0:	e0c8      	b.n	800c154 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 800bfc2:	4b44      	ldr	r3, [pc, #272]	; (800c0d4 <RadioIrqProcess+0x2c0>)
 800bfc4:	785b      	ldrb	r3, [r3, #1]
 800bfc6:	f083 0301 	eor.w	r3, r3, #1
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 800bfd0:	2000      	movs	r0, #0
 800bfd2:	f000 fb21 	bl	800c618 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800bfd6:	4b41      	ldr	r3, [pc, #260]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	f000 80b1 	beq.w	800c142 <RadioIrqProcess+0x32e>
 800bfe0:	4b3e      	ldr	r3, [pc, #248]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	691b      	ldr	r3, [r3, #16]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	f000 80ab 	beq.w	800c142 <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 800bfec:	4b3b      	ldr	r3, [pc, #236]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	691b      	ldr	r3, [r3, #16]
 800bff2:	4798      	blx	r3
    break;
 800bff4:	e0a5      	b.n	800c142 <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 800bff6:	2000      	movs	r0, #0
 800bff8:	f000 fb0e 	bl	800c618 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800bffc:	4b37      	ldr	r3, [pc, #220]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	f000 80a0 	beq.w	800c146 <RadioIrqProcess+0x332>
 800c006:	4b35      	ldr	r3, [pc, #212]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	699b      	ldr	r3, [r3, #24]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	f000 809a 	beq.w	800c146 <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 800c012:	4b32      	ldr	r3, [pc, #200]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	699b      	ldr	r3, [r3, #24]
 800c018:	2000      	movs	r0, #0
 800c01a:	4798      	blx	r3
    break;
 800c01c:	e093      	b.n	800c146 <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 800c01e:	2000      	movs	r0, #0
 800c020:	f000 fafa 	bl	800c618 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800c024:	4b2d      	ldr	r3, [pc, #180]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f000 808e 	beq.w	800c14a <RadioIrqProcess+0x336>
 800c02e:	4b2b      	ldr	r3, [pc, #172]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	699b      	ldr	r3, [r3, #24]
 800c034:	2b00      	cmp	r3, #0
 800c036:	f000 8088 	beq.w	800c14a <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 800c03a:	4b28      	ldr	r3, [pc, #160]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	699b      	ldr	r3, [r3, #24]
 800c040:	2001      	movs	r0, #1
 800c042:	4798      	blx	r3
    break;
 800c044:	e081      	b.n	800c14a <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800c046:	f000 f99b 	bl	800c380 <SUBGRF_GetOperatingMode>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b04      	cmp	r3, #4
 800c04e:	d113      	bne.n	800c078 <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 800c050:	4821      	ldr	r0, [pc, #132]	; (800c0d8 <RadioIrqProcess+0x2c4>)
 800c052:	f001 ffcd 	bl	800dff0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800c056:	2000      	movs	r0, #0
 800c058:	f000 fade 	bl	800c618 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800c05c:	4b1f      	ldr	r3, [pc, #124]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d074      	beq.n	800c14e <RadioIrqProcess+0x33a>
 800c064:	4b1d      	ldr	r3, [pc, #116]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	685b      	ldr	r3, [r3, #4]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d06f      	beq.n	800c14e <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 800c06e:	4b1b      	ldr	r3, [pc, #108]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	4798      	blx	r3
    break;
 800c076:	e06a      	b.n	800c14e <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800c078:	f000 f982 	bl	800c380 <SUBGRF_GetOperatingMode>
 800c07c:	4603      	mov	r3, r0
 800c07e:	2b05      	cmp	r3, #5
 800c080:	d165      	bne.n	800c14e <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 800c082:	4817      	ldr	r0, [pc, #92]	; (800c0e0 <RadioIrqProcess+0x2cc>)
 800c084:	f001 ffb4 	bl	800dff0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800c088:	2000      	movs	r0, #0
 800c08a:	f000 fac5 	bl	800c618 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800c08e:	4b13      	ldr	r3, [pc, #76]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d05b      	beq.n	800c14e <RadioIrqProcess+0x33a>
 800c096:	4b11      	ldr	r3, [pc, #68]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	68db      	ldr	r3, [r3, #12]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d056      	beq.n	800c14e <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 800c0a0:	4b0e      	ldr	r3, [pc, #56]	; (800c0dc <RadioIrqProcess+0x2c8>)
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	68db      	ldr	r3, [r3, #12]
 800c0a6:	4798      	blx	r3
    break;
 800c0a8:	e051      	b.n	800c14e <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 800c0aa:	4b10      	ldr	r3, [pc, #64]	; (800c0ec <RadioIrqProcess+0x2d8>)
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	2100      	movs	r1, #0
 800c0b0:	2002      	movs	r0, #2
 800c0b2:	f001 f9c1 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800c0b6:	e04d      	b.n	800c154 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 800c0b8:	4b0d      	ldr	r3, [pc, #52]	; (800c0f0 <RadioIrqProcess+0x2dc>)
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	2100      	movs	r1, #0
 800c0be:	2002      	movs	r0, #2
 800c0c0:	f001 f9ba 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800c0c4:	e046      	b.n	800c154 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800c0c6:	4b0b      	ldr	r3, [pc, #44]	; (800c0f4 <RadioIrqProcess+0x2e0>)
 800c0c8:	2201      	movs	r2, #1
 800c0ca:	2100      	movs	r1, #0
 800c0cc:	2002      	movs	r0, #2
 800c0ce:	f001 f9b3 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800c0d2:	e03f      	b.n	800c154 <RadioIrqProcess+0x340>
 800c0d4:	200008f4 	.word	0x200008f4
 800c0d8:	2000094c 	.word	0x2000094c
 800c0dc:	200008f0 	.word	0x200008f0
 800c0e0:	20000964 	.word	0x20000964
 800c0e4:	200007f0 	.word	0x200007f0
 800c0e8:	20000918 	.word	0x20000918
 800c0ec:	08010398 	.word	0x08010398
 800c0f0:	080103a4 	.word	0x080103a4
 800c0f4:	080103b0 	.word	0x080103b0
    TimerStop( &RxTimeoutTimer );
 800c0f8:	4818      	ldr	r0, [pc, #96]	; (800c15c <RadioIrqProcess+0x348>)
 800c0fa:	f001 ff79 	bl	800dff0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800c0fe:	4b18      	ldr	r3, [pc, #96]	; (800c160 <RadioIrqProcess+0x34c>)
 800c100:	785b      	ldrb	r3, [r3, #1]
 800c102:	f083 0301 	eor.w	r3, r3, #1
 800c106:	b2db      	uxtb	r3, r3
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d002      	beq.n	800c112 <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 800c10c:	2000      	movs	r0, #0
 800c10e:	f000 fa83 	bl	800c618 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800c112:	4b14      	ldr	r3, [pc, #80]	; (800c164 <RadioIrqProcess+0x350>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d01b      	beq.n	800c152 <RadioIrqProcess+0x33e>
 800c11a:	4b12      	ldr	r3, [pc, #72]	; (800c164 <RadioIrqProcess+0x350>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	68db      	ldr	r3, [r3, #12]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d016      	beq.n	800c152 <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 800c124:	4b0f      	ldr	r3, [pc, #60]	; (800c164 <RadioIrqProcess+0x350>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	68db      	ldr	r3, [r3, #12]
 800c12a:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 800c12c:	4b0e      	ldr	r3, [pc, #56]	; (800c168 <RadioIrqProcess+0x354>)
 800c12e:	2201      	movs	r2, #1
 800c130:	2100      	movs	r1, #0
 800c132:	2002      	movs	r0, #2
 800c134:	f001 f980 	bl	800d438 <UTIL_ADV_TRACE_COND_FSend>
    break;
 800c138:	e00b      	b.n	800c152 <RadioIrqProcess+0x33e>
    break;
 800c13a:	bf00      	nop
 800c13c:	e00a      	b.n	800c154 <RadioIrqProcess+0x340>
    break;
 800c13e:	bf00      	nop
 800c140:	e008      	b.n	800c154 <RadioIrqProcess+0x340>
    break;
 800c142:	bf00      	nop
 800c144:	e006      	b.n	800c154 <RadioIrqProcess+0x340>
    break;
 800c146:	bf00      	nop
 800c148:	e004      	b.n	800c154 <RadioIrqProcess+0x340>
    break;
 800c14a:	bf00      	nop
 800c14c:	e002      	b.n	800c154 <RadioIrqProcess+0x340>
    break;
 800c14e:	bf00      	nop
 800c150:	e000      	b.n	800c154 <RadioIrqProcess+0x340>
    break;
 800c152:	bf00      	nop

  }
}
 800c154:	bf00      	nop
 800c156:	370c      	adds	r7, #12
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd90      	pop	{r4, r7, pc}
 800c15c:	20000964 	.word	0x20000964
 800c160:	200008f4 	.word	0x200008f4
 800c164:	200008f0 	.word	0x200008f0
 800c168:	080103bc 	.word	0x080103bc

0800c16c <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800c170:	4b09      	ldr	r3, [pc, #36]	; (800c198 <RadioTxPrbs+0x2c>)
 800c172:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800c176:	2101      	movs	r1, #1
 800c178:	4618      	mov	r0, r3
 800c17a:	f001 f81b 	bl	800d1b4 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 800c17e:	4b07      	ldr	r3, [pc, #28]	; (800c19c <RadioTxPrbs+0x30>)
 800c180:	212d      	movs	r1, #45	; 0x2d
 800c182:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800c186:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 800c188:	f000 fb1a 	bl	800c7c0 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 800c18c:	4804      	ldr	r0, [pc, #16]	; (800c1a0 <RadioTxPrbs+0x34>)
 800c18e:	f000 fa61 	bl	800c654 <SUBGRF_SetTx>
}
 800c192:	bf00      	nop
 800c194:	bd80      	pop	{r7, pc}
 800c196:	bf00      	nop
 800c198:	200008f4 	.word	0x200008f4
 800c19c:	0800bc3b 	.word	0x0800bc3b
 800c1a0:	000fffff 	.word	0x000fffff

0800c1a4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b084      	sub	sp, #16
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800c1ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f001 f826 	bl	800d204 <SUBGRF_SetRfTxPower>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 800c1bc:	7bfb      	ldrb	r3, [r7, #15]
 800c1be:	2101      	movs	r1, #1
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f000 fff7 	bl	800d1b4 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 800c1c6:	f000 faef 	bl	800c7a8 <SUBGRF_SetTxContinuousWave>
}
 800c1ca:	bf00      	nop
 800c1cc:	3710      	adds	r7, #16
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}

0800c1d2 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800c1d2:	b480      	push	{r7}
 800c1d4:	b089      	sub	sp, #36	; 0x24
 800c1d6:	af00      	add	r7, sp, #0
 800c1d8:	60f8      	str	r0, [r7, #12]
 800c1da:	60b9      	str	r1, [r7, #8]
 800c1dc:	4613      	mov	r3, r2
 800c1de:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	61bb      	str	r3, [r7, #24]
 800c1ec:	e011      	b.n	800c212 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800c1ee:	69bb      	ldr	r3, [r7, #24]
 800c1f0:	68ba      	ldr	r2, [r7, #8]
 800c1f2:	4413      	add	r3, r2
 800c1f4:	781a      	ldrb	r2, [r3, #0]
 800c1f6:	69bb      	ldr	r3, [r7, #24]
 800c1f8:	68b9      	ldr	r1, [r7, #8]
 800c1fa:	440b      	add	r3, r1
 800c1fc:	43d2      	mvns	r2, r2
 800c1fe:	b2d2      	uxtb	r2, r2
 800c200:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	68fa      	ldr	r2, [r7, #12]
 800c206:	4413      	add	r3, r2
 800c208:	2200      	movs	r2, #0
 800c20a:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 800c20c:	69bb      	ldr	r3, [r7, #24]
 800c20e:	3301      	adds	r3, #1
 800c210:	61bb      	str	r3, [r7, #24]
 800c212:	79fb      	ldrb	r3, [r7, #7]
 800c214:	69ba      	ldr	r2, [r7, #24]
 800c216:	429a      	cmp	r2, r3
 800c218:	dbe9      	blt.n	800c1ee <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 800c21a:	2300      	movs	r3, #0
 800c21c:	61bb      	str	r3, [r7, #24]
 800c21e:	e049      	b.n	800c2b4 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	425a      	negs	r2, r3
 800c224:	f003 0307 	and.w	r3, r3, #7
 800c228:	f002 0207 	and.w	r2, r2, #7
 800c22c:	bf58      	it	pl
 800c22e:	4253      	negpl	r3, r2
 800c230:	b2db      	uxtb	r3, r3
 800c232:	f1c3 0307 	rsb	r3, r3, #7
 800c236:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 800c238:	69bb      	ldr	r3, [r7, #24]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	da00      	bge.n	800c240 <payload_integration+0x6e>
 800c23e:	3307      	adds	r3, #7
 800c240:	10db      	asrs	r3, r3, #3
 800c242:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 800c244:	69bb      	ldr	r3, [r7, #24]
 800c246:	3301      	adds	r3, #1
 800c248:	425a      	negs	r2, r3
 800c24a:	f003 0307 	and.w	r3, r3, #7
 800c24e:	f002 0207 	and.w	r2, r2, #7
 800c252:	bf58      	it	pl
 800c254:	4253      	negpl	r3, r2
 800c256:	b2db      	uxtb	r3, r3
 800c258:	f1c3 0307 	rsb	r3, r3, #7
 800c25c:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 800c25e:	69bb      	ldr	r3, [r7, #24]
 800c260:	3301      	adds	r3, #1
 800c262:	2b00      	cmp	r3, #0
 800c264:	da00      	bge.n	800c268 <payload_integration+0x96>
 800c266:	3307      	adds	r3, #7
 800c268:	10db      	asrs	r3, r3, #3
 800c26a:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 800c26c:	7dbb      	ldrb	r3, [r7, #22]
 800c26e:	68ba      	ldr	r2, [r7, #8]
 800c270:	4413      	add	r3, r2
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	461a      	mov	r2, r3
 800c276:	7dfb      	ldrb	r3, [r7, #23]
 800c278:	fa42 f303 	asr.w	r3, r2, r3
 800c27c:	b2db      	uxtb	r3, r3
 800c27e:	f003 0301 	and.w	r3, r3, #1
 800c282:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 800c284:	7ffa      	ldrb	r2, [r7, #31]
 800c286:	7cfb      	ldrb	r3, [r7, #19]
 800c288:	4053      	eors	r3, r2
 800c28a:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 800c28c:	7d3b      	ldrb	r3, [r7, #20]
 800c28e:	68fa      	ldr	r2, [r7, #12]
 800c290:	4413      	add	r3, r2
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	b25a      	sxtb	r2, r3
 800c296:	7ff9      	ldrb	r1, [r7, #31]
 800c298:	7d7b      	ldrb	r3, [r7, #21]
 800c29a:	fa01 f303 	lsl.w	r3, r1, r3
 800c29e:	b25b      	sxtb	r3, r3
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	b259      	sxtb	r1, r3
 800c2a4:	7d3b      	ldrb	r3, [r7, #20]
 800c2a6:	68fa      	ldr	r2, [r7, #12]
 800c2a8:	4413      	add	r3, r2
 800c2aa:	b2ca      	uxtb	r2, r1
 800c2ac:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 800c2ae:	69bb      	ldr	r3, [r7, #24]
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	61bb      	str	r3, [r7, #24]
 800c2b4:	79fb      	ldrb	r3, [r7, #7]
 800c2b6:	00db      	lsls	r3, r3, #3
 800c2b8:	69ba      	ldr	r2, [r7, #24]
 800c2ba:	429a      	cmp	r2, r3
 800c2bc:	dbb0      	blt.n	800c220 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 800c2be:	7ffb      	ldrb	r3, [r7, #31]
 800c2c0:	01db      	lsls	r3, r3, #7
 800c2c2:	b25a      	sxtb	r2, r3
 800c2c4:	7ffb      	ldrb	r3, [r7, #31]
 800c2c6:	019b      	lsls	r3, r3, #6
 800c2c8:	b25b      	sxtb	r3, r3
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	b25b      	sxtb	r3, r3
 800c2ce:	7ffa      	ldrb	r2, [r7, #31]
 800c2d0:	2a00      	cmp	r2, #0
 800c2d2:	d101      	bne.n	800c2d8 <payload_integration+0x106>
 800c2d4:	2220      	movs	r2, #32
 800c2d6:	e000      	b.n	800c2da <payload_integration+0x108>
 800c2d8:	2200      	movs	r2, #0
 800c2da:	4313      	orrs	r3, r2
 800c2dc:	b259      	sxtb	r1, r3
 800c2de:	79fb      	ldrb	r3, [r7, #7]
 800c2e0:	68fa      	ldr	r2, [r7, #12]
 800c2e2:	4413      	add	r3, r2
 800c2e4:	b2ca      	uxtb	r2, r1
 800c2e6:	701a      	strb	r2, [r3, #0]
}
 800c2e8:	bf00      	nop
 800c2ea:	3724      	adds	r7, #36	; 0x24
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bc80      	pop	{r7}
 800c2f0:	4770      	bx	lr
	...

0800c2f4 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b084      	sub	sp, #16
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d002      	beq.n	800c308 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800c302:	4a1c      	ldr	r2, [pc, #112]	; (800c374 <SUBGRF_Init+0x80>)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800c308:	2002      	movs	r0, #2
 800c30a:	f001 f847 	bl	800d39c <Radio_SMPS_Set>

    RADIO_INIT();
 800c30e:	f7f8 f86d 	bl	80043ec <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800c312:	4b19      	ldr	r3, [pc, #100]	; (800c378 <SUBGRF_Init+0x84>)
 800c314:	2200      	movs	r2, #0
 800c316:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800c318:	2000      	movs	r0, #0
 800c31a:	f000 f97d 	bl	800c618 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800c31e:	f7f8 fe49 	bl	8004fb4 <RBI_IsTCXO>
 800c322:	4603      	mov	r3, r0
 800c324:	2b01      	cmp	r3, #1
 800c326:	d112      	bne.n	800c34e <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 800c328:	f7f8 fe3d 	bl	8004fa6 <RBI_GetWakeUpTime>
 800c32c:	4603      	mov	r3, r0
 800c32e:	019b      	lsls	r3, r3, #6
 800c330:	4619      	mov	r1, r3
 800c332:	2001      	movs	r0, #1
 800c334:	f000 fb9e 	bl	800ca74 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800c338:	2100      	movs	r1, #0
 800c33a:	f640 1011 	movw	r0, #2321	; 0x911
 800c33e:	f000 febd 	bl	800d0bc <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800c342:	237f      	movs	r3, #127	; 0x7f
 800c344:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800c346:	7b38      	ldrb	r0, [r7, #12]
 800c348:	f000 faa4 	bl	800c894 <SUBGRF_Calibrate>
 800c34c:	e009      	b.n	800c362 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800c34e:	2120      	movs	r1, #32
 800c350:	f640 1011 	movw	r0, #2321	; 0x911
 800c354:	f000 feb2 	bl	800d0bc <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800c358:	2120      	movs	r1, #32
 800c35a:	f640 1012 	movw	r0, #2322	; 0x912
 800c35e:	f000 fead 	bl	800d0bc <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800c362:	f7f8 fe04 	bl	8004f6e <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800c366:	4b05      	ldr	r3, [pc, #20]	; (800c37c <SUBGRF_Init+0x88>)
 800c368:	2201      	movs	r2, #1
 800c36a:	701a      	strb	r2, [r3, #0]
}
 800c36c:	bf00      	nop
 800c36e:	3710      	adds	r7, #16
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}
 800c374:	20000988 	.word	0x20000988
 800c378:	20000984 	.word	0x20000984
 800c37c:	2000097c 	.word	0x2000097c

0800c380 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800c380:	b480      	push	{r7}
 800c382:	af00      	add	r7, sp, #0
    return OperatingMode;
 800c384:	4b02      	ldr	r3, [pc, #8]	; (800c390 <SUBGRF_GetOperatingMode+0x10>)
 800c386:	781b      	ldrb	r3, [r3, #0]
}
 800c388:	4618      	mov	r0, r3
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bc80      	pop	{r7}
 800c38e:	4770      	bx	lr
 800c390:	2000097c 	.word	0x2000097c

0800c394 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b082      	sub	sp, #8
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	460b      	mov	r3, r1
 800c39e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800c3a0:	78fb      	ldrb	r3, [r7, #3]
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	6879      	ldr	r1, [r7, #4]
 800c3a6:	2000      	movs	r0, #0
 800c3a8:	f000 fed8 	bl	800d15c <SUBGRF_WriteBuffer>
}
 800c3ac:	bf00      	nop
 800c3ae:	3708      	adds	r7, #8
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}

0800c3b4 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b086      	sub	sp, #24
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	60b9      	str	r1, [r7, #8]
 800c3be:	4613      	mov	r3, r2
 800c3c0:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800c3c6:	f107 0317 	add.w	r3, r7, #23
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	68b8      	ldr	r0, [r7, #8]
 800c3ce:	f000 fdf3 	bl	800cfb8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	79fa      	ldrb	r2, [r7, #7]
 800c3d8:	429a      	cmp	r2, r3
 800c3da:	d201      	bcs.n	800c3e0 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800c3dc:	2301      	movs	r3, #1
 800c3de:	e007      	b.n	800c3f0 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800c3e0:	7df8      	ldrb	r0, [r7, #23]
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	68f9      	ldr	r1, [r7, #12]
 800c3ea:	f000 fecd 	bl	800d188 <SUBGRF_ReadBuffer>
    return 0;
 800c3ee:	2300      	movs	r3, #0
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3718      	adds	r7, #24
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}

0800c3f8 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b084      	sub	sp, #16
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	60f8      	str	r0, [r7, #12]
 800c400:	460b      	mov	r3, r1
 800c402:	607a      	str	r2, [r7, #4]
 800c404:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800c406:	7afb      	ldrb	r3, [r7, #11]
 800c408:	4619      	mov	r1, r3
 800c40a:	68f8      	ldr	r0, [r7, #12]
 800c40c:	f7ff ffc2 	bl	800c394 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f000 f91f 	bl	800c654 <SUBGRF_SetTx>
}
 800c416:	bf00      	nop
 800c418:	3710      	adds	r7, #16
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800c41e:	b580      	push	{r7, lr}
 800c420:	b082      	sub	sp, #8
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800c426:	2208      	movs	r2, #8
 800c428:	6879      	ldr	r1, [r7, #4]
 800c42a:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800c42e:	f000 fe6d 	bl	800d10c <SUBGRF_WriteRegisters>
    return 0;
 800c432:	2300      	movs	r3, #0
}
 800c434:	4618      	mov	r0, r3
 800c436:	3708      	adds	r7, #8
 800c438:	46bd      	mov	sp, r7
 800c43a:	bd80      	pop	{r7, pc}

0800c43c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b084      	sub	sp, #16
 800c440:	af00      	add	r7, sp, #0
 800c442:	4603      	mov	r3, r0
 800c444:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800c446:	88fb      	ldrh	r3, [r7, #6]
 800c448:	0a1b      	lsrs	r3, r3, #8
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	b2db      	uxtb	r3, r3
 800c44e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800c450:	88fb      	ldrh	r3, [r7, #6]
 800c452:	b2db      	uxtb	r3, r3
 800c454:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800c456:	f000 fb97 	bl	800cb88 <SUBGRF_GetPacketType>
 800c45a:	4603      	mov	r3, r0
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d108      	bne.n	800c472 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800c460:	f107 030c 	add.w	r3, r7, #12
 800c464:	2202      	movs	r2, #2
 800c466:	4619      	mov	r1, r3
 800c468:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800c46c:	f000 fe4e 	bl	800d10c <SUBGRF_WriteRegisters>
            break;
 800c470:	e000      	b.n	800c474 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800c472:	bf00      	nop
    }
}
 800c474:	bf00      	nop
 800c476:	3710      	adds	r7, #16
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	4603      	mov	r3, r0
 800c484:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800c486:	88fb      	ldrh	r3, [r7, #6]
 800c488:	0a1b      	lsrs	r3, r3, #8
 800c48a:	b29b      	uxth	r3, r3
 800c48c:	b2db      	uxtb	r3, r3
 800c48e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800c490:	88fb      	ldrh	r3, [r7, #6]
 800c492:	b2db      	uxtb	r3, r3
 800c494:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800c496:	f000 fb77 	bl	800cb88 <SUBGRF_GetPacketType>
 800c49a:	4603      	mov	r3, r0
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d108      	bne.n	800c4b2 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800c4a0:	f107 030c 	add.w	r3, r7, #12
 800c4a4:	2202      	movs	r2, #2
 800c4a6:	4619      	mov	r1, r3
 800c4a8:	f240 60be 	movw	r0, #1726	; 0x6be
 800c4ac:	f000 fe2e 	bl	800d10c <SUBGRF_WriteRegisters>
            break;
 800c4b0:	e000      	b.n	800c4b4 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800c4b2:	bf00      	nop
    }
}
 800c4b4:	bf00      	nop
 800c4b6:	3710      	adds	r7, #16
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}

0800c4bc <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b084      	sub	sp, #16
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800c4ca:	f000 fb5d 	bl	800cb88 <SUBGRF_GetPacketType>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d121      	bne.n	800c518 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800c4d4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800c4d8:	f000 fe04 	bl	800d0e4 <SUBGRF_ReadRegister>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	f023 0301 	bic.w	r3, r3, #1
 800c4e2:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800c4e4:	88fb      	ldrh	r3, [r7, #6]
 800c4e6:	0a1b      	lsrs	r3, r3, #8
 800c4e8:	b29b      	uxth	r3, r3
 800c4ea:	b25b      	sxtb	r3, r3
 800c4ec:	f003 0301 	and.w	r3, r3, #1
 800c4f0:	b25a      	sxtb	r2, r3
 800c4f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	b25b      	sxtb	r3, r3
 800c4fa:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800c4fc:	7bfb      	ldrb	r3, [r7, #15]
 800c4fe:	4619      	mov	r1, r3
 800c500:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800c504:	f000 fdda 	bl	800d0bc <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800c508:	88fb      	ldrh	r3, [r7, #6]
 800c50a:	b2db      	uxtb	r3, r3
 800c50c:	4619      	mov	r1, r3
 800c50e:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800c512:	f000 fdd3 	bl	800d0bc <SUBGRF_WriteRegister>
            break;
 800c516:	e000      	b.n	800c51a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800c518:	bf00      	nop
    }
}
 800c51a:	bf00      	nop
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}

0800c522 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800c522:	b580      	push	{r7, lr}
 800c524:	b082      	sub	sp, #8
 800c526:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800c528:	2300      	movs	r3, #0
 800c52a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800c52c:	2300      	movs	r3, #0
 800c52e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800c530:	2300      	movs	r3, #0
 800c532:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800c534:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800c538:	f000 fdd4 	bl	800d0e4 <SUBGRF_ReadRegister>
 800c53c:	4603      	mov	r3, r0
 800c53e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800c540:	79fb      	ldrb	r3, [r7, #7]
 800c542:	f023 0301 	bic.w	r3, r3, #1
 800c546:	b2db      	uxtb	r3, r3
 800c548:	4619      	mov	r1, r3
 800c54a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800c54e:	f000 fdb5 	bl	800d0bc <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800c552:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800c556:	f000 fdc5 	bl	800d0e4 <SUBGRF_ReadRegister>
 800c55a:	4603      	mov	r3, r0
 800c55c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800c55e:	79bb      	ldrb	r3, [r7, #6]
 800c560:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c564:	b2db      	uxtb	r3, r3
 800c566:	4619      	mov	r1, r3
 800c568:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800c56c:	f000 fda6 	bl	800d0bc <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800c570:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800c574:	f000 f890 	bl	800c698 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800c578:	463b      	mov	r3, r7
 800c57a:	2204      	movs	r2, #4
 800c57c:	4619      	mov	r1, r3
 800c57e:	f640 0019 	movw	r0, #2073	; 0x819
 800c582:	f000 fdd7 	bl	800d134 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800c586:	2000      	movs	r0, #0
 800c588:	f000 f846 	bl	800c618 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800c58c:	79fb      	ldrb	r3, [r7, #7]
 800c58e:	4619      	mov	r1, r3
 800c590:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800c594:	f000 fd92 	bl	800d0bc <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800c598:	79bb      	ldrb	r3, [r7, #6]
 800c59a:	4619      	mov	r1, r3
 800c59c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800c5a0:	f000 fd8c 	bl	800d0bc <SUBGRF_WriteRegister>

    return number;
 800c5a4:	683b      	ldr	r3, [r7, #0]
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3708      	adds	r7, #8
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}
	...

0800c5b0 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b084      	sub	sp, #16
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800c5b8:	2000      	movs	r0, #0
 800c5ba:	f7f8 fcdf 	bl	8004f7c <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800c5be:	2002      	movs	r0, #2
 800c5c0:	f000 feec 	bl	800d39c <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800c5c4:	793b      	ldrb	r3, [r7, #4]
 800c5c6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c5ca:	b2db      	uxtb	r3, r3
 800c5cc:	009b      	lsls	r3, r3, #2
 800c5ce:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800c5d0:	793b      	ldrb	r3, [r7, #4]
 800c5d2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800c5da:	b25b      	sxtb	r3, r3
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800c5e0:	793b      	ldrb	r3, [r7, #4]
 800c5e2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c5e6:	b2db      	uxtb	r3, r3
 800c5e8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800c5ea:	4313      	orrs	r3, r2
 800c5ec:	b25b      	sxtb	r3, r3
 800c5ee:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800c5f0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800c5f2:	f107 020f 	add.w	r2, r7, #15
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	2184      	movs	r1, #132	; 0x84
 800c5fa:	4805      	ldr	r0, [pc, #20]	; (800c610 <SUBGRF_SetSleep+0x60>)
 800c5fc:	f7fb fe86 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800c600:	4b04      	ldr	r3, [pc, #16]	; (800c614 <SUBGRF_SetSleep+0x64>)
 800c602:	2200      	movs	r2, #0
 800c604:	701a      	strb	r2, [r3, #0]
}
 800c606:	bf00      	nop
 800c608:	3710      	adds	r7, #16
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	200006d8 	.word	0x200006d8
 800c614:	2000097c 	.word	0x2000097c

0800c618 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b082      	sub	sp, #8
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	4603      	mov	r3, r0
 800c620:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800c622:	1dfa      	adds	r2, r7, #7
 800c624:	2301      	movs	r3, #1
 800c626:	2180      	movs	r1, #128	; 0x80
 800c628:	4808      	ldr	r0, [pc, #32]	; (800c64c <SUBGRF_SetStandby+0x34>)
 800c62a:	f7fb fe6f 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800c62e:	79fb      	ldrb	r3, [r7, #7]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d103      	bne.n	800c63c <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800c634:	4b06      	ldr	r3, [pc, #24]	; (800c650 <SUBGRF_SetStandby+0x38>)
 800c636:	2201      	movs	r2, #1
 800c638:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800c63a:	e002      	b.n	800c642 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800c63c:	4b04      	ldr	r3, [pc, #16]	; (800c650 <SUBGRF_SetStandby+0x38>)
 800c63e:	2202      	movs	r2, #2
 800c640:	701a      	strb	r2, [r3, #0]
}
 800c642:	bf00      	nop
 800c644:	3708      	adds	r7, #8
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
 800c64a:	bf00      	nop
 800c64c:	200006d8 	.word	0x200006d8
 800c650:	2000097c 	.word	0x2000097c

0800c654 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800c65c:	4b0c      	ldr	r3, [pc, #48]	; (800c690 <SUBGRF_SetTx+0x3c>)
 800c65e:	2204      	movs	r2, #4
 800c660:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	0c1b      	lsrs	r3, r3, #16
 800c666:	b2db      	uxtb	r3, r3
 800c668:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	0a1b      	lsrs	r3, r3, #8
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	b2db      	uxtb	r3, r3
 800c676:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800c678:	f107 020c 	add.w	r2, r7, #12
 800c67c:	2303      	movs	r3, #3
 800c67e:	2183      	movs	r1, #131	; 0x83
 800c680:	4804      	ldr	r0, [pc, #16]	; (800c694 <SUBGRF_SetTx+0x40>)
 800c682:	f7fb fe43 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c686:	bf00      	nop
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}
 800c68e:	bf00      	nop
 800c690:	2000097c 	.word	0x2000097c
 800c694:	200006d8 	.word	0x200006d8

0800c698 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b084      	sub	sp, #16
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800c6a0:	4b0c      	ldr	r3, [pc, #48]	; (800c6d4 <SUBGRF_SetRx+0x3c>)
 800c6a2:	2205      	movs	r2, #5
 800c6a4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	0c1b      	lsrs	r3, r3, #16
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	0a1b      	lsrs	r3, r3, #8
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800c6bc:	f107 020c 	add.w	r2, r7, #12
 800c6c0:	2303      	movs	r3, #3
 800c6c2:	2182      	movs	r1, #130	; 0x82
 800c6c4:	4804      	ldr	r0, [pc, #16]	; (800c6d8 <SUBGRF_SetRx+0x40>)
 800c6c6:	f7fb fe21 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c6ca:	bf00      	nop
 800c6cc:	3710      	adds	r7, #16
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	bf00      	nop
 800c6d4:	2000097c 	.word	0x2000097c
 800c6d8:	200006d8 	.word	0x200006d8

0800c6dc <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800c6e4:	4b0e      	ldr	r3, [pc, #56]	; (800c720 <SUBGRF_SetRxBoosted+0x44>)
 800c6e6:	2205      	movs	r2, #5
 800c6e8:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800c6ea:	2197      	movs	r1, #151	; 0x97
 800c6ec:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800c6f0:	f000 fce4 	bl	800d0bc <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	0c1b      	lsrs	r3, r3, #16
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	0a1b      	lsrs	r3, r3, #8
 800c700:	b2db      	uxtb	r3, r3
 800c702:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	b2db      	uxtb	r3, r3
 800c708:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800c70a:	f107 020c 	add.w	r2, r7, #12
 800c70e:	2303      	movs	r3, #3
 800c710:	2182      	movs	r1, #130	; 0x82
 800c712:	4804      	ldr	r0, [pc, #16]	; (800c724 <SUBGRF_SetRxBoosted+0x48>)
 800c714:	f7fb fdfa 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c718:	bf00      	nop
 800c71a:	3710      	adds	r7, #16
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}
 800c720:	2000097c 	.word	0x2000097c
 800c724:	200006d8 	.word	0x200006d8

0800c728 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b084      	sub	sp, #16
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
 800c730:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	0c1b      	lsrs	r3, r3, #16
 800c736:	b2db      	uxtb	r3, r3
 800c738:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	0a1b      	lsrs	r3, r3, #8
 800c73e:	b2db      	uxtb	r3, r3
 800c740:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	b2db      	uxtb	r3, r3
 800c746:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	0c1b      	lsrs	r3, r3, #16
 800c74c:	b2db      	uxtb	r3, r3
 800c74e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	0a1b      	lsrs	r3, r3, #8
 800c754:	b2db      	uxtb	r3, r3
 800c756:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	b2db      	uxtb	r3, r3
 800c75c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800c75e:	f107 0208 	add.w	r2, r7, #8
 800c762:	2306      	movs	r3, #6
 800c764:	2194      	movs	r1, #148	; 0x94
 800c766:	4805      	ldr	r0, [pc, #20]	; (800c77c <SUBGRF_SetRxDutyCycle+0x54>)
 800c768:	f7fb fdd0 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 800c76c:	4b04      	ldr	r3, [pc, #16]	; (800c780 <SUBGRF_SetRxDutyCycle+0x58>)
 800c76e:	2206      	movs	r2, #6
 800c770:	701a      	strb	r2, [r3, #0]
}
 800c772:	bf00      	nop
 800c774:	3710      	adds	r7, #16
 800c776:	46bd      	mov	sp, r7
 800c778:	bd80      	pop	{r7, pc}
 800c77a:	bf00      	nop
 800c77c:	200006d8 	.word	0x200006d8
 800c780:	2000097c 	.word	0x2000097c

0800c784 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800c784:	b580      	push	{r7, lr}
 800c786:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800c788:	2300      	movs	r3, #0
 800c78a:	2200      	movs	r2, #0
 800c78c:	21c5      	movs	r1, #197	; 0xc5
 800c78e:	4804      	ldr	r0, [pc, #16]	; (800c7a0 <SUBGRF_SetCad+0x1c>)
 800c790:	f7fb fdbc 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 800c794:	4b03      	ldr	r3, [pc, #12]	; (800c7a4 <SUBGRF_SetCad+0x20>)
 800c796:	2207      	movs	r2, #7
 800c798:	701a      	strb	r2, [r3, #0]
}
 800c79a:	bf00      	nop
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	200006d8 	.word	0x200006d8
 800c7a4:	2000097c 	.word	0x2000097c

0800c7a8 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	21d1      	movs	r1, #209	; 0xd1
 800c7b2:	4802      	ldr	r0, [pc, #8]	; (800c7bc <SUBGRF_SetTxContinuousWave+0x14>)
 800c7b4:	f7fb fdaa 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c7b8:	bf00      	nop
 800c7ba:	bd80      	pop	{r7, pc}
 800c7bc:	200006d8 	.word	0x200006d8

0800c7c0 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	21d2      	movs	r1, #210	; 0xd2
 800c7ca:	4802      	ldr	r0, [pc, #8]	; (800c7d4 <SUBGRF_SetTxInfinitePreamble+0x14>)
 800c7cc:	f7fb fd9e 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c7d0:	bf00      	nop
 800c7d2:	bd80      	pop	{r7, pc}
 800c7d4:	200006d8 	.word	0x200006d8

0800c7d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b082      	sub	sp, #8
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	4603      	mov	r3, r0
 800c7e0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800c7e2:	1dfa      	adds	r2, r7, #7
 800c7e4:	2301      	movs	r3, #1
 800c7e6:	219f      	movs	r1, #159	; 0x9f
 800c7e8:	4803      	ldr	r0, [pc, #12]	; (800c7f8 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 800c7ea:	f7fb fd8f 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c7ee:	bf00      	nop
 800c7f0:	3708      	adds	r7, #8
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}
 800c7f6:	bf00      	nop
 800c7f8:	200006d8 	.word	0x200006d8

0800c7fc <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b084      	sub	sp, #16
 800c800:	af00      	add	r7, sp, #0
 800c802:	4603      	mov	r3, r0
 800c804:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800c806:	1dfa      	adds	r2, r7, #7
 800c808:	2301      	movs	r3, #1
 800c80a:	21a0      	movs	r1, #160	; 0xa0
 800c80c:	4813      	ldr	r0, [pc, #76]	; (800c85c <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 800c80e:	f7fb fd7d 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 800c812:	79fb      	ldrb	r3, [r7, #7]
 800c814:	2b3f      	cmp	r3, #63	; 0x3f
 800c816:	d91c      	bls.n	800c852 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800c818:	79fb      	ldrb	r3, [r7, #7]
 800c81a:	085b      	lsrs	r3, r3, #1
 800c81c:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800c81e:	2300      	movs	r3, #0
 800c820:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800c822:	2300      	movs	r3, #0
 800c824:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800c826:	e005      	b.n	800c834 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800c828:	7bfb      	ldrb	r3, [r7, #15]
 800c82a:	089b      	lsrs	r3, r3, #2
 800c82c:	73fb      	strb	r3, [r7, #15]
            exp++;
 800c82e:	7bbb      	ldrb	r3, [r7, #14]
 800c830:	3301      	adds	r3, #1
 800c832:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800c834:	7bfb      	ldrb	r3, [r7, #15]
 800c836:	2b1f      	cmp	r3, #31
 800c838:	d8f6      	bhi.n	800c828 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800c83a:	7bfb      	ldrb	r3, [r7, #15]
 800c83c:	00db      	lsls	r3, r3, #3
 800c83e:	b2da      	uxtb	r2, r3
 800c840:	7bbb      	ldrb	r3, [r7, #14]
 800c842:	4413      	add	r3, r2
 800c844:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800c846:	7b7b      	ldrb	r3, [r7, #13]
 800c848:	4619      	mov	r1, r3
 800c84a:	f240 7006 	movw	r0, #1798	; 0x706
 800c84e:	f000 fc35 	bl	800d0bc <SUBGRF_WriteRegister>
    }
}
 800c852:	bf00      	nop
 800c854:	3710      	adds	r7, #16
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}
 800c85a:	bf00      	nop
 800c85c:	200006d8 	.word	0x200006d8

0800c860 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b082      	sub	sp, #8
 800c864:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 800c866:	f7f8 fbac 	bl	8004fc2 <RBI_IsDCDC>
 800c86a:	4603      	mov	r3, r0
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d102      	bne.n	800c876 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800c870:	2301      	movs	r3, #1
 800c872:	71fb      	strb	r3, [r7, #7]
 800c874:	e001      	b.n	800c87a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800c876:	2300      	movs	r3, #0
 800c878:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800c87a:	1dfa      	adds	r2, r7, #7
 800c87c:	2301      	movs	r3, #1
 800c87e:	2196      	movs	r1, #150	; 0x96
 800c880:	4803      	ldr	r0, [pc, #12]	; (800c890 <SUBGRF_SetRegulatorMode+0x30>)
 800c882:	f7fb fd43 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c886:	bf00      	nop
 800c888:	3708      	adds	r7, #8
 800c88a:	46bd      	mov	sp, r7
 800c88c:	bd80      	pop	{r7, pc}
 800c88e:	bf00      	nop
 800c890:	200006d8 	.word	0x200006d8

0800c894 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b084      	sub	sp, #16
 800c898:	af00      	add	r7, sp, #0
 800c89a:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800c89c:	793b      	ldrb	r3, [r7, #4]
 800c89e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800c8a2:	b2db      	uxtb	r3, r3
 800c8a4:	019b      	lsls	r3, r3, #6
 800c8a6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800c8a8:	793b      	ldrb	r3, [r7, #4]
 800c8aa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800c8b2:	b25b      	sxtb	r3, r3
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800c8b8:	793b      	ldrb	r3, [r7, #4]
 800c8ba:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c8be:	b2db      	uxtb	r3, r3
 800c8c0:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800c8c2:	b25b      	sxtb	r3, r3
 800c8c4:	4313      	orrs	r3, r2
 800c8c6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800c8c8:	793b      	ldrb	r3, [r7, #4]
 800c8ca:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800c8ce:	b2db      	uxtb	r3, r3
 800c8d0:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800c8d2:	b25b      	sxtb	r3, r3
 800c8d4:	4313      	orrs	r3, r2
 800c8d6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800c8d8:	793b      	ldrb	r3, [r7, #4]
 800c8da:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c8de:	b2db      	uxtb	r3, r3
 800c8e0:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800c8e2:	b25b      	sxtb	r3, r3
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800c8e8:	793b      	ldrb	r3, [r7, #4]
 800c8ea:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c8ee:	b2db      	uxtb	r3, r3
 800c8f0:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800c8f2:	b25b      	sxtb	r3, r3
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800c8f8:	793b      	ldrb	r3, [r7, #4]
 800c8fa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c8fe:	b2db      	uxtb	r3, r3
 800c900:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800c902:	4313      	orrs	r3, r2
 800c904:	b25b      	sxtb	r3, r3
 800c906:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800c908:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800c90a:	f107 020f 	add.w	r2, r7, #15
 800c90e:	2301      	movs	r3, #1
 800c910:	2189      	movs	r1, #137	; 0x89
 800c912:	4803      	ldr	r0, [pc, #12]	; (800c920 <SUBGRF_Calibrate+0x8c>)
 800c914:	f7fb fcfa 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c918:	bf00      	nop
 800c91a:	3710      	adds	r7, #16
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}
 800c920:	200006d8 	.word	0x200006d8

0800c924 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b084      	sub	sp, #16
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	4a1b      	ldr	r2, [pc, #108]	; (800c99c <SUBGRF_CalibrateImage+0x78>)
 800c930:	4293      	cmp	r3, r2
 800c932:	d904      	bls.n	800c93e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800c934:	23e1      	movs	r3, #225	; 0xe1
 800c936:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800c938:	23e9      	movs	r3, #233	; 0xe9
 800c93a:	737b      	strb	r3, [r7, #13]
 800c93c:	e022      	b.n	800c984 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	4a17      	ldr	r2, [pc, #92]	; (800c9a0 <SUBGRF_CalibrateImage+0x7c>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d904      	bls.n	800c950 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800c946:	23d7      	movs	r3, #215	; 0xd7
 800c948:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800c94a:	23db      	movs	r3, #219	; 0xdb
 800c94c:	737b      	strb	r3, [r7, #13]
 800c94e:	e019      	b.n	800c984 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	4a14      	ldr	r2, [pc, #80]	; (800c9a4 <SUBGRF_CalibrateImage+0x80>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d904      	bls.n	800c962 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800c958:	23c1      	movs	r3, #193	; 0xc1
 800c95a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800c95c:	23c5      	movs	r3, #197	; 0xc5
 800c95e:	737b      	strb	r3, [r7, #13]
 800c960:	e010      	b.n	800c984 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a10      	ldr	r2, [pc, #64]	; (800c9a8 <SUBGRF_CalibrateImage+0x84>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d904      	bls.n	800c974 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800c96a:	2375      	movs	r3, #117	; 0x75
 800c96c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800c96e:	2381      	movs	r3, #129	; 0x81
 800c970:	737b      	strb	r3, [r7, #13]
 800c972:	e007      	b.n	800c984 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	4a0d      	ldr	r2, [pc, #52]	; (800c9ac <SUBGRF_CalibrateImage+0x88>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d903      	bls.n	800c984 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800c97c:	236b      	movs	r3, #107	; 0x6b
 800c97e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800c980:	236f      	movs	r3, #111	; 0x6f
 800c982:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800c984:	f107 020c 	add.w	r2, r7, #12
 800c988:	2302      	movs	r3, #2
 800c98a:	2198      	movs	r1, #152	; 0x98
 800c98c:	4808      	ldr	r0, [pc, #32]	; (800c9b0 <SUBGRF_CalibrateImage+0x8c>)
 800c98e:	f7fb fcbd 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c992:	bf00      	nop
 800c994:	3710      	adds	r7, #16
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}
 800c99a:	bf00      	nop
 800c99c:	35a4e900 	.word	0x35a4e900
 800c9a0:	32a9f880 	.word	0x32a9f880
 800c9a4:	2de54480 	.word	0x2de54480
 800c9a8:	1b6b0b00 	.word	0x1b6b0b00
 800c9ac:	1954fc40 	.word	0x1954fc40
 800c9b0:	200006d8 	.word	0x200006d8

0800c9b4 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800c9b4:	b590      	push	{r4, r7, lr}
 800c9b6:	b085      	sub	sp, #20
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	4604      	mov	r4, r0
 800c9bc:	4608      	mov	r0, r1
 800c9be:	4611      	mov	r1, r2
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	4623      	mov	r3, r4
 800c9c4:	71fb      	strb	r3, [r7, #7]
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	71bb      	strb	r3, [r7, #6]
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	717b      	strb	r3, [r7, #5]
 800c9ce:	4613      	mov	r3, r2
 800c9d0:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800c9d2:	79fb      	ldrb	r3, [r7, #7]
 800c9d4:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800c9d6:	79bb      	ldrb	r3, [r7, #6]
 800c9d8:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800c9da:	797b      	ldrb	r3, [r7, #5]
 800c9dc:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800c9de:	793b      	ldrb	r3, [r7, #4]
 800c9e0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800c9e2:	f107 020c 	add.w	r2, r7, #12
 800c9e6:	2304      	movs	r3, #4
 800c9e8:	2195      	movs	r1, #149	; 0x95
 800c9ea:	4803      	ldr	r0, [pc, #12]	; (800c9f8 <SUBGRF_SetPaConfig+0x44>)
 800c9ec:	f7fb fc8e 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800c9f0:	bf00      	nop
 800c9f2:	3714      	adds	r7, #20
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	bd90      	pop	{r4, r7, pc}
 800c9f8:	200006d8 	.word	0x200006d8

0800c9fc <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800c9fc:	b590      	push	{r4, r7, lr}
 800c9fe:	b085      	sub	sp, #20
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	4604      	mov	r4, r0
 800ca04:	4608      	mov	r0, r1
 800ca06:	4611      	mov	r1, r2
 800ca08:	461a      	mov	r2, r3
 800ca0a:	4623      	mov	r3, r4
 800ca0c:	80fb      	strh	r3, [r7, #6]
 800ca0e:	4603      	mov	r3, r0
 800ca10:	80bb      	strh	r3, [r7, #4]
 800ca12:	460b      	mov	r3, r1
 800ca14:	807b      	strh	r3, [r7, #2]
 800ca16:	4613      	mov	r3, r2
 800ca18:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800ca1a:	88fb      	ldrh	r3, [r7, #6]
 800ca1c:	0a1b      	lsrs	r3, r3, #8
 800ca1e:	b29b      	uxth	r3, r3
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800ca24:	88fb      	ldrh	r3, [r7, #6]
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800ca2a:	88bb      	ldrh	r3, [r7, #4]
 800ca2c:	0a1b      	lsrs	r3, r3, #8
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800ca34:	88bb      	ldrh	r3, [r7, #4]
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800ca3a:	887b      	ldrh	r3, [r7, #2]
 800ca3c:	0a1b      	lsrs	r3, r3, #8
 800ca3e:	b29b      	uxth	r3, r3
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800ca44:	887b      	ldrh	r3, [r7, #2]
 800ca46:	b2db      	uxtb	r3, r3
 800ca48:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800ca4a:	883b      	ldrh	r3, [r7, #0]
 800ca4c:	0a1b      	lsrs	r3, r3, #8
 800ca4e:	b29b      	uxth	r3, r3
 800ca50:	b2db      	uxtb	r3, r3
 800ca52:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800ca54:	883b      	ldrh	r3, [r7, #0]
 800ca56:	b2db      	uxtb	r3, r3
 800ca58:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800ca5a:	f107 0208 	add.w	r2, r7, #8
 800ca5e:	2308      	movs	r3, #8
 800ca60:	2108      	movs	r1, #8
 800ca62:	4803      	ldr	r0, [pc, #12]	; (800ca70 <SUBGRF_SetDioIrqParams+0x74>)
 800ca64:	f7fb fc52 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800ca68:	bf00      	nop
 800ca6a:	3714      	adds	r7, #20
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd90      	pop	{r4, r7, pc}
 800ca70:	200006d8 	.word	0x200006d8

0800ca74 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	6039      	str	r1, [r7, #0]
 800ca7e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800ca80:	79fb      	ldrb	r3, [r7, #7]
 800ca82:	f003 0307 	and.w	r3, r3, #7
 800ca86:	b2db      	uxtb	r3, r3
 800ca88:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	0c1b      	lsrs	r3, r3, #16
 800ca8e:	b2db      	uxtb	r3, r3
 800ca90:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	0a1b      	lsrs	r3, r3, #8
 800ca96:	b2db      	uxtb	r3, r3
 800ca98:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	b2db      	uxtb	r3, r3
 800ca9e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800caa0:	f107 020c 	add.w	r2, r7, #12
 800caa4:	2304      	movs	r3, #4
 800caa6:	2197      	movs	r1, #151	; 0x97
 800caa8:	4803      	ldr	r0, [pc, #12]	; (800cab8 <SUBGRF_SetTcxoMode+0x44>)
 800caaa:	f7fb fc2f 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800caae:	bf00      	nop
 800cab0:	3710      	adds	r7, #16
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	200006d8 	.word	0x200006d8

0800cabc <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800cabc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800cac0:	b084      	sub	sp, #16
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800cac6:	2300      	movs	r3, #0
 800cac8:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 800caca:	4b1d      	ldr	r3, [pc, #116]	; (800cb40 <SUBGRF_SetRfFrequency+0x84>)
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	f083 0301 	eor.w	r3, r3, #1
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d005      	beq.n	800cae4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f7ff ff23 	bl	800c924 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800cade:	4b18      	ldr	r3, [pc, #96]	; (800cb40 <SUBGRF_SetRfFrequency+0x84>)
 800cae0:	2201      	movs	r2, #1
 800cae2:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2200      	movs	r2, #0
 800cae8:	461c      	mov	r4, r3
 800caea:	4615      	mov	r5, r2
 800caec:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800caf0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800caf4:	4a13      	ldr	r2, [pc, #76]	; (800cb44 <SUBGRF_SetRfFrequency+0x88>)
 800caf6:	f04f 0300 	mov.w	r3, #0
 800cafa:	4640      	mov	r0, r8
 800cafc:	4649      	mov	r1, r9
 800cafe:	f7f3 fb97 	bl	8000230 <__aeabi_uldivmod>
 800cb02:	4602      	mov	r2, r0
 800cb04:	460b      	mov	r3, r1
 800cb06:	4613      	mov	r3, r2
 800cb08:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	0e1b      	lsrs	r3, r3, #24
 800cb0e:	b2db      	uxtb	r3, r3
 800cb10:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	0c1b      	lsrs	r3, r3, #16
 800cb16:	b2db      	uxtb	r3, r3
 800cb18:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	0a1b      	lsrs	r3, r3, #8
 800cb1e:	b2db      	uxtb	r3, r3
 800cb20:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	b2db      	uxtb	r3, r3
 800cb26:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800cb28:	f107 0208 	add.w	r2, r7, #8
 800cb2c:	2304      	movs	r3, #4
 800cb2e:	2186      	movs	r1, #134	; 0x86
 800cb30:	4805      	ldr	r0, [pc, #20]	; (800cb48 <SUBGRF_SetRfFrequency+0x8c>)
 800cb32:	f7fb fbeb 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800cb36:	bf00      	nop
 800cb38:	3710      	adds	r7, #16
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800cb40:	20000984 	.word	0x20000984
 800cb44:	01e84800 	.word	0x01e84800
 800cb48:	200006d8 	.word	0x200006d8

0800cb4c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b082      	sub	sp, #8
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	4603      	mov	r3, r0
 800cb54:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800cb56:	79fa      	ldrb	r2, [r7, #7]
 800cb58:	4b09      	ldr	r3, [pc, #36]	; (800cb80 <SUBGRF_SetPacketType+0x34>)
 800cb5a:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800cb5c:	79fb      	ldrb	r3, [r7, #7]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d104      	bne.n	800cb6c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800cb62:	2100      	movs	r1, #0
 800cb64:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800cb68:	f000 faa8 	bl	800d0bc <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800cb6c:	1dfa      	adds	r2, r7, #7
 800cb6e:	2301      	movs	r3, #1
 800cb70:	218a      	movs	r1, #138	; 0x8a
 800cb72:	4804      	ldr	r0, [pc, #16]	; (800cb84 <SUBGRF_SetPacketType+0x38>)
 800cb74:	f7fb fbca 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800cb78:	bf00      	nop
 800cb7a:	3708      	adds	r7, #8
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	bd80      	pop	{r7, pc}
 800cb80:	2000097d 	.word	0x2000097d
 800cb84:	200006d8 	.word	0x200006d8

0800cb88 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800cb88:	b480      	push	{r7}
 800cb8a:	af00      	add	r7, sp, #0
    return PacketType;
 800cb8c:	4b02      	ldr	r3, [pc, #8]	; (800cb98 <SUBGRF_GetPacketType+0x10>)
 800cb8e:	781b      	ldrb	r3, [r3, #0]
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bc80      	pop	{r7}
 800cb96:	4770      	bx	lr
 800cb98:	2000097d 	.word	0x2000097d

0800cb9c <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	4603      	mov	r3, r0
 800cba4:	71fb      	strb	r3, [r7, #7]
 800cba6:	460b      	mov	r3, r1
 800cba8:	71bb      	strb	r3, [r7, #6]
 800cbaa:	4613      	mov	r3, r2
 800cbac:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 800cbae:	79fb      	ldrb	r3, [r7, #7]
 800cbb0:	2b01      	cmp	r3, #1
 800cbb2:	d124      	bne.n	800cbfe <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 800cbb4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cbb8:	2b0f      	cmp	r3, #15
 800cbba:	d106      	bne.n	800cbca <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	2100      	movs	r1, #0
 800cbc2:	2006      	movs	r0, #6
 800cbc4:	f7ff fef6 	bl	800c9b4 <SUBGRF_SetPaConfig>
 800cbc8:	e005      	b.n	800cbd6 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800cbca:	2301      	movs	r3, #1
 800cbcc:	2201      	movs	r2, #1
 800cbce:	2100      	movs	r1, #0
 800cbd0:	2004      	movs	r0, #4
 800cbd2:	f7ff feef 	bl	800c9b4 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 800cbd6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cbda:	2b0d      	cmp	r3, #13
 800cbdc:	dd02      	ble.n	800cbe4 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 800cbde:	230e      	movs	r3, #14
 800cbe0:	71bb      	strb	r3, [r7, #6]
 800cbe2:	e006      	b.n	800cbf2 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 800cbe4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cbe8:	f113 0f11 	cmn.w	r3, #17
 800cbec:	da01      	bge.n	800cbf2 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 800cbee:	23ef      	movs	r3, #239	; 0xef
 800cbf0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 800cbf2:	2118      	movs	r1, #24
 800cbf4:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800cbf8:	f000 fa60 	bl	800d0bc <SUBGRF_WriteRegister>
 800cbfc:	e025      	b.n	800cc4a <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 800cbfe:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800cc02:	f000 fa6f 	bl	800d0e4 <SUBGRF_ReadRegister>
 800cc06:	4603      	mov	r3, r0
 800cc08:	f043 031e 	orr.w	r3, r3, #30
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	4619      	mov	r1, r3
 800cc10:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800cc14:	f000 fa52 	bl	800d0bc <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800cc18:	2301      	movs	r3, #1
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	2107      	movs	r1, #7
 800cc1e:	2004      	movs	r0, #4
 800cc20:	f7ff fec8 	bl	800c9b4 <SUBGRF_SetPaConfig>
        if( power > 22 )
 800cc24:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cc28:	2b16      	cmp	r3, #22
 800cc2a:	dd02      	ble.n	800cc32 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 800cc2c:	2316      	movs	r3, #22
 800cc2e:	71bb      	strb	r3, [r7, #6]
 800cc30:	e006      	b.n	800cc40 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 800cc32:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cc36:	f113 0f09 	cmn.w	r3, #9
 800cc3a:	da01      	bge.n	800cc40 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 800cc3c:	23f7      	movs	r3, #247	; 0xf7
 800cc3e:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 800cc40:	2138      	movs	r1, #56	; 0x38
 800cc42:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800cc46:	f000 fa39 	bl	800d0bc <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800cc4a:	79bb      	ldrb	r3, [r7, #6]
 800cc4c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 800cc4e:	797b      	ldrb	r3, [r7, #5]
 800cc50:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 800cc52:	f107 020c 	add.w	r2, r7, #12
 800cc56:	2302      	movs	r3, #2
 800cc58:	218e      	movs	r1, #142	; 0x8e
 800cc5a:	4803      	ldr	r0, [pc, #12]	; (800cc68 <SUBGRF_SetTxParams+0xcc>)
 800cc5c:	f7fb fb56 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800cc60:	bf00      	nop
 800cc62:	3710      	adds	r7, #16
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}
 800cc68:	200006d8 	.word	0x200006d8

0800cc6c <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800cc6c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800cc70:	b086      	sub	sp, #24
 800cc72:	af00      	add	r7, sp, #0
 800cc74:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800cc76:	2300      	movs	r3, #0
 800cc78:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800cc7a:	4a61      	ldr	r2, [pc, #388]	; (800ce00 <SUBGRF_SetModulationParams+0x194>)
 800cc7c:	f107 0308 	add.w	r3, r7, #8
 800cc80:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cc84:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	781a      	ldrb	r2, [r3, #0]
 800cc8c:	4b5d      	ldr	r3, [pc, #372]	; (800ce04 <SUBGRF_SetModulationParams+0x198>)
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d004      	beq.n	800cc9e <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f7ff ff57 	bl	800cb4c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	2b03      	cmp	r3, #3
 800cca4:	f200 80a5 	bhi.w	800cdf2 <SUBGRF_SetModulationParams+0x186>
 800cca8:	a201      	add	r2, pc, #4	; (adr r2, 800ccb0 <SUBGRF_SetModulationParams+0x44>)
 800ccaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccae:	bf00      	nop
 800ccb0:	0800ccc1 	.word	0x0800ccc1
 800ccb4:	0800cd81 	.word	0x0800cd81
 800ccb8:	0800cd43 	.word	0x0800cd43
 800ccbc:	0800cdaf 	.word	0x0800cdaf
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800ccc0:	2308      	movs	r3, #8
 800ccc2:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	685b      	ldr	r3, [r3, #4]
 800ccc8:	4a4f      	ldr	r2, [pc, #316]	; (800ce08 <SUBGRF_SetModulationParams+0x19c>)
 800ccca:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccce:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ccd0:	697b      	ldr	r3, [r7, #20]
 800ccd2:	0c1b      	lsrs	r3, r3, #16
 800ccd4:	b2db      	uxtb	r3, r3
 800ccd6:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ccd8:	697b      	ldr	r3, [r7, #20]
 800ccda:	0a1b      	lsrs	r3, r3, #8
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	7b1b      	ldrb	r3, [r3, #12]
 800ccea:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	7b5b      	ldrb	r3, [r3, #13]
 800ccf0:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	689b      	ldr	r3, [r3, #8]
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	461c      	mov	r4, r3
 800ccfa:	4615      	mov	r5, r2
 800ccfc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800cd00:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800cd04:	4a41      	ldr	r2, [pc, #260]	; (800ce0c <SUBGRF_SetModulationParams+0x1a0>)
 800cd06:	f04f 0300 	mov.w	r3, #0
 800cd0a:	4640      	mov	r0, r8
 800cd0c:	4649      	mov	r1, r9
 800cd0e:	f7f3 fa8f 	bl	8000230 <__aeabi_uldivmod>
 800cd12:	4602      	mov	r2, r0
 800cd14:	460b      	mov	r3, r1
 800cd16:	4613      	mov	r3, r2
 800cd18:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	0c1b      	lsrs	r3, r3, #16
 800cd1e:	b2db      	uxtb	r3, r3
 800cd20:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	0a1b      	lsrs	r3, r3, #8
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800cd30:	7cfb      	ldrb	r3, [r7, #19]
 800cd32:	b29b      	uxth	r3, r3
 800cd34:	f107 0208 	add.w	r2, r7, #8
 800cd38:	218b      	movs	r1, #139	; 0x8b
 800cd3a:	4835      	ldr	r0, [pc, #212]	; (800ce10 <SUBGRF_SetModulationParams+0x1a4>)
 800cd3c:	f7fb fae6 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800cd40:	e058      	b.n	800cdf4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 800cd42:	2304      	movs	r3, #4
 800cd44:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	691b      	ldr	r3, [r3, #16]
 800cd4a:	4a2f      	ldr	r2, [pc, #188]	; (800ce08 <SUBGRF_SetModulationParams+0x19c>)
 800cd4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd50:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	0c1b      	lsrs	r3, r3, #16
 800cd56:	b2db      	uxtb	r3, r3
 800cd58:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800cd5a:	697b      	ldr	r3, [r7, #20]
 800cd5c:	0a1b      	lsrs	r3, r3, #8
 800cd5e:	b2db      	uxtb	r3, r3
 800cd60:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800cd62:	697b      	ldr	r3, [r7, #20]
 800cd64:	b2db      	uxtb	r3, r3
 800cd66:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	7d1b      	ldrb	r3, [r3, #20]
 800cd6c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800cd6e:	7cfb      	ldrb	r3, [r7, #19]
 800cd70:	b29b      	uxth	r3, r3
 800cd72:	f107 0208 	add.w	r2, r7, #8
 800cd76:	218b      	movs	r1, #139	; 0x8b
 800cd78:	4825      	ldr	r0, [pc, #148]	; (800ce10 <SUBGRF_SetModulationParams+0x1a4>)
 800cd7a:	f7fb fac7 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800cd7e:	e039      	b.n	800cdf4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 800cd80:	2304      	movs	r3, #4
 800cd82:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	7e1b      	ldrb	r3, [r3, #24]
 800cd88:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	7e5b      	ldrb	r3, [r3, #25]
 800cd8e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	7e9b      	ldrb	r3, [r3, #26]
 800cd94:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	7edb      	ldrb	r3, [r3, #27]
 800cd9a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800cd9c:	7cfb      	ldrb	r3, [r7, #19]
 800cd9e:	b29b      	uxth	r3, r3
 800cda0:	f107 0208 	add.w	r2, r7, #8
 800cda4:	218b      	movs	r1, #139	; 0x8b
 800cda6:	481a      	ldr	r0, [pc, #104]	; (800ce10 <SUBGRF_SetModulationParams+0x1a4>)
 800cda8:	f7fb fab0 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>

        break;
 800cdac:	e022      	b.n	800cdf4 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 800cdae:	2305      	movs	r3, #5
 800cdb0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	685b      	ldr	r3, [r3, #4]
 800cdb6:	4a14      	ldr	r2, [pc, #80]	; (800ce08 <SUBGRF_SetModulationParams+0x19c>)
 800cdb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdbc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	0c1b      	lsrs	r3, r3, #16
 800cdc2:	b2db      	uxtb	r3, r3
 800cdc4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	0a1b      	lsrs	r3, r3, #8
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	b2db      	uxtb	r3, r3
 800cdd2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	7b1b      	ldrb	r3, [r3, #12]
 800cdd8:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	7b5b      	ldrb	r3, [r3, #13]
 800cdde:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800cde0:	7cfb      	ldrb	r3, [r7, #19]
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	f107 0208 	add.w	r2, r7, #8
 800cde8:	218b      	movs	r1, #139	; 0x8b
 800cdea:	4809      	ldr	r0, [pc, #36]	; (800ce10 <SUBGRF_SetModulationParams+0x1a4>)
 800cdec:	f7fb fa8e 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800cdf0:	e000      	b.n	800cdf4 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 800cdf2:	bf00      	nop
    }
}
 800cdf4:	bf00      	nop
 800cdf6:	3718      	adds	r7, #24
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800cdfe:	bf00      	nop
 800ce00:	080103c8 	.word	0x080103c8
 800ce04:	2000097d 	.word	0x2000097d
 800ce08:	3d090000 	.word	0x3d090000
 800ce0c:	01e84800 	.word	0x01e84800
 800ce10:	200006d8 	.word	0x200006d8

0800ce14 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b086      	sub	sp, #24
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800ce20:	4a48      	ldr	r2, [pc, #288]	; (800cf44 <SUBGRF_SetPacketParams+0x130>)
 800ce22:	f107 030c 	add.w	r3, r7, #12
 800ce26:	ca07      	ldmia	r2, {r0, r1, r2}
 800ce28:	c303      	stmia	r3!, {r0, r1}
 800ce2a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	781a      	ldrb	r2, [r3, #0]
 800ce30:	4b45      	ldr	r3, [pc, #276]	; (800cf48 <SUBGRF_SetPacketParams+0x134>)
 800ce32:	781b      	ldrb	r3, [r3, #0]
 800ce34:	429a      	cmp	r2, r3
 800ce36:	d004      	beq.n	800ce42 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7ff fe85 	bl	800cb4c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	781b      	ldrb	r3, [r3, #0]
 800ce46:	2b03      	cmp	r3, #3
 800ce48:	d878      	bhi.n	800cf3c <SUBGRF_SetPacketParams+0x128>
 800ce4a:	a201      	add	r2, pc, #4	; (adr r2, 800ce50 <SUBGRF_SetPacketParams+0x3c>)
 800ce4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce50:	0800ce61 	.word	0x0800ce61
 800ce54:	0800cef1 	.word	0x0800cef1
 800ce58:	0800cee5 	.word	0x0800cee5
 800ce5c:	0800ce61 	.word	0x0800ce61
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	7a5b      	ldrb	r3, [r3, #9]
 800ce64:	2bf1      	cmp	r3, #241	; 0xf1
 800ce66:	d10a      	bne.n	800ce7e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800ce68:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ce6c:	f7ff fae6 	bl	800c43c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800ce70:	f248 0005 	movw	r0, #32773	; 0x8005
 800ce74:	f7ff fb02 	bl	800c47c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800ce78:	2302      	movs	r3, #2
 800ce7a:	75bb      	strb	r3, [r7, #22]
 800ce7c:	e011      	b.n	800cea2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	7a5b      	ldrb	r3, [r3, #9]
 800ce82:	2bf2      	cmp	r3, #242	; 0xf2
 800ce84:	d10a      	bne.n	800ce9c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800ce86:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800ce8a:	f7ff fad7 	bl	800c43c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800ce8e:	f241 0021 	movw	r0, #4129	; 0x1021
 800ce92:	f7ff faf3 	bl	800c47c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800ce96:	2306      	movs	r3, #6
 800ce98:	75bb      	strb	r3, [r7, #22]
 800ce9a:	e002      	b.n	800cea2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	7a5b      	ldrb	r3, [r3, #9]
 800cea0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800cea2:	2309      	movs	r3, #9
 800cea4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	885b      	ldrh	r3, [r3, #2]
 800ceaa:	0a1b      	lsrs	r3, r3, #8
 800ceac:	b29b      	uxth	r3, r3
 800ceae:	b2db      	uxtb	r3, r3
 800ceb0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	885b      	ldrh	r3, [r3, #2]
 800ceb6:	b2db      	uxtb	r3, r3
 800ceb8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	791b      	ldrb	r3, [r3, #4]
 800cebe:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	795b      	ldrb	r3, [r3, #5]
 800cec4:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	799b      	ldrb	r3, [r3, #6]
 800ceca:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	79db      	ldrb	r3, [r3, #7]
 800ced0:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	7a1b      	ldrb	r3, [r3, #8]
 800ced6:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800ced8:	7dbb      	ldrb	r3, [r7, #22]
 800ceda:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	7a9b      	ldrb	r3, [r3, #10]
 800cee0:	753b      	strb	r3, [r7, #20]
        break;
 800cee2:	e022      	b.n	800cf2a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800cee4:	2301      	movs	r3, #1
 800cee6:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	7b1b      	ldrb	r3, [r3, #12]
 800ceec:	733b      	strb	r3, [r7, #12]
        break;
 800ceee:	e01c      	b.n	800cf2a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800cef0:	2306      	movs	r3, #6
 800cef2:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	89db      	ldrh	r3, [r3, #14]
 800cef8:	0a1b      	lsrs	r3, r3, #8
 800cefa:	b29b      	uxth	r3, r3
 800cefc:	b2db      	uxtb	r3, r3
 800cefe:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	89db      	ldrh	r3, [r3, #14]
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	7c1a      	ldrb	r2, [r3, #16]
 800cf0c:	4b0f      	ldr	r3, [pc, #60]	; (800cf4c <SUBGRF_SetPacketParams+0x138>)
 800cf0e:	4611      	mov	r1, r2
 800cf10:	7019      	strb	r1, [r3, #0]
 800cf12:	4613      	mov	r3, r2
 800cf14:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	7c5b      	ldrb	r3, [r3, #17]
 800cf1a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	7c9b      	ldrb	r3, [r3, #18]
 800cf20:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	7cdb      	ldrb	r3, [r3, #19]
 800cf26:	747b      	strb	r3, [r7, #17]
        break;
 800cf28:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800cf2a:	7dfb      	ldrb	r3, [r7, #23]
 800cf2c:	b29b      	uxth	r3, r3
 800cf2e:	f107 020c 	add.w	r2, r7, #12
 800cf32:	218c      	movs	r1, #140	; 0x8c
 800cf34:	4806      	ldr	r0, [pc, #24]	; (800cf50 <SUBGRF_SetPacketParams+0x13c>)
 800cf36:	f7fb f9e9 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
 800cf3a:	e000      	b.n	800cf3e <SUBGRF_SetPacketParams+0x12a>
        return;
 800cf3c:	bf00      	nop
}
 800cf3e:	3718      	adds	r7, #24
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}
 800cf44:	080103d0 	.word	0x080103d0
 800cf48:	2000097d 	.word	0x2000097d
 800cf4c:	2000097e 	.word	0x2000097e
 800cf50:	200006d8 	.word	0x200006d8

0800cf54 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b084      	sub	sp, #16
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	460a      	mov	r2, r1
 800cf5e:	71fb      	strb	r3, [r7, #7]
 800cf60:	4613      	mov	r3, r2
 800cf62:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800cf64:	79fb      	ldrb	r3, [r7, #7]
 800cf66:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800cf68:	79bb      	ldrb	r3, [r7, #6]
 800cf6a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800cf6c:	f107 020c 	add.w	r2, r7, #12
 800cf70:	2302      	movs	r3, #2
 800cf72:	218f      	movs	r1, #143	; 0x8f
 800cf74:	4803      	ldr	r0, [pc, #12]	; (800cf84 <SUBGRF_SetBufferBaseAddress+0x30>)
 800cf76:	f7fb f9c9 	bl	800830c <HAL_SUBGHZ_ExecSetCmd>
}
 800cf7a:	bf00      	nop
 800cf7c:	3710      	adds	r7, #16
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}
 800cf82:	bf00      	nop
 800cf84:	200006d8 	.word	0x200006d8

0800cf88 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b082      	sub	sp, #8
 800cf8c:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800cf8e:	2300      	movs	r3, #0
 800cf90:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800cf92:	1d3a      	adds	r2, r7, #4
 800cf94:	2301      	movs	r3, #1
 800cf96:	2115      	movs	r1, #21
 800cf98:	4806      	ldr	r0, [pc, #24]	; (800cfb4 <SUBGRF_GetRssiInst+0x2c>)
 800cf9a:	f7fb fa16 	bl	80083ca <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 800cf9e:	793b      	ldrb	r3, [r7, #4]
 800cfa0:	425b      	negs	r3, r3
 800cfa2:	105b      	asrs	r3, r3, #1
 800cfa4:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800cfa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3708      	adds	r7, #8
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}
 800cfb2:	bf00      	nop
 800cfb4:	200006d8 	.word	0x200006d8

0800cfb8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b084      	sub	sp, #16
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
 800cfc0:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800cfc2:	f107 020c 	add.w	r2, r7, #12
 800cfc6:	2302      	movs	r3, #2
 800cfc8:	2113      	movs	r1, #19
 800cfca:	4810      	ldr	r0, [pc, #64]	; (800d00c <SUBGRF_GetRxBufferStatus+0x54>)
 800cfcc:	f7fb f9fd 	bl	80083ca <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800cfd0:	f7ff fdda 	bl	800cb88 <SUBGRF_GetPacketType>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	2b01      	cmp	r3, #1
 800cfd8:	d10d      	bne.n	800cff6 <SUBGRF_GetRxBufferStatus+0x3e>
 800cfda:	4b0d      	ldr	r3, [pc, #52]	; (800d010 <SUBGRF_GetRxBufferStatus+0x58>)
 800cfdc:	781b      	ldrb	r3, [r3, #0]
 800cfde:	b2db      	uxtb	r3, r3
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d108      	bne.n	800cff6 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800cfe4:	f240 7002 	movw	r0, #1794	; 0x702
 800cfe8:	f000 f87c 	bl	800d0e4 <SUBGRF_ReadRegister>
 800cfec:	4603      	mov	r3, r0
 800cfee:	461a      	mov	r2, r3
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	701a      	strb	r2, [r3, #0]
 800cff4:	e002      	b.n	800cffc <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800cff6:	7b3a      	ldrb	r2, [r7, #12]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800cffc:	7b7a      	ldrb	r2, [r7, #13]
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	701a      	strb	r2, [r3, #0]
}
 800d002:	bf00      	nop
 800d004:	3710      	adds	r7, #16
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
 800d00a:	bf00      	nop
 800d00c:	200006d8 	.word	0x200006d8
 800d010:	2000097e 	.word	0x2000097e

0800d014 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b084      	sub	sp, #16
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800d01c:	f107 020c 	add.w	r2, r7, #12
 800d020:	2303      	movs	r3, #3
 800d022:	2114      	movs	r1, #20
 800d024:	4823      	ldr	r0, [pc, #140]	; (800d0b4 <SUBGRF_GetPacketStatus+0xa0>)
 800d026:	f7fb f9d0 	bl	80083ca <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800d02a:	f7ff fdad 	bl	800cb88 <SUBGRF_GetPacketType>
 800d02e:	4603      	mov	r3, r0
 800d030:	461a      	mov	r2, r3
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	781b      	ldrb	r3, [r3, #0]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d002      	beq.n	800d044 <SUBGRF_GetPacketStatus+0x30>
 800d03e:	2b01      	cmp	r3, #1
 800d040:	d013      	beq.n	800d06a <SUBGRF_GetPacketStatus+0x56>
 800d042:	e02a      	b.n	800d09a <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800d044:	7b3a      	ldrb	r2, [r7, #12]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800d04a:	7b7b      	ldrb	r3, [r7, #13]
 800d04c:	425b      	negs	r3, r3
 800d04e:	105b      	asrs	r3, r3, #1
 800d050:	b25a      	sxtb	r2, r3
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800d056:	7bbb      	ldrb	r3, [r7, #14]
 800d058:	425b      	negs	r3, r3
 800d05a:	105b      	asrs	r3, r3, #1
 800d05c:	b25a      	sxtb	r2, r3
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2200      	movs	r2, #0
 800d066:	609a      	str	r2, [r3, #8]
            break;
 800d068:	e020      	b.n	800d0ac <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800d06a:	7b3b      	ldrb	r3, [r7, #12]
 800d06c:	425b      	negs	r3, r3
 800d06e:	105b      	asrs	r3, r3, #1
 800d070:	b25a      	sxtb	r2, r3
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800d076:	7b7b      	ldrb	r3, [r7, #13]
 800d078:	b25b      	sxtb	r3, r3
 800d07a:	3302      	adds	r3, #2
 800d07c:	109b      	asrs	r3, r3, #2
 800d07e:	b25a      	sxtb	r2, r3
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800d084:	7bbb      	ldrb	r3, [r7, #14]
 800d086:	425b      	negs	r3, r3
 800d088:	105b      	asrs	r3, r3, #1
 800d08a:	b25a      	sxtb	r2, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800d090:	4b09      	ldr	r3, [pc, #36]	; (800d0b8 <SUBGRF_GetPacketStatus+0xa4>)
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	611a      	str	r2, [r3, #16]
            break;
 800d098:	e008      	b.n	800d0ac <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800d09a:	2214      	movs	r2, #20
 800d09c:	2100      	movs	r1, #0
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f000 fcee 	bl	800da80 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	220f      	movs	r2, #15
 800d0a8:	701a      	strb	r2, [r3, #0]
            break;
 800d0aa:	bf00      	nop
    }
}
 800d0ac:	bf00      	nop
 800d0ae:	3710      	adds	r7, #16
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}
 800d0b4:	200006d8 	.word	0x200006d8
 800d0b8:	20000980 	.word	0x20000980

0800d0bc <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b082      	sub	sp, #8
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	460a      	mov	r2, r1
 800d0c6:	80fb      	strh	r3, [r7, #6]
 800d0c8:	4613      	mov	r3, r2
 800d0ca:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800d0cc:	1d7a      	adds	r2, r7, #5
 800d0ce:	88f9      	ldrh	r1, [r7, #6]
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	4803      	ldr	r0, [pc, #12]	; (800d0e0 <SUBGRF_WriteRegister+0x24>)
 800d0d4:	f7fb f85a 	bl	800818c <HAL_SUBGHZ_WriteRegisters>
}
 800d0d8:	bf00      	nop
 800d0da:	3708      	adds	r7, #8
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}
 800d0e0:	200006d8 	.word	0x200006d8

0800d0e4 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b084      	sub	sp, #16
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800d0ee:	f107 020f 	add.w	r2, r7, #15
 800d0f2:	88f9      	ldrh	r1, [r7, #6]
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	4804      	ldr	r0, [pc, #16]	; (800d108 <SUBGRF_ReadRegister+0x24>)
 800d0f8:	f7fb f8a7 	bl	800824a <HAL_SUBGHZ_ReadRegisters>
    return data;
 800d0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	200006d8 	.word	0x200006d8

0800d10c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
 800d112:	4603      	mov	r3, r0
 800d114:	6039      	str	r1, [r7, #0]
 800d116:	80fb      	strh	r3, [r7, #6]
 800d118:	4613      	mov	r3, r2
 800d11a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800d11c:	88bb      	ldrh	r3, [r7, #4]
 800d11e:	88f9      	ldrh	r1, [r7, #6]
 800d120:	683a      	ldr	r2, [r7, #0]
 800d122:	4803      	ldr	r0, [pc, #12]	; (800d130 <SUBGRF_WriteRegisters+0x24>)
 800d124:	f7fb f832 	bl	800818c <HAL_SUBGHZ_WriteRegisters>
}
 800d128:	bf00      	nop
 800d12a:	3708      	adds	r7, #8
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	200006d8 	.word	0x200006d8

0800d134 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b082      	sub	sp, #8
 800d138:	af00      	add	r7, sp, #0
 800d13a:	4603      	mov	r3, r0
 800d13c:	6039      	str	r1, [r7, #0]
 800d13e:	80fb      	strh	r3, [r7, #6]
 800d140:	4613      	mov	r3, r2
 800d142:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800d144:	88bb      	ldrh	r3, [r7, #4]
 800d146:	88f9      	ldrh	r1, [r7, #6]
 800d148:	683a      	ldr	r2, [r7, #0]
 800d14a:	4803      	ldr	r0, [pc, #12]	; (800d158 <SUBGRF_ReadRegisters+0x24>)
 800d14c:	f7fb f87d 	bl	800824a <HAL_SUBGHZ_ReadRegisters>
}
 800d150:	bf00      	nop
 800d152:	3708      	adds	r7, #8
 800d154:	46bd      	mov	sp, r7
 800d156:	bd80      	pop	{r7, pc}
 800d158:	200006d8 	.word	0x200006d8

0800d15c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b082      	sub	sp, #8
 800d160:	af00      	add	r7, sp, #0
 800d162:	4603      	mov	r3, r0
 800d164:	6039      	str	r1, [r7, #0]
 800d166:	71fb      	strb	r3, [r7, #7]
 800d168:	4613      	mov	r3, r2
 800d16a:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800d16c:	79bb      	ldrb	r3, [r7, #6]
 800d16e:	b29b      	uxth	r3, r3
 800d170:	79f9      	ldrb	r1, [r7, #7]
 800d172:	683a      	ldr	r2, [r7, #0]
 800d174:	4803      	ldr	r0, [pc, #12]	; (800d184 <SUBGRF_WriteBuffer+0x28>)
 800d176:	f7fb f97c 	bl	8008472 <HAL_SUBGHZ_WriteBuffer>
}
 800d17a:	bf00      	nop
 800d17c:	3708      	adds	r7, #8
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}
 800d182:	bf00      	nop
 800d184:	200006d8 	.word	0x200006d8

0800d188 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b082      	sub	sp, #8
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	4603      	mov	r3, r0
 800d190:	6039      	str	r1, [r7, #0]
 800d192:	71fb      	strb	r3, [r7, #7]
 800d194:	4613      	mov	r3, r2
 800d196:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800d198:	79bb      	ldrb	r3, [r7, #6]
 800d19a:	b29b      	uxth	r3, r3
 800d19c:	79f9      	ldrb	r1, [r7, #7]
 800d19e:	683a      	ldr	r2, [r7, #0]
 800d1a0:	4803      	ldr	r0, [pc, #12]	; (800d1b0 <SUBGRF_ReadBuffer+0x28>)
 800d1a2:	f7fb f9b9 	bl	8008518 <HAL_SUBGHZ_ReadBuffer>
}
 800d1a6:	bf00      	nop
 800d1a8:	3708      	adds	r7, #8
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop
 800d1b0:	200006d8 	.word	0x200006d8

0800d1b4 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b084      	sub	sp, #16
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	460a      	mov	r2, r1
 800d1be:	71fb      	strb	r3, [r7, #7]
 800d1c0:	4613      	mov	r3, r2
 800d1c2:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800d1c8:	79bb      	ldrb	r3, [r7, #6]
 800d1ca:	2b01      	cmp	r3, #1
 800d1cc:	d10d      	bne.n	800d1ea <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800d1ce:	79fb      	ldrb	r3, [r7, #7]
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	d104      	bne.n	800d1de <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800d1d4:	2302      	movs	r3, #2
 800d1d6:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800d1d8:	2004      	movs	r0, #4
 800d1da:	f000 f8df 	bl	800d39c <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800d1de:	79fb      	ldrb	r3, [r7, #7]
 800d1e0:	2b02      	cmp	r3, #2
 800d1e2:	d107      	bne.n	800d1f4 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800d1e4:	2303      	movs	r3, #3
 800d1e6:	73fb      	strb	r3, [r7, #15]
 800d1e8:	e004      	b.n	800d1f4 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800d1ea:	79bb      	ldrb	r3, [r7, #6]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d101      	bne.n	800d1f4 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800d1f4:	7bfb      	ldrb	r3, [r7, #15]
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7f7 fec0 	bl	8004f7c <RBI_ConfigRFSwitch>
}
 800d1fc:	bf00      	nop
 800d1fe:	3710      	adds	r7, #16
 800d200:	46bd      	mov	sp, r7
 800d202:	bd80      	pop	{r7, pc}

0800d204 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b084      	sub	sp, #16
 800d208:	af00      	add	r7, sp, #0
 800d20a:	4603      	mov	r3, r0
 800d20c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800d20e:	2301      	movs	r3, #1
 800d210:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800d212:	f7f7 fec1 	bl	8004f98 <RBI_GetTxConfig>
 800d216:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	2b02      	cmp	r3, #2
 800d21c:	d016      	beq.n	800d24c <SUBGRF_SetRfTxPower+0x48>
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	2b02      	cmp	r3, #2
 800d222:	dc16      	bgt.n	800d252 <SUBGRF_SetRfTxPower+0x4e>
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d003      	beq.n	800d232 <SUBGRF_SetRfTxPower+0x2e>
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d00a      	beq.n	800d246 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800d230:	e00f      	b.n	800d252 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800d232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d236:	2b0f      	cmp	r3, #15
 800d238:	dd02      	ble.n	800d240 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800d23a:	2302      	movs	r3, #2
 800d23c:	73fb      	strb	r3, [r7, #15]
            break;
 800d23e:	e009      	b.n	800d254 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800d240:	2301      	movs	r3, #1
 800d242:	73fb      	strb	r3, [r7, #15]
            break;
 800d244:	e006      	b.n	800d254 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800d246:	2301      	movs	r3, #1
 800d248:	73fb      	strb	r3, [r7, #15]
            break;
 800d24a:	e003      	b.n	800d254 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800d24c:	2302      	movs	r3, #2
 800d24e:	73fb      	strb	r3, [r7, #15]
            break;
 800d250:	e000      	b.n	800d254 <SUBGRF_SetRfTxPower+0x50>
            break;
 800d252:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800d254:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800d258:	7bfb      	ldrb	r3, [r7, #15]
 800d25a:	2202      	movs	r2, #2
 800d25c:	4618      	mov	r0, r3
 800d25e:	f7ff fc9d 	bl	800cb9c <SUBGRF_SetTxParams>

    return paSelect;
 800d262:	7bfb      	ldrb	r3, [r7, #15]
}
 800d264:	4618      	mov	r0, r3
 800d266:	3710      	adds	r7, #16
 800d268:	46bd      	mov	sp, r7
 800d26a:	bd80      	pop	{r7, pc}

0800d26c <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 800d270:	f7f7 fe99 	bl	8004fa6 <RBI_GetWakeUpTime>
 800d274:	4603      	mov	r3, r0
}
 800d276:	4618      	mov	r0, r3
 800d278:	bd80      	pop	{r7, pc}
	...

0800d27c <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b082      	sub	sp, #8
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800d284:	4b03      	ldr	r3, [pc, #12]	; (800d294 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	2001      	movs	r0, #1
 800d28a:	4798      	blx	r3
}
 800d28c:	bf00      	nop
 800d28e:	3708      	adds	r7, #8
 800d290:	46bd      	mov	sp, r7
 800d292:	bd80      	pop	{r7, pc}
 800d294:	20000988 	.word	0x20000988

0800d298 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b082      	sub	sp, #8
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800d2a0:	4b03      	ldr	r3, [pc, #12]	; (800d2b0 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	2002      	movs	r0, #2
 800d2a6:	4798      	blx	r3
}
 800d2a8:	bf00      	nop
 800d2aa:	3708      	adds	r7, #8
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	bd80      	pop	{r7, pc}
 800d2b0:	20000988 	.word	0x20000988

0800d2b4 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b082      	sub	sp, #8
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800d2bc:	4b03      	ldr	r3, [pc, #12]	; (800d2cc <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	2040      	movs	r0, #64	; 0x40
 800d2c2:	4798      	blx	r3
}
 800d2c4:	bf00      	nop
 800d2c6:	3708      	adds	r7, #8
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}
 800d2cc:	20000988 	.word	0x20000988

0800d2d0 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b082      	sub	sp, #8
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
 800d2d8:	460b      	mov	r3, r1
 800d2da:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800d2dc:	78fb      	ldrb	r3, [r7, #3]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d002      	beq.n	800d2e8 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800d2e2:	2b01      	cmp	r3, #1
 800d2e4:	d005      	beq.n	800d2f2 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800d2e6:	e00a      	b.n	800d2fe <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800d2e8:	4b07      	ldr	r3, [pc, #28]	; (800d308 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	2080      	movs	r0, #128	; 0x80
 800d2ee:	4798      	blx	r3
            break;
 800d2f0:	e005      	b.n	800d2fe <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800d2f2:	4b05      	ldr	r3, [pc, #20]	; (800d308 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f44f 7080 	mov.w	r0, #256	; 0x100
 800d2fa:	4798      	blx	r3
            break;
 800d2fc:	bf00      	nop
    }
}
 800d2fe:	bf00      	nop
 800d300:	3708      	adds	r7, #8
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	20000988 	.word	0x20000988

0800d30c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b082      	sub	sp, #8
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800d314:	4b04      	ldr	r3, [pc, #16]	; (800d328 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d31c:	4798      	blx	r3
}
 800d31e:	bf00      	nop
 800d320:	3708      	adds	r7, #8
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}
 800d326:	bf00      	nop
 800d328:	20000988 	.word	0x20000988

0800d32c <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b082      	sub	sp, #8
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800d334:	4b03      	ldr	r3, [pc, #12]	; (800d344 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	2020      	movs	r0, #32
 800d33a:	4798      	blx	r3
}
 800d33c:	bf00      	nop
 800d33e:	3708      	adds	r7, #8
 800d340:	46bd      	mov	sp, r7
 800d342:	bd80      	pop	{r7, pc}
 800d344:	20000988 	.word	0x20000988

0800d348 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b082      	sub	sp, #8
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800d350:	4b03      	ldr	r3, [pc, #12]	; (800d360 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	2004      	movs	r0, #4
 800d356:	4798      	blx	r3
}
 800d358:	bf00      	nop
 800d35a:	3708      	adds	r7, #8
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}
 800d360:	20000988 	.word	0x20000988

0800d364 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b082      	sub	sp, #8
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800d36c:	4b03      	ldr	r3, [pc, #12]	; (800d37c <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	2008      	movs	r0, #8
 800d372:	4798      	blx	r3
}
 800d374:	bf00      	nop
 800d376:	3708      	adds	r7, #8
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}
 800d37c:	20000988 	.word	0x20000988

0800d380 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800d388:	4b03      	ldr	r3, [pc, #12]	; (800d398 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	2010      	movs	r0, #16
 800d38e:	4798      	blx	r3
}
 800d390:	bf00      	nop
 800d392:	3708      	adds	r7, #8
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}
 800d398:	20000988 	.word	0x20000988

0800d39c <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b084      	sub	sp, #16
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800d3a6:	f7f7 fe0c 	bl	8004fc2 <RBI_IsDCDC>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d112      	bne.n	800d3d6 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800d3b0:	f640 1023 	movw	r0, #2339	; 0x923
 800d3b4:	f7ff fe96 	bl	800d0e4 <SUBGRF_ReadRegister>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800d3bc:	7bfb      	ldrb	r3, [r7, #15]
 800d3be:	f023 0306 	bic.w	r3, r3, #6
 800d3c2:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800d3c4:	7bfa      	ldrb	r2, [r7, #15]
 800d3c6:	79fb      	ldrb	r3, [r7, #7]
 800d3c8:	4313      	orrs	r3, r2
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	f640 1023 	movw	r0, #2339	; 0x923
 800d3d2:	f7ff fe73 	bl	800d0bc <SUBGRF_WriteRegister>
  }
}
 800d3d6:	bf00      	nop
 800d3d8:	3710      	adds	r7, #16
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	bd80      	pop	{r7, pc}
	...

0800d3e0 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800d3e4:	2218      	movs	r2, #24
 800d3e6:	2100      	movs	r1, #0
 800d3e8:	4807      	ldr	r0, [pc, #28]	; (800d408 <UTIL_ADV_TRACE_Init+0x28>)
 800d3ea:	f000 fb49 	bl	800da80 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800d3ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d3f2:	2100      	movs	r1, #0
 800d3f4:	4805      	ldr	r0, [pc, #20]	; (800d40c <UTIL_ADV_TRACE_Init+0x2c>)
 800d3f6:	f000 fb43 	bl	800da80 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800d3fa:	4b05      	ldr	r3, [pc, #20]	; (800d410 <UTIL_ADV_TRACE_Init+0x30>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	4805      	ldr	r0, [pc, #20]	; (800d414 <UTIL_ADV_TRACE_Init+0x34>)
 800d400:	4798      	blx	r3
 800d402:	4603      	mov	r3, r0
}
 800d404:	4618      	mov	r0, r3
 800d406:	bd80      	pop	{r7, pc}
 800d408:	2000098c 	.word	0x2000098c
 800d40c:	200009a4 	.word	0x200009a4
 800d410:	08010b24 	.word	0x08010b24
 800d414:	0800d691 	.word	0x0800d691

0800d418 <UTIL_ADV_TRACE_StartRxProcess>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_StartRxProcess(void (*UserCallback)(uint8_t *PData, uint16_t Size, uint8_t Error))
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b082      	sub	sp, #8
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
  /* start the RX process */
  return UTIL_TraceDriver.StartRx(UserCallback);
 800d420:	4b04      	ldr	r3, [pc, #16]	; (800d434 <UTIL_ADV_TRACE_StartRxProcess+0x1c>)
 800d422:	689b      	ldr	r3, [r3, #8]
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	4798      	blx	r3
 800d428:	4603      	mov	r3, r0
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3708      	adds	r7, #8
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	08010b24 	.word	0x08010b24

0800d438 <UTIL_ADV_TRACE_COND_FSend>:

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800d438:	b408      	push	{r3}
 800d43a:	b580      	push	{r7, lr}
 800d43c:	b08d      	sub	sp, #52	; 0x34
 800d43e:	af00      	add	r7, sp, #0
 800d440:	60f8      	str	r0, [r7, #12]
 800d442:	60b9      	str	r1, [r7, #8]
 800d444:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800d446:	2300      	movs	r3, #0
 800d448:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800d44a:	2300      	movs	r3, #0
 800d44c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800d44e:	4b37      	ldr	r3, [pc, #220]	; (800d52c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d450:	7a1b      	ldrb	r3, [r3, #8]
 800d452:	461a      	mov	r2, r3
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	4293      	cmp	r3, r2
 800d458:	d902      	bls.n	800d460 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800d45a:	f06f 0304 	mvn.w	r3, #4
 800d45e:	e05e      	b.n	800d51e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800d460:	4b32      	ldr	r3, [pc, #200]	; (800d52c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d462:	68da      	ldr	r2, [r3, #12]
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	4013      	ands	r3, r2
 800d468:	68ba      	ldr	r2, [r7, #8]
 800d46a:	429a      	cmp	r2, r3
 800d46c:	d002      	beq.n	800d474 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800d46e:	f06f 0305 	mvn.w	r3, #5
 800d472:	e054      	b.n	800d51e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800d474:	4b2d      	ldr	r3, [pc, #180]	; (800d52c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d00a      	beq.n	800d492 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d007      	beq.n	800d492 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800d482:	4b2a      	ldr	r3, [pc, #168]	; (800d52c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800d484:	685b      	ldr	r3, [r3, #4]
 800d486:	f107 0116 	add.w	r1, r7, #22
 800d48a:	f107 0218 	add.w	r2, r7, #24
 800d48e:	4610      	mov	r0, r2
 800d490:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800d492:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d496:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800d498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d49a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d49c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d4a0:	4823      	ldr	r0, [pc, #140]	; (800d530 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800d4a2:	f001 fbe9 	bl	800ec78 <vsniprintf>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 800d4aa:	f000 f9f7 	bl	800d89c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800d4ae:	8afa      	ldrh	r2, [r7, #22]
 800d4b0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d4b2:	4413      	add	r3, r2
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	f107 0214 	add.w	r2, r7, #20
 800d4ba:	4611      	mov	r1, r2
 800d4bc:	4618      	mov	r0, r3
 800d4be:	f000 f96f 	bl	800d7a0 <TRACE_AllocateBufer>
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4c8:	d025      	beq.n	800d516 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d4ce:	e00e      	b.n	800d4ee <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800d4d0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4d2:	8aba      	ldrh	r2, [r7, #20]
 800d4d4:	3330      	adds	r3, #48	; 0x30
 800d4d6:	443b      	add	r3, r7
 800d4d8:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800d4dc:	4b15      	ldr	r3, [pc, #84]	; (800d534 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800d4de:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800d4e0:	8abb      	ldrh	r3, [r7, #20]
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800d4e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800d4ee:	8afb      	ldrh	r3, [r7, #22]
 800d4f0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d4f2:	429a      	cmp	r2, r3
 800d4f4:	d3ec      	bcc.n	800d4d0 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800d4f6:	8abb      	ldrh	r3, [r7, #20]
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	4b0e      	ldr	r3, [pc, #56]	; (800d534 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800d4fc:	18d0      	adds	r0, r2, r3
 800d4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d500:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d502:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d506:	f001 fbb7 	bl	800ec78 <vsniprintf>
    va_end(vaArgs);

    TRACE_UnLock();
 800d50a:	f000 f9e5 	bl	800d8d8 <TRACE_UnLock>

    return TRACE_Send();
 800d50e:	f000 f83b 	bl	800d588 <TRACE_Send>
 800d512:	4603      	mov	r3, r0
 800d514:	e003      	b.n	800d51e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800d516:	f000 f9df 	bl	800d8d8 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800d51a:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800d51e:	4618      	mov	r0, r3
 800d520:	3734      	adds	r7, #52	; 0x34
 800d522:	46bd      	mov	sp, r7
 800d524:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d528:	b001      	add	sp, #4
 800d52a:	4770      	bx	lr
 800d52c:	2000098c 	.word	0x2000098c
 800d530:	20000ba4 	.word	0x20000ba4
 800d534:	200009a4 	.word	0x200009a4

0800d538 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800d538:	b480      	push	{r7}
 800d53a:	b083      	sub	sp, #12
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 800d540:	4a03      	ldr	r2, [pc, #12]	; (800d550 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6053      	str	r3, [r2, #4]
}
 800d546:	bf00      	nop
 800d548:	370c      	adds	r7, #12
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bc80      	pop	{r7}
 800d54e:	4770      	bx	lr
 800d550:	2000098c 	.word	0x2000098c

0800d554 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800d554:	b480      	push	{r7}
 800d556:	b083      	sub	sp, #12
 800d558:	af00      	add	r7, sp, #0
 800d55a:	4603      	mov	r3, r0
 800d55c:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800d55e:	4a04      	ldr	r2, [pc, #16]	; (800d570 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800d560:	79fb      	ldrb	r3, [r7, #7]
 800d562:	7213      	strb	r3, [r2, #8]
}
 800d564:	bf00      	nop
 800d566:	370c      	adds	r7, #12
 800d568:	46bd      	mov	sp, r7
 800d56a:	bc80      	pop	{r7}
 800d56c:	4770      	bx	lr
 800d56e:	bf00      	nop
 800d570:	2000098c 	.word	0x2000098c

0800d574 <UTIL_ADV_TRACE_GetVerboseLevel>:

uint8_t UTIL_ADV_TRACE_GetVerboseLevel(void)
{
 800d574:	b480      	push	{r7}
 800d576:	af00      	add	r7, sp, #0
	return ADV_TRACE_Ctx.CurrentVerboseLevel;
 800d578:	4b02      	ldr	r3, [pc, #8]	; (800d584 <UTIL_ADV_TRACE_GetVerboseLevel+0x10>)
 800d57a:	7a1b      	ldrb	r3, [r3, #8]
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	46bd      	mov	sp, r7
 800d580:	bc80      	pop	{r7}
 800d582:	4770      	bx	lr
 800d584:	2000098c 	.word	0x2000098c

0800d588 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b088      	sub	sp, #32
 800d58c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 800d58e:	2300      	movs	r3, #0
 800d590:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800d592:	2300      	movs	r3, #0
 800d594:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d596:	f3ef 8310 	mrs	r3, PRIMASK
 800d59a:	613b      	str	r3, [r7, #16]
  return(result);
 800d59c:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 800d59e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d5a0:	b672      	cpsid	i
}
 800d5a2:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 800d5a4:	f000 f9b6 	bl	800d914 <TRACE_IsLocked>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d15d      	bne.n	800d66a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800d5ae:	f000 f975 	bl	800d89c <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800d5b2:	4b34      	ldr	r3, [pc, #208]	; (800d684 <TRACE_Send+0xfc>)
 800d5b4:	8a1a      	ldrh	r2, [r3, #16]
 800d5b6:	4b33      	ldr	r3, [pc, #204]	; (800d684 <TRACE_Send+0xfc>)
 800d5b8:	8a5b      	ldrh	r3, [r3, #18]
 800d5ba:	429a      	cmp	r2, r3
 800d5bc:	d04d      	beq.n	800d65a <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800d5be:	4b31      	ldr	r3, [pc, #196]	; (800d684 <TRACE_Send+0xfc>)
 800d5c0:	789b      	ldrb	r3, [r3, #2]
 800d5c2:	2b01      	cmp	r3, #1
 800d5c4:	d117      	bne.n	800d5f6 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800d5c6:	4b2f      	ldr	r3, [pc, #188]	; (800d684 <TRACE_Send+0xfc>)
 800d5c8:	881a      	ldrh	r2, [r3, #0]
 800d5ca:	4b2e      	ldr	r3, [pc, #184]	; (800d684 <TRACE_Send+0xfc>)
 800d5cc:	8a1b      	ldrh	r3, [r3, #16]
 800d5ce:	1ad3      	subs	r3, r2, r3
 800d5d0:	b29a      	uxth	r2, r3
 800d5d2:	4b2c      	ldr	r3, [pc, #176]	; (800d684 <TRACE_Send+0xfc>)
 800d5d4:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800d5d6:	4b2b      	ldr	r3, [pc, #172]	; (800d684 <TRACE_Send+0xfc>)
 800d5d8:	2202      	movs	r2, #2
 800d5da:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800d5dc:	4b29      	ldr	r3, [pc, #164]	; (800d684 <TRACE_Send+0xfc>)
 800d5de:	2200      	movs	r2, #0
 800d5e0:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 800d5e2:	4b28      	ldr	r3, [pc, #160]	; (800d684 <TRACE_Send+0xfc>)
 800d5e4:	8a9b      	ldrh	r3, [r3, #20]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d105      	bne.n	800d5f6 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800d5ea:	4b26      	ldr	r3, [pc, #152]	; (800d684 <TRACE_Send+0xfc>)
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800d5f0:	4b24      	ldr	r3, [pc, #144]	; (800d684 <TRACE_Send+0xfc>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800d5f6:	4b23      	ldr	r3, [pc, #140]	; (800d684 <TRACE_Send+0xfc>)
 800d5f8:	789b      	ldrb	r3, [r3, #2]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d115      	bne.n	800d62a <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800d5fe:	4b21      	ldr	r3, [pc, #132]	; (800d684 <TRACE_Send+0xfc>)
 800d600:	8a5a      	ldrh	r2, [r3, #18]
 800d602:	4b20      	ldr	r3, [pc, #128]	; (800d684 <TRACE_Send+0xfc>)
 800d604:	8a1b      	ldrh	r3, [r3, #16]
 800d606:	429a      	cmp	r2, r3
 800d608:	d908      	bls.n	800d61c <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800d60a:	4b1e      	ldr	r3, [pc, #120]	; (800d684 <TRACE_Send+0xfc>)
 800d60c:	8a5a      	ldrh	r2, [r3, #18]
 800d60e:	4b1d      	ldr	r3, [pc, #116]	; (800d684 <TRACE_Send+0xfc>)
 800d610:	8a1b      	ldrh	r3, [r3, #16]
 800d612:	1ad3      	subs	r3, r2, r3
 800d614:	b29a      	uxth	r2, r3
 800d616:	4b1b      	ldr	r3, [pc, #108]	; (800d684 <TRACE_Send+0xfc>)
 800d618:	829a      	strh	r2, [r3, #20]
 800d61a:	e006      	b.n	800d62a <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800d61c:	4b19      	ldr	r3, [pc, #100]	; (800d684 <TRACE_Send+0xfc>)
 800d61e:	8a1b      	ldrh	r3, [r3, #16]
 800d620:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d624:	b29a      	uxth	r2, r3
 800d626:	4b17      	ldr	r3, [pc, #92]	; (800d684 <TRACE_Send+0xfc>)
 800d628:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800d62a:	4b16      	ldr	r3, [pc, #88]	; (800d684 <TRACE_Send+0xfc>)
 800d62c:	8a1b      	ldrh	r3, [r3, #16]
 800d62e:	461a      	mov	r2, r3
 800d630:	4b15      	ldr	r3, [pc, #84]	; (800d688 <TRACE_Send+0x100>)
 800d632:	4413      	add	r3, r2
 800d634:	61bb      	str	r3, [r7, #24]
 800d636:	697b      	ldr	r3, [r7, #20]
 800d638:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	f383 8810 	msr	PRIMASK, r3
}
 800d640:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 800d642:	f7f6 ffc9 	bl	80045d8 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800d646:	4b11      	ldr	r3, [pc, #68]	; (800d68c <TRACE_Send+0x104>)
 800d648:	68db      	ldr	r3, [r3, #12]
 800d64a:	4a0e      	ldr	r2, [pc, #56]	; (800d684 <TRACE_Send+0xfc>)
 800d64c:	8a92      	ldrh	r2, [r2, #20]
 800d64e:	4611      	mov	r1, r2
 800d650:	69b8      	ldr	r0, [r7, #24]
 800d652:	4798      	blx	r3
 800d654:	4603      	mov	r3, r0
 800d656:	77fb      	strb	r3, [r7, #31]
 800d658:	e00d      	b.n	800d676 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800d65a:	f000 f93d 	bl	800d8d8 <TRACE_UnLock>
 800d65e:	697b      	ldr	r3, [r7, #20]
 800d660:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d662:	68bb      	ldr	r3, [r7, #8]
 800d664:	f383 8810 	msr	PRIMASK, r3
}
 800d668:	e005      	b.n	800d676 <TRACE_Send+0xee>
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f383 8810 	msr	PRIMASK, r3
}
 800d674:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 800d676:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3720      	adds	r7, #32
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}
 800d682:	bf00      	nop
 800d684:	2000098c 	.word	0x2000098c
 800d688:	200009a4 	.word	0x200009a4
 800d68c:	08010b24 	.word	0x08010b24

0800d690 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 800d690:	b580      	push	{r7, lr}
 800d692:	b086      	sub	sp, #24
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d698:	f3ef 8310 	mrs	r3, PRIMASK
 800d69c:	613b      	str	r3, [r7, #16]
  return(result);
 800d69e:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d6a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d6a2:	b672      	cpsid	i
}
 800d6a4:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800d6a6:	4b3b      	ldr	r3, [pc, #236]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6a8:	789b      	ldrb	r3, [r3, #2]
 800d6aa:	2b02      	cmp	r3, #2
 800d6ac:	d106      	bne.n	800d6bc <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800d6ae:	4b39      	ldr	r3, [pc, #228]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 800d6b4:	4b37      	ldr	r3, [pc, #220]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	821a      	strh	r2, [r3, #16]
 800d6ba:	e00a      	b.n	800d6d2 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800d6bc:	4b35      	ldr	r3, [pc, #212]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6be:	8a1a      	ldrh	r2, [r3, #16]
 800d6c0:	4b34      	ldr	r3, [pc, #208]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6c2:	8a9b      	ldrh	r3, [r3, #20]
 800d6c4:	4413      	add	r3, r2
 800d6c6:	b29b      	uxth	r3, r3
 800d6c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6cc:	b29a      	uxth	r2, r3
 800d6ce:	4b31      	ldr	r3, [pc, #196]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6d0:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800d6d2:	4b30      	ldr	r3, [pc, #192]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6d4:	8a1a      	ldrh	r2, [r3, #16]
 800d6d6:	4b2f      	ldr	r3, [pc, #188]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6d8:	8a5b      	ldrh	r3, [r3, #18]
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d04b      	beq.n	800d776 <TRACE_TxCpltCallback+0xe6>
 800d6de:	4b2d      	ldr	r3, [pc, #180]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6e0:	8adb      	ldrh	r3, [r3, #22]
 800d6e2:	2b01      	cmp	r3, #1
 800d6e4:	d147      	bne.n	800d776 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800d6e6:	4b2b      	ldr	r3, [pc, #172]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6e8:	789b      	ldrb	r3, [r3, #2]
 800d6ea:	2b01      	cmp	r3, #1
 800d6ec:	d117      	bne.n	800d71e <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800d6ee:	4b29      	ldr	r3, [pc, #164]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6f0:	881a      	ldrh	r2, [r3, #0]
 800d6f2:	4b28      	ldr	r3, [pc, #160]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6f4:	8a1b      	ldrh	r3, [r3, #16]
 800d6f6:	1ad3      	subs	r3, r2, r3
 800d6f8:	b29a      	uxth	r2, r3
 800d6fa:	4b26      	ldr	r3, [pc, #152]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d6fc:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800d6fe:	4b25      	ldr	r3, [pc, #148]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d700:	2202      	movs	r2, #2
 800d702:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 800d704:	4b23      	ldr	r3, [pc, #140]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d706:	2200      	movs	r2, #0
 800d708:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 800d70a:	4b22      	ldr	r3, [pc, #136]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d70c:	8a9b      	ldrh	r3, [r3, #20]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d105      	bne.n	800d71e <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800d712:	4b20      	ldr	r3, [pc, #128]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d714:	2200      	movs	r2, #0
 800d716:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800d718:	4b1e      	ldr	r3, [pc, #120]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d71a:	2200      	movs	r2, #0
 800d71c:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800d71e:	4b1d      	ldr	r3, [pc, #116]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d720:	789b      	ldrb	r3, [r3, #2]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d115      	bne.n	800d752 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800d726:	4b1b      	ldr	r3, [pc, #108]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d728:	8a5a      	ldrh	r2, [r3, #18]
 800d72a:	4b1a      	ldr	r3, [pc, #104]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d72c:	8a1b      	ldrh	r3, [r3, #16]
 800d72e:	429a      	cmp	r2, r3
 800d730:	d908      	bls.n	800d744 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800d732:	4b18      	ldr	r3, [pc, #96]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d734:	8a5a      	ldrh	r2, [r3, #18]
 800d736:	4b17      	ldr	r3, [pc, #92]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d738:	8a1b      	ldrh	r3, [r3, #16]
 800d73a:	1ad3      	subs	r3, r2, r3
 800d73c:	b29a      	uxth	r2, r3
 800d73e:	4b15      	ldr	r3, [pc, #84]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d740:	829a      	strh	r2, [r3, #20]
 800d742:	e006      	b.n	800d752 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800d744:	4b13      	ldr	r3, [pc, #76]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d746:	8a1b      	ldrh	r3, [r3, #16]
 800d748:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d74c:	b29a      	uxth	r2, r3
 800d74e:	4b11      	ldr	r3, [pc, #68]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d750:	829a      	strh	r2, [r3, #20]
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	f383 8810 	msr	PRIMASK, r3
}
 800d75c:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 800d75e:	4b0e      	ldr	r3, [pc, #56]	; (800d798 <TRACE_TxCpltCallback+0x108>)
 800d760:	68db      	ldr	r3, [r3, #12]
 800d762:	4a0c      	ldr	r2, [pc, #48]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d764:	8a12      	ldrh	r2, [r2, #16]
 800d766:	4611      	mov	r1, r2
 800d768:	4a0c      	ldr	r2, [pc, #48]	; (800d79c <TRACE_TxCpltCallback+0x10c>)
 800d76a:	440a      	add	r2, r1
 800d76c:	4909      	ldr	r1, [pc, #36]	; (800d794 <TRACE_TxCpltCallback+0x104>)
 800d76e:	8a89      	ldrh	r1, [r1, #20]
 800d770:	4610      	mov	r0, r2
 800d772:	4798      	blx	r3
 800d774:	e00a      	b.n	800d78c <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 800d776:	f7f6 ff37 	bl	80045e8 <UTIL_ADV_TRACE_PostSendHook>
 800d77a:	697b      	ldr	r3, [r7, #20]
 800d77c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	f383 8810 	msr	PRIMASK, r3
}
 800d784:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 800d786:	f000 f8a7 	bl	800d8d8 <TRACE_UnLock>
  }
}
 800d78a:	bf00      	nop
 800d78c:	bf00      	nop
 800d78e:	3718      	adds	r7, #24
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}
 800d794:	2000098c 	.word	0x2000098c
 800d798:	08010b24 	.word	0x08010b24
 800d79c:	200009a4 	.word	0x200009a4

0800d7a0 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b087      	sub	sp, #28
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	6039      	str	r1, [r7, #0]
 800d7aa:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800d7ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d7b0:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d7b2:	f3ef 8310 	mrs	r3, PRIMASK
 800d7b6:	60fb      	str	r3, [r7, #12]
  return(result);
 800d7b8:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d7ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d7bc:	b672      	cpsid	i
}
 800d7be:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800d7c0:	4b35      	ldr	r3, [pc, #212]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7c2:	8a5a      	ldrh	r2, [r3, #18]
 800d7c4:	4b34      	ldr	r3, [pc, #208]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7c6:	8a1b      	ldrh	r3, [r3, #16]
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	d11b      	bne.n	800d804 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800d7cc:	4b32      	ldr	r3, [pc, #200]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7ce:	8a5b      	ldrh	r3, [r3, #18]
 800d7d0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d7d4:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800d7d6:	88fa      	ldrh	r2, [r7, #6]
 800d7d8:	8afb      	ldrh	r3, [r7, #22]
 800d7da:	429a      	cmp	r2, r3
 800d7dc:	d33a      	bcc.n	800d854 <TRACE_AllocateBufer+0xb4>
 800d7de:	4b2e      	ldr	r3, [pc, #184]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7e0:	8a1b      	ldrh	r3, [r3, #16]
 800d7e2:	88fa      	ldrh	r2, [r7, #6]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d235      	bcs.n	800d854 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800d7e8:	4b2b      	ldr	r3, [pc, #172]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800d7ee:	4b2a      	ldr	r3, [pc, #168]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7f0:	8a5a      	ldrh	r2, [r3, #18]
 800d7f2:	4b29      	ldr	r3, [pc, #164]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7f4:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800d7f6:	4b28      	ldr	r3, [pc, #160]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7f8:	8a1b      	ldrh	r3, [r3, #16]
 800d7fa:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800d7fc:	4b26      	ldr	r3, [pc, #152]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d7fe:	2200      	movs	r2, #0
 800d800:	825a      	strh	r2, [r3, #18]
 800d802:	e027      	b.n	800d854 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800d804:	4b24      	ldr	r3, [pc, #144]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d806:	8a5a      	ldrh	r2, [r3, #18]
 800d808:	4b23      	ldr	r3, [pc, #140]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d80a:	8a1b      	ldrh	r3, [r3, #16]
 800d80c:	429a      	cmp	r2, r3
 800d80e:	d91b      	bls.n	800d848 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800d810:	4b21      	ldr	r3, [pc, #132]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d812:	8a5b      	ldrh	r3, [r3, #18]
 800d814:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d818:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800d81a:	88fa      	ldrh	r2, [r7, #6]
 800d81c:	8afb      	ldrh	r3, [r7, #22]
 800d81e:	429a      	cmp	r2, r3
 800d820:	d318      	bcc.n	800d854 <TRACE_AllocateBufer+0xb4>
 800d822:	4b1d      	ldr	r3, [pc, #116]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d824:	8a1b      	ldrh	r3, [r3, #16]
 800d826:	88fa      	ldrh	r2, [r7, #6]
 800d828:	429a      	cmp	r2, r3
 800d82a:	d213      	bcs.n	800d854 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800d82c:	4b1a      	ldr	r3, [pc, #104]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d82e:	2201      	movs	r2, #1
 800d830:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800d832:	4b19      	ldr	r3, [pc, #100]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d834:	8a5a      	ldrh	r2, [r3, #18]
 800d836:	4b18      	ldr	r3, [pc, #96]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d838:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800d83a:	4b17      	ldr	r3, [pc, #92]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d83c:	8a1b      	ldrh	r3, [r3, #16]
 800d83e:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800d840:	4b15      	ldr	r3, [pc, #84]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d842:	2200      	movs	r2, #0
 800d844:	825a      	strh	r2, [r3, #18]
 800d846:	e005      	b.n	800d854 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800d848:	4b13      	ldr	r3, [pc, #76]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d84a:	8a1a      	ldrh	r2, [r3, #16]
 800d84c:	4b12      	ldr	r3, [pc, #72]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d84e:	8a5b      	ldrh	r3, [r3, #18]
 800d850:	1ad3      	subs	r3, r2, r3
 800d852:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 800d854:	8afa      	ldrh	r2, [r7, #22]
 800d856:	88fb      	ldrh	r3, [r7, #6]
 800d858:	429a      	cmp	r2, r3
 800d85a:	d90f      	bls.n	800d87c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800d85c:	4b0e      	ldr	r3, [pc, #56]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d85e:	8a5a      	ldrh	r2, [r3, #18]
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800d864:	4b0c      	ldr	r3, [pc, #48]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d866:	8a5a      	ldrh	r2, [r3, #18]
 800d868:	88fb      	ldrh	r3, [r7, #6]
 800d86a:	4413      	add	r3, r2
 800d86c:	b29b      	uxth	r3, r3
 800d86e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d872:	b29a      	uxth	r2, r3
 800d874:	4b08      	ldr	r3, [pc, #32]	; (800d898 <TRACE_AllocateBufer+0xf8>)
 800d876:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800d878:	2300      	movs	r3, #0
 800d87a:	82bb      	strh	r3, [r7, #20]
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	f383 8810 	msr	PRIMASK, r3
}
 800d886:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 800d888:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	371c      	adds	r7, #28
 800d890:	46bd      	mov	sp, r7
 800d892:	bc80      	pop	{r7}
 800d894:	4770      	bx	lr
 800d896:	bf00      	nop
 800d898:	2000098c 	.word	0x2000098c

0800d89c <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b085      	sub	sp, #20
 800d8a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8a2:	f3ef 8310 	mrs	r3, PRIMASK
 800d8a6:	607b      	str	r3, [r7, #4]
  return(result);
 800d8a8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d8aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d8ac:	b672      	cpsid	i
}
 800d8ae:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800d8b0:	4b08      	ldr	r3, [pc, #32]	; (800d8d4 <TRACE_Lock+0x38>)
 800d8b2:	8adb      	ldrh	r3, [r3, #22]
 800d8b4:	3301      	adds	r3, #1
 800d8b6:	b29a      	uxth	r2, r3
 800d8b8:	4b06      	ldr	r3, [pc, #24]	; (800d8d4 <TRACE_Lock+0x38>)
 800d8ba:	82da      	strh	r2, [r3, #22]
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	f383 8810 	msr	PRIMASK, r3
}
 800d8c6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800d8c8:	bf00      	nop
 800d8ca:	3714      	adds	r7, #20
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bc80      	pop	{r7}
 800d8d0:	4770      	bx	lr
 800d8d2:	bf00      	nop
 800d8d4:	2000098c 	.word	0x2000098c

0800d8d8 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 800d8d8:	b480      	push	{r7}
 800d8da:	b085      	sub	sp, #20
 800d8dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8de:	f3ef 8310 	mrs	r3, PRIMASK
 800d8e2:	607b      	str	r3, [r7, #4]
  return(result);
 800d8e4:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d8e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d8e8:	b672      	cpsid	i
}
 800d8ea:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800d8ec:	4b08      	ldr	r3, [pc, #32]	; (800d910 <TRACE_UnLock+0x38>)
 800d8ee:	8adb      	ldrh	r3, [r3, #22]
 800d8f0:	3b01      	subs	r3, #1
 800d8f2:	b29a      	uxth	r2, r3
 800d8f4:	4b06      	ldr	r3, [pc, #24]	; (800d910 <TRACE_UnLock+0x38>)
 800d8f6:	82da      	strh	r2, [r3, #22]
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	f383 8810 	msr	PRIMASK, r3
}
 800d902:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800d904:	bf00      	nop
 800d906:	3714      	adds	r7, #20
 800d908:	46bd      	mov	sp, r7
 800d90a:	bc80      	pop	{r7}
 800d90c:	4770      	bx	lr
 800d90e:	bf00      	nop
 800d910:	2000098c 	.word	0x2000098c

0800d914 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 800d914:	b480      	push	{r7}
 800d916:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800d918:	4b05      	ldr	r3, [pc, #20]	; (800d930 <TRACE_IsLocked+0x1c>)
 800d91a:	8adb      	ldrh	r3, [r3, #22]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	bf14      	ite	ne
 800d920:	2301      	movne	r3, #1
 800d922:	2300      	moveq	r3, #0
 800d924:	b2db      	uxtb	r3, r3
}
 800d926:	4618      	mov	r0, r3
 800d928:	46bd      	mov	sp, r7
 800d92a:	bc80      	pop	{r7}
 800d92c:	4770      	bx	lr
 800d92e:	bf00      	nop
 800d930:	2000098c 	.word	0x2000098c

0800d934 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800d934:	b480      	push	{r7}
 800d936:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d938:	4b04      	ldr	r3, [pc, #16]	; (800d94c <UTIL_LPM_Init+0x18>)
 800d93a:	2200      	movs	r2, #0
 800d93c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d93e:	4b04      	ldr	r3, [pc, #16]	; (800d950 <UTIL_LPM_Init+0x1c>)
 800d940:	2200      	movs	r2, #0
 800d942:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d944:	bf00      	nop
 800d946:	46bd      	mov	sp, r7
 800d948:	bc80      	pop	{r7}
 800d94a:	4770      	bx	lr
 800d94c:	20000ca4 	.word	0x20000ca4
 800d950:	20000ca8 	.word	0x20000ca8

0800d954 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d954:	b480      	push	{r7}
 800d956:	b087      	sub	sp, #28
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
 800d95c:	460b      	mov	r3, r1
 800d95e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d960:	f3ef 8310 	mrs	r3, PRIMASK
 800d964:	613b      	str	r3, [r7, #16]
  return(result);
 800d966:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d968:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d96a:	b672      	cpsid	i
}
 800d96c:	bf00      	nop
  
  switch( state )
 800d96e:	78fb      	ldrb	r3, [r7, #3]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d008      	beq.n	800d986 <UTIL_LPM_SetStopMode+0x32>
 800d974:	2b01      	cmp	r3, #1
 800d976:	d10e      	bne.n	800d996 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800d978:	4b0d      	ldr	r3, [pc, #52]	; (800d9b0 <UTIL_LPM_SetStopMode+0x5c>)
 800d97a:	681a      	ldr	r2, [r3, #0]
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	4313      	orrs	r3, r2
 800d980:	4a0b      	ldr	r2, [pc, #44]	; (800d9b0 <UTIL_LPM_SetStopMode+0x5c>)
 800d982:	6013      	str	r3, [r2, #0]
      break;
 800d984:	e008      	b.n	800d998 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	43da      	mvns	r2, r3
 800d98a:	4b09      	ldr	r3, [pc, #36]	; (800d9b0 <UTIL_LPM_SetStopMode+0x5c>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	4013      	ands	r3, r2
 800d990:	4a07      	ldr	r2, [pc, #28]	; (800d9b0 <UTIL_LPM_SetStopMode+0x5c>)
 800d992:	6013      	str	r3, [r2, #0]
      break;
 800d994:	e000      	b.n	800d998 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800d996:	bf00      	nop
 800d998:	697b      	ldr	r3, [r7, #20]
 800d99a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f383 8810 	msr	PRIMASK, r3
}
 800d9a2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d9a4:	bf00      	nop
 800d9a6:	371c      	adds	r7, #28
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bc80      	pop	{r7}
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop
 800d9b0:	20000ca4 	.word	0x20000ca4

0800d9b4 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	b087      	sub	sp, #28
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
 800d9bc:	460b      	mov	r3, r1
 800d9be:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9c0:	f3ef 8310 	mrs	r3, PRIMASK
 800d9c4:	613b      	str	r3, [r7, #16]
  return(result);
 800d9c6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d9c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d9ca:	b672      	cpsid	i
}
 800d9cc:	bf00      	nop
  
  switch(state)
 800d9ce:	78fb      	ldrb	r3, [r7, #3]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d008      	beq.n	800d9e6 <UTIL_LPM_SetOffMode+0x32>
 800d9d4:	2b01      	cmp	r3, #1
 800d9d6:	d10e      	bne.n	800d9f6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800d9d8:	4b0d      	ldr	r3, [pc, #52]	; (800da10 <UTIL_LPM_SetOffMode+0x5c>)
 800d9da:	681a      	ldr	r2, [r3, #0]
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	4313      	orrs	r3, r2
 800d9e0:	4a0b      	ldr	r2, [pc, #44]	; (800da10 <UTIL_LPM_SetOffMode+0x5c>)
 800d9e2:	6013      	str	r3, [r2, #0]
      break;
 800d9e4:	e008      	b.n	800d9f8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	43da      	mvns	r2, r3
 800d9ea:	4b09      	ldr	r3, [pc, #36]	; (800da10 <UTIL_LPM_SetOffMode+0x5c>)
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	4013      	ands	r3, r2
 800d9f0:	4a07      	ldr	r2, [pc, #28]	; (800da10 <UTIL_LPM_SetOffMode+0x5c>)
 800d9f2:	6013      	str	r3, [r2, #0]
      break;
 800d9f4:	e000      	b.n	800d9f8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800d9f6:	bf00      	nop
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	f383 8810 	msr	PRIMASK, r3
}
 800da02:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800da04:	bf00      	nop
 800da06:	371c      	adds	r7, #28
 800da08:	46bd      	mov	sp, r7
 800da0a:	bc80      	pop	{r7}
 800da0c:	4770      	bx	lr
 800da0e:	bf00      	nop
 800da10:	20000ca8 	.word	0x20000ca8

0800da14 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da1a:	f3ef 8310 	mrs	r3, PRIMASK
 800da1e:	60bb      	str	r3, [r7, #8]
  return(result);
 800da20:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800da22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800da24:	b672      	cpsid	i
}
 800da26:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800da28:	4b12      	ldr	r3, [pc, #72]	; (800da74 <UTIL_LPM_EnterLowPower+0x60>)
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d006      	beq.n	800da3e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800da30:	4b11      	ldr	r3, [pc, #68]	; (800da78 <UTIL_LPM_EnterLowPower+0x64>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800da36:	4b10      	ldr	r3, [pc, #64]	; (800da78 <UTIL_LPM_EnterLowPower+0x64>)
 800da38:	685b      	ldr	r3, [r3, #4]
 800da3a:	4798      	blx	r3
 800da3c:	e010      	b.n	800da60 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800da3e:	4b0f      	ldr	r3, [pc, #60]	; (800da7c <UTIL_LPM_EnterLowPower+0x68>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d006      	beq.n	800da54 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800da46:	4b0c      	ldr	r3, [pc, #48]	; (800da78 <UTIL_LPM_EnterLowPower+0x64>)
 800da48:	689b      	ldr	r3, [r3, #8]
 800da4a:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800da4c:	4b0a      	ldr	r3, [pc, #40]	; (800da78 <UTIL_LPM_EnterLowPower+0x64>)
 800da4e:	68db      	ldr	r3, [r3, #12]
 800da50:	4798      	blx	r3
 800da52:	e005      	b.n	800da60 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800da54:	4b08      	ldr	r3, [pc, #32]	; (800da78 <UTIL_LPM_EnterLowPower+0x64>)
 800da56:	691b      	ldr	r3, [r3, #16]
 800da58:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800da5a:	4b07      	ldr	r3, [pc, #28]	; (800da78 <UTIL_LPM_EnterLowPower+0x64>)
 800da5c:	695b      	ldr	r3, [r3, #20]
 800da5e:	4798      	blx	r3
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f383 8810 	msr	PRIMASK, r3
}
 800da6a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800da6c:	bf00      	nop
 800da6e:	3710      	adds	r7, #16
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}
 800da74:	20000ca4 	.word	0x20000ca4
 800da78:	08010acc 	.word	0x08010acc
 800da7c:	20000ca8 	.word	0x20000ca8

0800da80 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800da80:	b480      	push	{r7}
 800da82:	b085      	sub	sp, #20
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
 800da88:	460b      	mov	r3, r1
 800da8a:	70fb      	strb	r3, [r7, #3]
 800da8c:	4613      	mov	r3, r2
 800da8e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800da94:	e004      	b.n	800daa0 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	1c5a      	adds	r2, r3, #1
 800da9a:	60fa      	str	r2, [r7, #12]
 800da9c:	78fa      	ldrb	r2, [r7, #3]
 800da9e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800daa0:	883b      	ldrh	r3, [r7, #0]
 800daa2:	1e5a      	subs	r2, r3, #1
 800daa4:	803a      	strh	r2, [r7, #0]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d1f5      	bne.n	800da96 <UTIL_MEM_set_8+0x16>
  }
}
 800daaa:	bf00      	nop
 800daac:	bf00      	nop
 800daae:	3714      	adds	r7, #20
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bc80      	pop	{r7}
 800dab4:	4770      	bx	lr
	...

0800dab8 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b08c      	sub	sp, #48	; 0x30
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800dac0:	4b67      	ldr	r3, [pc, #412]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800dac6:	4b66      	ldr	r3, [pc, #408]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800dac8:	681a      	ldr	r2, [r3, #0]
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	4013      	ands	r3, r2
 800dace:	4a64      	ldr	r2, [pc, #400]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800dad0:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800dad2:	e083      	b.n	800dbdc <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 800dad4:	2300      	movs	r3, #0
 800dad6:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800dad8:	e002      	b.n	800dae0 <UTIL_SEQ_Run+0x28>
    {
      counter++;
 800dada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dadc:	3301      	adds	r3, #1
 800dade:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800dae0:	4a60      	ldr	r2, [pc, #384]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800dae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dae4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800dae8:	4b5f      	ldr	r3, [pc, #380]	; (800dc68 <UTIL_SEQ_Run+0x1b0>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	401a      	ands	r2, r3
 800daee:	4b5c      	ldr	r3, [pc, #368]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4013      	ands	r3, r2
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d0f0      	beq.n	800dada <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 800daf8:	4a5a      	ldr	r2, [pc, #360]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800dafa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dafc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800db00:	4b59      	ldr	r3, [pc, #356]	; (800dc68 <UTIL_SEQ_Run+0x1b0>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	401a      	ands	r2, r3
 800db06:	4b56      	ldr	r3, [pc, #344]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4013      	ands	r3, r2
 800db0c:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800db0e:	4a55      	ldr	r2, [pc, #340]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800db10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db12:	00db      	lsls	r3, r3, #3
 800db14:	4413      	add	r3, r2
 800db16:	685a      	ldr	r2, [r3, #4]
 800db18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1a:	4013      	ands	r3, r2
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d106      	bne.n	800db2e <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800db20:	4a50      	ldr	r2, [pc, #320]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800db22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db24:	00db      	lsls	r3, r3, #3
 800db26:	4413      	add	r3, r2
 800db28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800db2c:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800db2e:	4a4d      	ldr	r2, [pc, #308]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800db30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db32:	00db      	lsls	r3, r3, #3
 800db34:	4413      	add	r3, r2
 800db36:	685a      	ldr	r2, [r3, #4]
 800db38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3a:	4013      	ands	r3, r2
 800db3c:	4618      	mov	r0, r3
 800db3e:	f000 f8f9 	bl	800dd34 <SEQ_BitPosition>
 800db42:	4603      	mov	r3, r0
 800db44:	461a      	mov	r2, r3
 800db46:	4b49      	ldr	r3, [pc, #292]	; (800dc6c <UTIL_SEQ_Run+0x1b4>)
 800db48:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800db4a:	4a46      	ldr	r2, [pc, #280]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800db4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db4e:	00db      	lsls	r3, r3, #3
 800db50:	4413      	add	r3, r2
 800db52:	685a      	ldr	r2, [r3, #4]
 800db54:	4b45      	ldr	r3, [pc, #276]	; (800dc6c <UTIL_SEQ_Run+0x1b4>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	2101      	movs	r1, #1
 800db5a:	fa01 f303 	lsl.w	r3, r1, r3
 800db5e:	43db      	mvns	r3, r3
 800db60:	401a      	ands	r2, r3
 800db62:	4940      	ldr	r1, [pc, #256]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800db64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db66:	00db      	lsls	r3, r3, #3
 800db68:	440b      	add	r3, r1
 800db6a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db6c:	f3ef 8310 	mrs	r3, PRIMASK
 800db70:	61bb      	str	r3, [r7, #24]
  return(result);
 800db72:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800db74:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800db76:	b672      	cpsid	i
}
 800db78:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800db7a:	4b3c      	ldr	r3, [pc, #240]	; (800dc6c <UTIL_SEQ_Run+0x1b4>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	2201      	movs	r2, #1
 800db80:	fa02 f303 	lsl.w	r3, r2, r3
 800db84:	43da      	mvns	r2, r3
 800db86:	4b3a      	ldr	r3, [pc, #232]	; (800dc70 <UTIL_SEQ_Run+0x1b8>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4013      	ands	r3, r2
 800db8c:	4a38      	ldr	r2, [pc, #224]	; (800dc70 <UTIL_SEQ_Run+0x1b8>)
 800db8e:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800db90:	2302      	movs	r3, #2
 800db92:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db94:	e013      	b.n	800dbbe <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800db96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db98:	3b01      	subs	r3, #1
 800db9a:	4a32      	ldr	r2, [pc, #200]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800db9c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800dba0:	4b32      	ldr	r3, [pc, #200]	; (800dc6c <UTIL_SEQ_Run+0x1b4>)
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	2201      	movs	r2, #1
 800dba6:	fa02 f303 	lsl.w	r3, r2, r3
 800dbaa:	43da      	mvns	r2, r3
 800dbac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbae:	3b01      	subs	r3, #1
 800dbb0:	400a      	ands	r2, r1
 800dbb2:	492c      	ldr	r1, [pc, #176]	; (800dc64 <UTIL_SEQ_Run+0x1ac>)
 800dbb4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800dbb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbba:	3b01      	subs	r3, #1
 800dbbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dbbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d1e8      	bne.n	800db96 <UTIL_SEQ_Run+0xde>
 800dbc4:	6a3b      	ldr	r3, [r7, #32]
 800dbc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbc8:	697b      	ldr	r3, [r7, #20]
 800dbca:	f383 8810 	msr	PRIMASK, r3
}
 800dbce:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800dbd0:	4b26      	ldr	r3, [pc, #152]	; (800dc6c <UTIL_SEQ_Run+0x1b4>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a27      	ldr	r2, [pc, #156]	; (800dc74 <UTIL_SEQ_Run+0x1bc>)
 800dbd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbda:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800dbdc:	4b24      	ldr	r3, [pc, #144]	; (800dc70 <UTIL_SEQ_Run+0x1b8>)
 800dbde:	681a      	ldr	r2, [r3, #0]
 800dbe0:	4b21      	ldr	r3, [pc, #132]	; (800dc68 <UTIL_SEQ_Run+0x1b0>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	401a      	ands	r2, r3
 800dbe6:	4b1e      	ldr	r3, [pc, #120]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	4013      	ands	r3, r2
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d007      	beq.n	800dc00 <UTIL_SEQ_Run+0x148>
 800dbf0:	4b21      	ldr	r3, [pc, #132]	; (800dc78 <UTIL_SEQ_Run+0x1c0>)
 800dbf2:	681a      	ldr	r2, [r3, #0]
 800dbf4:	4b21      	ldr	r3, [pc, #132]	; (800dc7c <UTIL_SEQ_Run+0x1c4>)
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	4013      	ands	r3, r2
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	f43f af6a 	beq.w	800dad4 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800dc00:	4b1a      	ldr	r3, [pc, #104]	; (800dc6c <UTIL_SEQ_Run+0x1b4>)
 800dc02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dc06:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800dc08:	f000 f888 	bl	800dd1c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc0c:	f3ef 8310 	mrs	r3, PRIMASK
 800dc10:	613b      	str	r3, [r7, #16]
  return(result);
 800dc12:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800dc14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc16:	b672      	cpsid	i
}
 800dc18:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 800dc1a:	4b15      	ldr	r3, [pc, #84]	; (800dc70 <UTIL_SEQ_Run+0x1b8>)
 800dc1c:	681a      	ldr	r2, [r3, #0]
 800dc1e:	4b12      	ldr	r3, [pc, #72]	; (800dc68 <UTIL_SEQ_Run+0x1b0>)
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	401a      	ands	r2, r3
 800dc24:	4b0e      	ldr	r3, [pc, #56]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	4013      	ands	r3, r2
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d108      	bne.n	800dc40 <UTIL_SEQ_Run+0x188>
 800dc2e:	4b12      	ldr	r3, [pc, #72]	; (800dc78 <UTIL_SEQ_Run+0x1c0>)
 800dc30:	681a      	ldr	r2, [r3, #0]
 800dc32:	4b12      	ldr	r3, [pc, #72]	; (800dc7c <UTIL_SEQ_Run+0x1c4>)
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	4013      	ands	r3, r2
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d101      	bne.n	800dc40 <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 800dc3c:	f7f6 fc5a 	bl	80044f4 <UTIL_SEQ_Idle>
 800dc40:	69fb      	ldr	r3, [r7, #28]
 800dc42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	f383 8810 	msr	PRIMASK, r3
}
 800dc4a:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 800dc4c:	f000 f86c 	bl	800dd28 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800dc50:	4a03      	ldr	r2, [pc, #12]	; (800dc60 <UTIL_SEQ_Run+0x1a8>)
 800dc52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc54:	6013      	str	r3, [r2, #0]

  return;
 800dc56:	bf00      	nop
}
 800dc58:	3730      	adds	r7, #48	; 0x30
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	20000020 	.word	0x20000020
 800dc64:	20000d3c 	.word	0x20000d3c
 800dc68:	2000001c 	.word	0x2000001c
 800dc6c:	20000cb8 	.word	0x20000cb8
 800dc70:	20000cac 	.word	0x20000cac
 800dc74:	20000cbc 	.word	0x20000cbc
 800dc78:	20000cb0 	.word	0x20000cb0
 800dc7c:	20000cb4 	.word	0x20000cb4

0800dc80 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b088      	sub	sp, #32
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	60f8      	str	r0, [r7, #12]
 800dc88:	60b9      	str	r1, [r7, #8]
 800dc8a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc8c:	f3ef 8310 	mrs	r3, PRIMASK
 800dc90:	617b      	str	r3, [r7, #20]
  return(result);
 800dc92:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800dc94:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc96:	b672      	cpsid	i
}
 800dc98:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f000 f84a 	bl	800dd34 <SEQ_BitPosition>
 800dca0:	4603      	mov	r3, r0
 800dca2:	4619      	mov	r1, r3
 800dca4:	4a06      	ldr	r2, [pc, #24]	; (800dcc0 <UTIL_SEQ_RegTask+0x40>)
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800dcac:	69fb      	ldr	r3, [r7, #28]
 800dcae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dcb0:	69bb      	ldr	r3, [r7, #24]
 800dcb2:	f383 8810 	msr	PRIMASK, r3
}
 800dcb6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800dcb8:	bf00      	nop
}
 800dcba:	3720      	adds	r7, #32
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}
 800dcc0:	20000cbc 	.word	0x20000cbc

0800dcc4 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b087      	sub	sp, #28
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
 800dccc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dcce:	f3ef 8310 	mrs	r3, PRIMASK
 800dcd2:	60fb      	str	r3, [r7, #12]
  return(result);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dcd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dcd8:	b672      	cpsid	i
}
 800dcda:	bf00      	nop

  TaskSet |= TaskId_bm;
 800dcdc:	4b0d      	ldr	r3, [pc, #52]	; (800dd14 <UTIL_SEQ_SetTask+0x50>)
 800dcde:	681a      	ldr	r2, [r3, #0]
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	4313      	orrs	r3, r2
 800dce4:	4a0b      	ldr	r2, [pc, #44]	; (800dd14 <UTIL_SEQ_SetTask+0x50>)
 800dce6:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800dce8:	4a0b      	ldr	r2, [pc, #44]	; (800dd18 <UTIL_SEQ_SetTask+0x54>)
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	431a      	orrs	r2, r3
 800dcf4:	4908      	ldr	r1, [pc, #32]	; (800dd18 <UTIL_SEQ_SetTask+0x54>)
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800dcfc:	697b      	ldr	r3, [r7, #20]
 800dcfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd00:	693b      	ldr	r3, [r7, #16]
 800dd02:	f383 8810 	msr	PRIMASK, r3
}
 800dd06:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800dd08:	bf00      	nop
}
 800dd0a:	371c      	adds	r7, #28
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bc80      	pop	{r7}
 800dd10:	4770      	bx	lr
 800dd12:	bf00      	nop
 800dd14:	20000cac 	.word	0x20000cac
 800dd18:	20000d3c 	.word	0x20000d3c

0800dd1c <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dd20:	bf00      	nop
}
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bc80      	pop	{r7}
 800dd26:	4770      	bx	lr

0800dd28 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800dd28:	b480      	push	{r7}
 800dd2a:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dd2c:	bf00      	nop
}
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	bc80      	pop	{r7}
 800dd32:	4770      	bx	lr

0800dd34 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800dd34:	b480      	push	{r7}
 800dd36:	b085      	sub	sp, #20
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	0c1b      	lsrs	r3, r3, #16
 800dd44:	041b      	lsls	r3, r3, #16
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d104      	bne.n	800dd54 <SEQ_BitPosition+0x20>
 800dd4a:	2310      	movs	r3, #16
 800dd4c:	73fb      	strb	r3, [r7, #15]
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	041b      	lsls	r3, r3, #16
 800dd52:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d105      	bne.n	800dd6a <SEQ_BitPosition+0x36>
 800dd5e:	7bfb      	ldrb	r3, [r7, #15]
 800dd60:	3308      	adds	r3, #8
 800dd62:	73fb      	strb	r3, [r7, #15]
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	021b      	lsls	r3, r3, #8
 800dd68:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d105      	bne.n	800dd80 <SEQ_BitPosition+0x4c>
 800dd74:	7bfb      	ldrb	r3, [r7, #15]
 800dd76:	3304      	adds	r3, #4
 800dd78:	73fb      	strb	r3, [r7, #15]
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	011b      	lsls	r3, r3, #4
 800dd7e:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	0f1b      	lsrs	r3, r3, #28
 800dd84:	4a06      	ldr	r2, [pc, #24]	; (800dda0 <SEQ_BitPosition+0x6c>)
 800dd86:	5cd2      	ldrb	r2, [r2, r3]
 800dd88:	7bfb      	ldrb	r3, [r7, #15]
 800dd8a:	4413      	add	r3, r2
 800dd8c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800dd8e:	7bfb      	ldrb	r3, [r7, #15]
 800dd90:	f1c3 031f 	rsb	r3, r3, #31
 800dd94:	b2db      	uxtb	r3, r3
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3714      	adds	r7, #20
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bc80      	pop	{r7}
 800dd9e:	4770      	bx	lr
 800dda0:	08010d24 	.word	0x08010d24

0800dda4 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800dda4:	b082      	sub	sp, #8
 800dda6:	b480      	push	{r7}
 800dda8:	b087      	sub	sp, #28
 800ddaa:	af00      	add	r7, sp, #0
 800ddac:	60f8      	str	r0, [r7, #12]
 800ddae:	1d38      	adds	r0, r7, #4
 800ddb0:	e880 0006 	stmia.w	r0, {r1, r2}
 800ddb4:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	613b      	str	r3, [r7, #16]
 800ddba:	2300      	movs	r3, #0
 800ddbc:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc2:	4413      	add	r3, r2
 800ddc4:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800ddc6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800ddca:	b29a      	uxth	r2, r3
 800ddcc:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800ddd0:	b29b      	uxth	r3, r3
 800ddd2:	4413      	add	r3, r2
 800ddd4:	b29b      	uxth	r3, r3
 800ddd6:	b21b      	sxth	r3, r3
 800ddd8:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800ddda:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ddde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800dde2:	db0a      	blt.n	800ddfa <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	3301      	adds	r3, #1
 800dde8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800ddea:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ddee:	b29b      	uxth	r3, r3
 800ddf0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800ddf4:	b29b      	uxth	r3, r3
 800ddf6:	b21b      	sxth	r3, r3
 800ddf8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	461a      	mov	r2, r3
 800ddfe:	f107 0310 	add.w	r3, r7, #16
 800de02:	e893 0003 	ldmia.w	r3, {r0, r1}
 800de06:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800de0a:	68f8      	ldr	r0, [r7, #12]
 800de0c:	371c      	adds	r7, #28
 800de0e:	46bd      	mov	sp, r7
 800de10:	bc80      	pop	{r7}
 800de12:	b002      	add	sp, #8
 800de14:	4770      	bx	lr
	...

0800de18 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b08a      	sub	sp, #40	; 0x28
 800de1c:	af02      	add	r7, sp, #8
 800de1e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800de20:	2300      	movs	r3, #0
 800de22:	61bb      	str	r3, [r7, #24]
 800de24:	2300      	movs	r3, #0
 800de26:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800de28:	2300      	movs	r3, #0
 800de2a:	613b      	str	r3, [r7, #16]
 800de2c:	2300      	movs	r3, #0
 800de2e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800de30:	4b14      	ldr	r3, [pc, #80]	; (800de84 <SysTimeGet+0x6c>)
 800de32:	691b      	ldr	r3, [r3, #16]
 800de34:	f107 0218 	add.w	r2, r7, #24
 800de38:	3204      	adds	r2, #4
 800de3a:	4610      	mov	r0, r2
 800de3c:	4798      	blx	r3
 800de3e:	4603      	mov	r3, r0
 800de40:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800de42:	4b10      	ldr	r3, [pc, #64]	; (800de84 <SysTimeGet+0x6c>)
 800de44:	68db      	ldr	r3, [r3, #12]
 800de46:	4798      	blx	r3
 800de48:	4603      	mov	r3, r0
 800de4a:	b21b      	sxth	r3, r3
 800de4c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800de4e:	4b0d      	ldr	r3, [pc, #52]	; (800de84 <SysTimeGet+0x6c>)
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	4798      	blx	r3
 800de54:	4603      	mov	r3, r0
 800de56:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800de58:	f107 0010 	add.w	r0, r7, #16
 800de5c:	69fb      	ldr	r3, [r7, #28]
 800de5e:	9300      	str	r3, [sp, #0]
 800de60:	69bb      	ldr	r3, [r7, #24]
 800de62:	f107 0208 	add.w	r2, r7, #8
 800de66:	ca06      	ldmia	r2, {r1, r2}
 800de68:	f7ff ff9c 	bl	800dda4 <SysTimeAdd>

  return sysTime;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	461a      	mov	r2, r3
 800de70:	f107 0310 	add.w	r3, r7, #16
 800de74:	e893 0003 	ldmia.w	r3, {r0, r1}
 800de78:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	3720      	adds	r7, #32
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}
 800de84:	08010b10 	.word	0x08010b10

0800de88 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800de8c:	4b04      	ldr	r3, [pc, #16]	; (800dea0 <UTIL_TIMER_Init+0x18>)
 800de8e:	2200      	movs	r2, #0
 800de90:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800de92:	4b04      	ldr	r3, [pc, #16]	; (800dea4 <UTIL_TIMER_Init+0x1c>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	4798      	blx	r3
 800de98:	4603      	mov	r3, r0
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	bd80      	pop	{r7, pc}
 800de9e:	bf00      	nop
 800dea0:	20000d4c 	.word	0x20000d4c
 800dea4:	08010ae4 	.word	0x08010ae4

0800dea8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b084      	sub	sp, #16
 800deac:	af00      	add	r7, sp, #0
 800deae:	60f8      	str	r0, [r7, #12]
 800deb0:	60b9      	str	r1, [r7, #8]
 800deb2:	603b      	str	r3, [r7, #0]
 800deb4:	4613      	mov	r3, r2
 800deb6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d023      	beq.n	800df06 <UTIL_TIMER_Create+0x5e>
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d020      	beq.n	800df06 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2200      	movs	r2, #0
 800dec8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800deca:	4b11      	ldr	r3, [pc, #68]	; (800df10 <UTIL_TIMER_Create+0x68>)
 800decc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dece:	68b8      	ldr	r0, [r7, #8]
 800ded0:	4798      	blx	r3
 800ded2:	4602      	mov	r2, r0
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2200      	movs	r2, #0
 800dedc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	2200      	movs	r2, #0
 800dee2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2200      	movs	r2, #0
 800dee8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	683a      	ldr	r2, [r7, #0]
 800deee:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	69ba      	ldr	r2, [r7, #24]
 800def4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	79fa      	ldrb	r2, [r7, #7]
 800defa:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	2200      	movs	r2, #0
 800df00:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800df02:	2300      	movs	r3, #0
 800df04:	e000      	b.n	800df08 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800df06:	2301      	movs	r3, #1
  }
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3710      	adds	r7, #16
 800df0c:	46bd      	mov	sp, r7
 800df0e:	bd80      	pop	{r7, pc}
 800df10:	08010ae4 	.word	0x08010ae4

0800df14 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b08a      	sub	sp, #40	; 0x28
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800df1c:	2300      	movs	r3, #0
 800df1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d056      	beq.n	800dfd6 <UTIL_TIMER_Start+0xc2>
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f000 f9a9 	bl	800e280 <TimerExists>
 800df2e:	4603      	mov	r3, r0
 800df30:	f083 0301 	eor.w	r3, r3, #1
 800df34:	b2db      	uxtb	r3, r3
 800df36:	2b00      	cmp	r3, #0
 800df38:	d04d      	beq.n	800dfd6 <UTIL_TIMER_Start+0xc2>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	7a5b      	ldrb	r3, [r3, #9]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d149      	bne.n	800dfd6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df42:	f3ef 8310 	mrs	r3, PRIMASK
 800df46:	613b      	str	r3, [r7, #16]
  return(result);
 800df48:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800df4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800df4c:	b672      	cpsid	i
}
 800df4e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	685b      	ldr	r3, [r3, #4]
 800df54:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800df56:	4b24      	ldr	r3, [pc, #144]	; (800dfe8 <UTIL_TIMER_Start+0xd4>)
 800df58:	6a1b      	ldr	r3, [r3, #32]
 800df5a:	4798      	blx	r3
 800df5c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800df5e:	6a3a      	ldr	r2, [r7, #32]
 800df60:	69bb      	ldr	r3, [r7, #24]
 800df62:	429a      	cmp	r2, r3
 800df64:	d201      	bcs.n	800df6a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800df66:	69bb      	ldr	r3, [r7, #24]
 800df68:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6a3a      	ldr	r2, [r7, #32]
 800df6e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2200      	movs	r2, #0
 800df74:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2201      	movs	r2, #1
 800df7a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2200      	movs	r2, #0
 800df80:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800df82:	4b1a      	ldr	r3, [pc, #104]	; (800dfec <UTIL_TIMER_Start+0xd8>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d106      	bne.n	800df98 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800df8a:	4b17      	ldr	r3, [pc, #92]	; (800dfe8 <UTIL_TIMER_Start+0xd4>)
 800df8c:	691b      	ldr	r3, [r3, #16]
 800df8e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800df90:	6878      	ldr	r0, [r7, #4]
 800df92:	f000 f9eb 	bl	800e36c <TimerInsertNewHeadTimer>
 800df96:	e017      	b.n	800dfc8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800df98:	4b13      	ldr	r3, [pc, #76]	; (800dfe8 <UTIL_TIMER_Start+0xd4>)
 800df9a:	699b      	ldr	r3, [r3, #24]
 800df9c:	4798      	blx	r3
 800df9e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681a      	ldr	r2, [r3, #0]
 800dfa4:	697b      	ldr	r3, [r7, #20]
 800dfa6:	441a      	add	r2, r3
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681a      	ldr	r2, [r3, #0]
 800dfb0:	4b0e      	ldr	r3, [pc, #56]	; (800dfec <UTIL_TIMER_Start+0xd8>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	429a      	cmp	r2, r3
 800dfb8:	d203      	bcs.n	800dfc2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f000 f9d6 	bl	800e36c <TimerInsertNewHeadTimer>
 800dfc0:	e002      	b.n	800dfc8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800dfc2:	6878      	ldr	r0, [r7, #4]
 800dfc4:	f000 f9a2 	bl	800e30c <TimerInsertTimer>
 800dfc8:	69fb      	ldr	r3, [r7, #28]
 800dfca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	f383 8810 	msr	PRIMASK, r3
}
 800dfd2:	bf00      	nop
  {
 800dfd4:	e002      	b.n	800dfdc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800dfdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	3728      	adds	r7, #40	; 0x28
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	bd80      	pop	{r7, pc}
 800dfe8:	08010ae4 	.word	0x08010ae4
 800dfec:	20000d4c 	.word	0x20000d4c

0800dff0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b088      	sub	sp, #32
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800dff8:	2300      	movs	r3, #0
 800dffa:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d05b      	beq.n	800e0ba <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e002:	f3ef 8310 	mrs	r3, PRIMASK
 800e006:	60fb      	str	r3, [r7, #12]
  return(result);
 800e008:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800e00a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e00c:	b672      	cpsid	i
}
 800e00e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800e010:	4b2d      	ldr	r3, [pc, #180]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800e016:	4b2c      	ldr	r3, [pc, #176]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2201      	movs	r2, #1
 800e020:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800e022:	4b29      	ldr	r3, [pc, #164]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d041      	beq.n	800e0ae <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	2200      	movs	r2, #0
 800e02e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800e030:	4b25      	ldr	r3, [pc, #148]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	687a      	ldr	r2, [r7, #4]
 800e036:	429a      	cmp	r2, r3
 800e038:	d134      	bne.n	800e0a4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800e03a:	4b23      	ldr	r3, [pc, #140]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	2200      	movs	r2, #0
 800e040:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800e042:	4b21      	ldr	r3, [pc, #132]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	695b      	ldr	r3, [r3, #20]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d00a      	beq.n	800e062 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800e04c:	4b1e      	ldr	r3, [pc, #120]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	695b      	ldr	r3, [r3, #20]
 800e052:	4a1d      	ldr	r2, [pc, #116]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e054:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800e056:	4b1c      	ldr	r3, [pc, #112]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4618      	mov	r0, r3
 800e05c:	f000 f92c 	bl	800e2b8 <TimerSetTimeout>
 800e060:	e023      	b.n	800e0aa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800e062:	4b1a      	ldr	r3, [pc, #104]	; (800e0cc <UTIL_TIMER_Stop+0xdc>)
 800e064:	68db      	ldr	r3, [r3, #12]
 800e066:	4798      	blx	r3
            TimerListHead = NULL;
 800e068:	4b17      	ldr	r3, [pc, #92]	; (800e0c8 <UTIL_TIMER_Stop+0xd8>)
 800e06a:	2200      	movs	r2, #0
 800e06c:	601a      	str	r2, [r3, #0]
 800e06e:	e01c      	b.n	800e0aa <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800e070:	697a      	ldr	r2, [r7, #20]
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	429a      	cmp	r2, r3
 800e076:	d110      	bne.n	800e09a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800e078:	697b      	ldr	r3, [r7, #20]
 800e07a:	695b      	ldr	r3, [r3, #20]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d006      	beq.n	800e08e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800e080:	697b      	ldr	r3, [r7, #20]
 800e082:	695b      	ldr	r3, [r3, #20]
 800e084:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800e086:	69bb      	ldr	r3, [r7, #24]
 800e088:	697a      	ldr	r2, [r7, #20]
 800e08a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800e08c:	e00d      	b.n	800e0aa <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800e08e:	2300      	movs	r3, #0
 800e090:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800e092:	69bb      	ldr	r3, [r7, #24]
 800e094:	697a      	ldr	r2, [r7, #20]
 800e096:	615a      	str	r2, [r3, #20]
            break;
 800e098:	e007      	b.n	800e0aa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800e09a:	697b      	ldr	r3, [r7, #20]
 800e09c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800e09e:	697b      	ldr	r3, [r7, #20]
 800e0a0:	695b      	ldr	r3, [r3, #20]
 800e0a2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800e0a4:	697b      	ldr	r3, [r7, #20]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d1e2      	bne.n	800e070 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	77fb      	strb	r3, [r7, #31]
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e0b2:	68bb      	ldr	r3, [r7, #8]
 800e0b4:	f383 8810 	msr	PRIMASK, r3
}
 800e0b8:	e001      	b.n	800e0be <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800e0be:	7ffb      	ldrb	r3, [r7, #31]
}
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	3720      	adds	r7, #32
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	bd80      	pop	{r7, pc}
 800e0c8:	20000d4c 	.word	0x20000d4c
 800e0cc:	08010ae4 	.word	0x08010ae4

0800e0d0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b084      	sub	sp, #16
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
 800e0d8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d102      	bne.n	800e0ea <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	73fb      	strb	r3, [r7, #15]
 800e0e8:	e014      	b.n	800e114 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800e0ea:	4b0d      	ldr	r3, [pc, #52]	; (800e120 <UTIL_TIMER_SetPeriod+0x50>)
 800e0ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0ee:	6838      	ldr	r0, [r7, #0]
 800e0f0:	4798      	blx	r3
 800e0f2:	4602      	mov	r2, r0
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f000 f8c1 	bl	800e280 <TimerExists>
 800e0fe:	4603      	mov	r3, r0
 800e100:	2b00      	cmp	r3, #0
 800e102:	d007      	beq.n	800e114 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f7ff ff73 	bl	800dff0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800e10a:	6878      	ldr	r0, [r7, #4]
 800e10c:	f7ff ff02 	bl	800df14 <UTIL_TIMER_Start>
 800e110:	4603      	mov	r3, r0
 800e112:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800e114:	7bfb      	ldrb	r3, [r7, #15]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3710      	adds	r7, #16
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}
 800e11e:	bf00      	nop
 800e120:	08010ae4 	.word	0x08010ae4

0800e124 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800e124:	b590      	push	{r4, r7, lr}
 800e126:	b089      	sub	sp, #36	; 0x24
 800e128:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e12a:	f3ef 8310 	mrs	r3, PRIMASK
 800e12e:	60bb      	str	r3, [r7, #8]
  return(result);
 800e130:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800e132:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800e134:	b672      	cpsid	i
}
 800e136:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800e138:	4b38      	ldr	r3, [pc, #224]	; (800e21c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800e13a:	695b      	ldr	r3, [r3, #20]
 800e13c:	4798      	blx	r3
 800e13e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800e140:	4b36      	ldr	r3, [pc, #216]	; (800e21c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800e142:	691b      	ldr	r3, [r3, #16]
 800e144:	4798      	blx	r3
 800e146:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800e148:	693a      	ldr	r2, [r7, #16]
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	1ad3      	subs	r3, r2, r3
 800e14e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800e150:	4b33      	ldr	r3, [pc, #204]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d037      	beq.n	800e1c8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800e158:	4b31      	ldr	r3, [pc, #196]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800e15e:	69fb      	ldr	r3, [r7, #28]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	68fa      	ldr	r2, [r7, #12]
 800e164:	429a      	cmp	r2, r3
 800e166:	d206      	bcs.n	800e176 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800e168:	69fb      	ldr	r3, [r7, #28]
 800e16a:	681a      	ldr	r2, [r3, #0]
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	1ad2      	subs	r2, r2, r3
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	601a      	str	r2, [r3, #0]
 800e174:	e002      	b.n	800e17c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800e176:	69fb      	ldr	r3, [r7, #28]
 800e178:	2200      	movs	r2, #0
 800e17a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800e17c:	69fb      	ldr	r3, [r7, #28]
 800e17e:	695b      	ldr	r3, [r3, #20]
 800e180:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800e182:	69fb      	ldr	r3, [r7, #28]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d1ea      	bne.n	800e15e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800e188:	e01e      	b.n	800e1c8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800e18a:	4b25      	ldr	r3, [pc, #148]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800e190:	4b23      	ldr	r3, [pc, #140]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	695b      	ldr	r3, [r3, #20]
 800e196:	4a22      	ldr	r2, [pc, #136]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e198:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800e19a:	69fb      	ldr	r3, [r7, #28]
 800e19c:	2200      	movs	r2, #0
 800e19e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800e1a0:	69fb      	ldr	r3, [r7, #28]
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800e1a6:	69fb      	ldr	r3, [r7, #28]
 800e1a8:	68db      	ldr	r3, [r3, #12]
 800e1aa:	69fa      	ldr	r2, [r7, #28]
 800e1ac:	6912      	ldr	r2, [r2, #16]
 800e1ae:	4610      	mov	r0, r2
 800e1b0:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800e1b2:	69fb      	ldr	r3, [r7, #28]
 800e1b4:	7adb      	ldrb	r3, [r3, #11]
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d106      	bne.n	800e1c8 <UTIL_TIMER_IRQ_Handler+0xa4>
 800e1ba:	69fb      	ldr	r3, [r7, #28]
 800e1bc:	7a9b      	ldrb	r3, [r3, #10]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d102      	bne.n	800e1c8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800e1c2:	69f8      	ldr	r0, [r7, #28]
 800e1c4:	f7ff fea6 	bl	800df14 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800e1c8:	4b15      	ldr	r3, [pc, #84]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d00d      	beq.n	800e1ec <UTIL_TIMER_IRQ_Handler+0xc8>
 800e1d0:	4b13      	ldr	r3, [pc, #76]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d0d7      	beq.n	800e18a <UTIL_TIMER_IRQ_Handler+0x66>
 800e1da:	4b11      	ldr	r3, [pc, #68]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	681c      	ldr	r4, [r3, #0]
 800e1e0:	4b0e      	ldr	r3, [pc, #56]	; (800e21c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800e1e2:	699b      	ldr	r3, [r3, #24]
 800e1e4:	4798      	blx	r3
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	429c      	cmp	r4, r3
 800e1ea:	d3ce      	bcc.n	800e18a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800e1ec:	4b0c      	ldr	r3, [pc, #48]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d009      	beq.n	800e208 <UTIL_TIMER_IRQ_Handler+0xe4>
 800e1f4:	4b0a      	ldr	r3, [pc, #40]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	7a1b      	ldrb	r3, [r3, #8]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d104      	bne.n	800e208 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800e1fe:	4b08      	ldr	r3, [pc, #32]	; (800e220 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	4618      	mov	r0, r3
 800e204:	f000 f858 	bl	800e2b8 <TimerSetTimeout>
 800e208:	69bb      	ldr	r3, [r7, #24]
 800e20a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f383 8810 	msr	PRIMASK, r3
}
 800e212:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800e214:	bf00      	nop
 800e216:	3724      	adds	r7, #36	; 0x24
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd90      	pop	{r4, r7, pc}
 800e21c:	08010ae4 	.word	0x08010ae4
 800e220:	20000d4c 	.word	0x20000d4c

0800e224 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b082      	sub	sp, #8
 800e228:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800e22a:	4b06      	ldr	r3, [pc, #24]	; (800e244 <UTIL_TIMER_GetCurrentTime+0x20>)
 800e22c:	69db      	ldr	r3, [r3, #28]
 800e22e:	4798      	blx	r3
 800e230:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800e232:	4b04      	ldr	r3, [pc, #16]	; (800e244 <UTIL_TIMER_GetCurrentTime+0x20>)
 800e234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e236:	6878      	ldr	r0, [r7, #4]
 800e238:	4798      	blx	r3
 800e23a:	4603      	mov	r3, r0
}
 800e23c:	4618      	mov	r0, r3
 800e23e:	3708      	adds	r7, #8
 800e240:	46bd      	mov	sp, r7
 800e242:	bd80      	pop	{r7, pc}
 800e244:	08010ae4 	.word	0x08010ae4

0800e248 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b084      	sub	sp, #16
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800e250:	4b0a      	ldr	r3, [pc, #40]	; (800e27c <UTIL_TIMER_GetElapsedTime+0x34>)
 800e252:	69db      	ldr	r3, [r3, #28]
 800e254:	4798      	blx	r3
 800e256:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800e258:	4b08      	ldr	r3, [pc, #32]	; (800e27c <UTIL_TIMER_GetElapsedTime+0x34>)
 800e25a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	4798      	blx	r3
 800e260:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800e262:	4b06      	ldr	r3, [pc, #24]	; (800e27c <UTIL_TIMER_GetElapsedTime+0x34>)
 800e264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e266:	68f9      	ldr	r1, [r7, #12]
 800e268:	68ba      	ldr	r2, [r7, #8]
 800e26a:	1a8a      	subs	r2, r1, r2
 800e26c:	4610      	mov	r0, r2
 800e26e:	4798      	blx	r3
 800e270:	4603      	mov	r3, r0
}
 800e272:	4618      	mov	r0, r3
 800e274:	3710      	adds	r7, #16
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}
 800e27a:	bf00      	nop
 800e27c:	08010ae4 	.word	0x08010ae4

0800e280 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800e280:	b480      	push	{r7}
 800e282:	b085      	sub	sp, #20
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800e288:	4b0a      	ldr	r3, [pc, #40]	; (800e2b4 <TimerExists+0x34>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800e28e:	e008      	b.n	800e2a2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800e290:	68fa      	ldr	r2, [r7, #12]
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	429a      	cmp	r2, r3
 800e296:	d101      	bne.n	800e29c <TimerExists+0x1c>
    {
      return true;
 800e298:	2301      	movs	r3, #1
 800e29a:	e006      	b.n	800e2aa <TimerExists+0x2a>
    }
    cur = cur->Next;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	695b      	ldr	r3, [r3, #20]
 800e2a0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d1f3      	bne.n	800e290 <TimerExists+0x10>
  }
  return false;
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3714      	adds	r7, #20
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bc80      	pop	{r7}
 800e2b2:	4770      	bx	lr
 800e2b4:	20000d4c 	.word	0x20000d4c

0800e2b8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800e2b8:	b590      	push	{r4, r7, lr}
 800e2ba:	b085      	sub	sp, #20
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800e2c0:	4b11      	ldr	r3, [pc, #68]	; (800e308 <TimerSetTimeout+0x50>)
 800e2c2:	6a1b      	ldr	r3, [r3, #32]
 800e2c4:	4798      	blx	r3
 800e2c6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2201      	movs	r2, #1
 800e2cc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681c      	ldr	r4, [r3, #0]
 800e2d2:	4b0d      	ldr	r3, [pc, #52]	; (800e308 <TimerSetTimeout+0x50>)
 800e2d4:	699b      	ldr	r3, [r3, #24]
 800e2d6:	4798      	blx	r3
 800e2d8:	4602      	mov	r2, r0
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	4413      	add	r3, r2
 800e2de:	429c      	cmp	r4, r3
 800e2e0:	d207      	bcs.n	800e2f2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800e2e2:	4b09      	ldr	r3, [pc, #36]	; (800e308 <TimerSetTimeout+0x50>)
 800e2e4:	699b      	ldr	r3, [r3, #24]
 800e2e6:	4798      	blx	r3
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	441a      	add	r2, r3
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800e2f2:	4b05      	ldr	r3, [pc, #20]	; (800e308 <TimerSetTimeout+0x50>)
 800e2f4:	689b      	ldr	r3, [r3, #8]
 800e2f6:	687a      	ldr	r2, [r7, #4]
 800e2f8:	6812      	ldr	r2, [r2, #0]
 800e2fa:	4610      	mov	r0, r2
 800e2fc:	4798      	blx	r3
}
 800e2fe:	bf00      	nop
 800e300:	3714      	adds	r7, #20
 800e302:	46bd      	mov	sp, r7
 800e304:	bd90      	pop	{r4, r7, pc}
 800e306:	bf00      	nop
 800e308:	08010ae4 	.word	0x08010ae4

0800e30c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b085      	sub	sp, #20
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800e314:	4b14      	ldr	r3, [pc, #80]	; (800e368 <TimerInsertTimer+0x5c>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800e31a:	4b13      	ldr	r3, [pc, #76]	; (800e368 <TimerInsertTimer+0x5c>)
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	695b      	ldr	r3, [r3, #20]
 800e320:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800e322:	e012      	b.n	800e34a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681a      	ldr	r2, [r3, #0]
 800e328:	68bb      	ldr	r3, [r7, #8]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	429a      	cmp	r2, r3
 800e32e:	d905      	bls.n	800e33c <TimerInsertTimer+0x30>
    {
        cur = next;
 800e330:	68bb      	ldr	r3, [r7, #8]
 800e332:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	695b      	ldr	r3, [r3, #20]
 800e338:	60bb      	str	r3, [r7, #8]
 800e33a:	e006      	b.n	800e34a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	687a      	ldr	r2, [r7, #4]
 800e340:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	68ba      	ldr	r2, [r7, #8]
 800e346:	615a      	str	r2, [r3, #20]
        return;
 800e348:	e009      	b.n	800e35e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	695b      	ldr	r3, [r3, #20]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d1e8      	bne.n	800e324 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	687a      	ldr	r2, [r7, #4]
 800e356:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	2200      	movs	r2, #0
 800e35c:	615a      	str	r2, [r3, #20]
}
 800e35e:	3714      	adds	r7, #20
 800e360:	46bd      	mov	sp, r7
 800e362:	bc80      	pop	{r7}
 800e364:	4770      	bx	lr
 800e366:	bf00      	nop
 800e368:	20000d4c 	.word	0x20000d4c

0800e36c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b084      	sub	sp, #16
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800e374:	4b0b      	ldr	r3, [pc, #44]	; (800e3a4 <TimerInsertNewHeadTimer+0x38>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d002      	beq.n	800e386 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	2200      	movs	r2, #0
 800e384:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	68fa      	ldr	r2, [r7, #12]
 800e38a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800e38c:	4a05      	ldr	r2, [pc, #20]	; (800e3a4 <TimerInsertNewHeadTimer+0x38>)
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800e392:	4b04      	ldr	r3, [pc, #16]	; (800e3a4 <TimerInsertNewHeadTimer+0x38>)
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	4618      	mov	r0, r3
 800e398:	f7ff ff8e 	bl	800e2b8 <TimerSetTimeout>
}
 800e39c:	bf00      	nop
 800e39e:	3710      	adds	r7, #16
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bd80      	pop	{r7, pc}
 800e3a4:	20000d4c 	.word	0x20000d4c

0800e3a8 <tiny_vfscanf>:
 * vfscanf
 */

static inline int
VFSCANF(const char *str, const char *fmt0, va_list ap)
{
 800e3a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e3ac:	f5ad 7d2c 	sub.w	sp, sp, #688	; 0x2b0
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e3b6:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 800e3ba:	6018      	str	r0, [r3, #0]
 800e3bc:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e3c0:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800e3c4:	6019      	str	r1, [r3, #0]
 800e3c6:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e3ca:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800e3ce:	601a      	str	r2, [r3, #0]
  u_char *fmt = (u_char *)fmt0;
 800e3d0:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e3d4:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
#else  
  static short basefix[17] =
    { 10, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 };
#endif
    
   fp_p = str;
 800e3de:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e3e2:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
  fp_r = strlen(str);
 800e3ec:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800e3f0:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 800e3f4:	6818      	ldr	r0, [r3, #0]
 800e3f6:	f7f1 fec3 	bl	8000180 <strlen>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288

  nassigned = 0;
 800e400:	2300      	movs	r3, #0
 800e402:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
  nread = 0;
 800e406:	2300      	movs	r3, #0
 800e408:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
  base = 0;    /* XXX just to keep gcc happy */
 800e40c:	2300      	movs	r3, #0
 800e40e:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
  for (;;) {
    c = *fmt++;
 800e412:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 800e416:	1c53      	adds	r3, r2, #1
 800e418:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 800e41c:	7813      	ldrb	r3, [r2, #0]
 800e41e:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
    if (c == 0)
 800e422:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e426:	2b00      	cmp	r3, #0
 800e428:	d102      	bne.n	800e430 <tiny_vfscanf+0x88>
      return (nassigned);
 800e42a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800e42e:	e386      	b.n	800eb3e <tiny_vfscanf+0x796>
          isspace(*fp_p))
        nread++, fp_r--, fp_p++;
      continue;
    }
#endif
    if (c != '%')
 800e430:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e434:	2b25      	cmp	r3, #37	; 0x25
 800e436:	f040 809f 	bne.w	800e578 <tiny_vfscanf+0x1d0>
      goto literal;
    width = 0;
 800e43a:	2300      	movs	r3, #0
 800e43c:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
    flags = 0;
 800e440:	2300      	movs	r3, #0
 800e442:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
    /*
     * switch on the format.  continue if done;
     * break once format type is derived.
     */
again:    c = *fmt++;
 800e446:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 800e44a:	1c53      	adds	r3, r2, #1
 800e44c:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 800e450:	7813      	ldrb	r3, [r2, #0]
 800e452:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
    switch (c) {
 800e456:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e45a:	2b78      	cmp	r3, #120	; 0x78
 800e45c:	f300 8102 	bgt.w	800e664 <tiny_vfscanf+0x2bc>
 800e460:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e464:	2b44      	cmp	r3, #68	; 0x44
 800e466:	da13      	bge.n	800e490 <tiny_vfscanf+0xe8>
 800e468:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e46c:	2b39      	cmp	r3, #57	; 0x39
 800e46e:	f300 80f9 	bgt.w	800e664 <tiny_vfscanf+0x2bc>
 800e472:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e476:	2b30      	cmp	r3, #48	; 0x30
 800e478:	f280 80bc 	bge.w	800e5f4 <tiny_vfscanf+0x24c>
 800e47c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e480:	2b00      	cmp	r3, #0
 800e482:	f000 80ec 	beq.w	800e65e <tiny_vfscanf+0x2b6>
 800e486:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e48a:	2b25      	cmp	r3, #37	; 0x25
 800e48c:	d075      	beq.n	800e57a <tiny_vfscanf+0x1d2>
      if (isupper(c))
        flags |= LONG;
      c = CT_INT;
      base = 10;
#endif
      break;
 800e48e:	e0e9      	b.n	800e664 <tiny_vfscanf+0x2bc>
    switch (c) {
 800e490:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e494:	3b44      	subs	r3, #68	; 0x44
 800e496:	2b34      	cmp	r3, #52	; 0x34
 800e498:	f200 80e4 	bhi.w	800e664 <tiny_vfscanf+0x2bc>
 800e49c:	a201      	add	r2, pc, #4	; (adr r2, 800e4a4 <tiny_vfscanf+0xfc>)
 800e49e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4a2:	bf00      	nop
 800e4a4:	0800e611 	.word	0x0800e611
 800e4a8:	0800e665 	.word	0x0800e665
 800e4ac:	0800e665 	.word	0x0800e665
 800e4b0:	0800e665 	.word	0x0800e665
 800e4b4:	0800e665 	.word	0x0800e665
 800e4b8:	0800e665 	.word	0x0800e665
 800e4bc:	0800e665 	.word	0x0800e665
 800e4c0:	0800e665 	.word	0x0800e665
 800e4c4:	0800e665 	.word	0x0800e665
 800e4c8:	0800e665 	.word	0x0800e665
 800e4cc:	0800e665 	.word	0x0800e665
 800e4d0:	0800e665 	.word	0x0800e665
 800e4d4:	0800e665 	.word	0x0800e665
 800e4d8:	0800e665 	.word	0x0800e665
 800e4dc:	0800e665 	.word	0x0800e665
 800e4e0:	0800e665 	.word	0x0800e665
 800e4e4:	0800e665 	.word	0x0800e665
 800e4e8:	0800e665 	.word	0x0800e665
 800e4ec:	0800e665 	.word	0x0800e665
 800e4f0:	0800e665 	.word	0x0800e665
 800e4f4:	0800e645 	.word	0x0800e645
 800e4f8:	0800e665 	.word	0x0800e665
 800e4fc:	0800e665 	.word	0x0800e665
 800e500:	0800e665 	.word	0x0800e665
 800e504:	0800e665 	.word	0x0800e665
 800e508:	0800e665 	.word	0x0800e665
 800e50c:	0800e665 	.word	0x0800e665
 800e510:	0800e665 	.word	0x0800e665
 800e514:	0800e665 	.word	0x0800e665
 800e518:	0800e665 	.word	0x0800e665
 800e51c:	0800e665 	.word	0x0800e665
 800e520:	0800e665 	.word	0x0800e665
 800e524:	0800e61d 	.word	0x0800e61d
 800e528:	0800e665 	.word	0x0800e665
 800e52c:	0800e665 	.word	0x0800e665
 800e530:	0800e665 	.word	0x0800e665
 800e534:	0800e5b7 	.word	0x0800e5b7
 800e538:	0800e665 	.word	0x0800e665
 800e53c:	0800e665 	.word	0x0800e665
 800e540:	0800e665 	.word	0x0800e665
 800e544:	0800e5e7 	.word	0x0800e5e7
 800e548:	0800e665 	.word	0x0800e665
 800e54c:	0800e665 	.word	0x0800e665
 800e550:	0800e665 	.word	0x0800e665
 800e554:	0800e665 	.word	0x0800e665
 800e558:	0800e665 	.word	0x0800e665
 800e55c:	0800e665 	.word	0x0800e665
 800e560:	0800e665 	.word	0x0800e665
 800e564:	0800e665 	.word	0x0800e665
 800e568:	0800e62b 	.word	0x0800e62b
 800e56c:	0800e665 	.word	0x0800e665
 800e570:	0800e665 	.word	0x0800e665
 800e574:	0800e645 	.word	0x0800e645
      goto literal;
 800e578:	bf00      	nop
      if (fp_r <= 0 && __srefill(fp))
 800e57a:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e57e:	2b00      	cmp	r3, #0
 800e580:	f340 82cb 	ble.w	800eb1a <tiny_vfscanf+0x772>
      if (*fp_p != c)
 800e584:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e588:	781b      	ldrb	r3, [r3, #0]
 800e58a:	461a      	mov	r2, r3
 800e58c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e590:	4293      	cmp	r3, r2
 800e592:	f040 82cf 	bne.w	800eb34 <tiny_vfscanf+0x78c>
      fp_r--, fp_p++;
 800e596:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e59a:	3b01      	subs	r3, #1
 800e59c:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 800e5a0:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e5a4:	3301      	adds	r3, #1
 800e5a6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      nread++;
 800e5aa:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
      continue;
 800e5b4:	e2b0      	b.n	800eb18 <tiny_vfscanf+0x770>
      if (*fmt == 'h') {
 800e5b6:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	2b68      	cmp	r3, #104	; 0x68
 800e5be:	d10b      	bne.n	800e5d8 <tiny_vfscanf+0x230>
        fmt++;
 800e5c0:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 800e5c4:	3301      	adds	r3, #1
 800e5c6:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
        flags |= SHORTSHORT;
 800e5ca:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e5ce:	f043 0308 	orr.w	r3, r3, #8
 800e5d2:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 800e5d6:	e736      	b.n	800e446 <tiny_vfscanf+0x9e>
        flags |= SHORT;
 800e5d8:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e5dc:	f043 0304 	orr.w	r3, r3, #4
 800e5e0:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      goto again;
 800e5e4:	e72f      	b.n	800e446 <tiny_vfscanf+0x9e>
      flags |= LONG;
 800e5e6:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e5ea:	f043 0301 	orr.w	r3, r3, #1
 800e5ee:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      goto again;
 800e5f2:	e728      	b.n	800e446 <tiny_vfscanf+0x9e>
      width = width * 10 + c - '0';
 800e5f4:	f8d7 22a4 	ldr.w	r2, [r7, #676]	; 0x2a4
 800e5f8:	4613      	mov	r3, r2
 800e5fa:	009b      	lsls	r3, r3, #2
 800e5fc:	4413      	add	r3, r2
 800e5fe:	005b      	lsls	r3, r3, #1
 800e600:	461a      	mov	r2, r3
 800e602:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e606:	4413      	add	r3, r2
 800e608:	3b30      	subs	r3, #48	; 0x30
 800e60a:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
      goto again;
 800e60e:	e71a      	b.n	800e446 <tiny_vfscanf+0x9e>
      flags |= LONG;
 800e610:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e614:	f043 0301 	orr.w	r3, r3, #1
 800e618:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      c = CT_INT;
 800e61c:	2303      	movs	r3, #3
 800e61e:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      base = 10;
 800e622:	230a      	movs	r3, #10
 800e624:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 800e628:	e01d      	b.n	800e666 <tiny_vfscanf+0x2be>
      c = CT_INT;
 800e62a:	2303      	movs	r3, #3
 800e62c:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      flags |= UNSIGNED;
 800e630:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e634:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800e638:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      base = 10;
 800e63c:	230a      	movs	r3, #10
 800e63e:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 800e642:	e010      	b.n	800e666 <tiny_vfscanf+0x2be>
      c = CT_INT;
 800e644:	2303      	movs	r3, #3
 800e646:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
      flags |= UNSIGNED;
 800e64a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e64e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800e652:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
      base = 16;
 800e656:	2310      	movs	r3, #16
 800e658:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
      break;
 800e65c:	e003      	b.n	800e666 <tiny_vfscanf+0x2be>
      return (EOF);
 800e65e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e662:	e26c      	b.n	800eb3e <tiny_vfscanf+0x796>
      break;
 800e664:	bf00      	nop
    }

    /*
     * We have a conversion that requires input.
     */
    if (fp_r <= 0 && __srefill(fp))
 800e666:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	f340 8257 	ble.w	800eb1e <tiny_vfscanf+0x776>
#endif
    
    /*
     * Do the conversion.
     */
    switch (c) {
 800e670:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e674:	2b03      	cmp	r3, #3
 800e676:	f47f aecc 	bne.w	800e412 <tiny_vfscanf+0x6a>
#ifdef hardway
      if (width == 0 || width > sizeof(buf) - 1)
        width = sizeof(buf) - 1;
#else
      /* size_t is unsigned, hence this optimisation */
      if (--width > sizeof(buf) - 2)
 800e67a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e67e:	3b01      	subs	r3, #1
 800e680:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 800e684:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e688:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e68c:	d303      	bcc.n	800e696 <tiny_vfscanf+0x2ee>
        width = sizeof(buf) - 2;
 800e68e:	f240 13ff 	movw	r3, #511	; 0x1ff
 800e692:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
      width++;
 800e696:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e69a:	3301      	adds	r3, #1
 800e69c:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
#endif

#ifdef TINY_NO_OX
      flags |= SIGNOK | NDIGITS;
 800e6a0:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e6a4:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 800e6a8:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
      flags |= SIGNOK | NDIGITS | NZDIGITS;
#endif
      
      sign_minus = 0;
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
      value = 0;
 800e6b2:	f04f 0200 	mov.w	r2, #0
 800e6b6:	f04f 0300 	mov.w	r3, #0
 800e6ba:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
      for (p = buf; width; width--) {
 800e6be:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800e6c2:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 800e6c6:	e182      	b.n	800e9ce <tiny_vfscanf+0x626>
        c = *fp_p;
 800e6c8:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e6cc:	781b      	ldrb	r3, [r3, #0]
 800e6ce:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 800e6d2:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e6d6:	3b2b      	subs	r3, #43	; 0x2b
 800e6d8:	2b3b      	cmp	r3, #59	; 0x3b
 800e6da:	f200 817e 	bhi.w	800e9da <tiny_vfscanf+0x632>
 800e6de:	a201      	add	r2, pc, #4	; (adr r2, 800e6e4 <tiny_vfscanf+0x33c>)
 800e6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6e4:	0800e965 	.word	0x0800e965
 800e6e8:	0800e9db 	.word	0x0800e9db
 800e6ec:	0800e953 	.word	0x0800e953
 800e6f0:	0800e9db 	.word	0x0800e9db
 800e6f4:	0800e9db 	.word	0x0800e9db
 800e6f8:	0800e7d5 	.word	0x0800e7d5
 800e6fc:	0800e7d5 	.word	0x0800e7d5
 800e700:	0800e7d5 	.word	0x0800e7d5
 800e704:	0800e7d5 	.word	0x0800e7d5
 800e708:	0800e7d5 	.word	0x0800e7d5
 800e70c:	0800e7d5 	.word	0x0800e7d5
 800e710:	0800e7d5 	.word	0x0800e7d5
 800e714:	0800e7d5 	.word	0x0800e7d5
 800e718:	0800e7d5 	.word	0x0800e7d5
 800e71c:	0800e7d5 	.word	0x0800e7d5
 800e720:	0800e9db 	.word	0x0800e9db
 800e724:	0800e9db 	.word	0x0800e9db
 800e728:	0800e9db 	.word	0x0800e9db
 800e72c:	0800e9db 	.word	0x0800e9db
 800e730:	0800e9db 	.word	0x0800e9db
 800e734:	0800e9db 	.word	0x0800e9db
 800e738:	0800e9db 	.word	0x0800e9db
 800e73c:	0800e84d 	.word	0x0800e84d
 800e740:	0800e84d 	.word	0x0800e84d
 800e744:	0800e84d 	.word	0x0800e84d
 800e748:	0800e84d 	.word	0x0800e84d
 800e74c:	0800e84d 	.word	0x0800e84d
 800e750:	0800e84d 	.word	0x0800e84d
 800e754:	0800e9db 	.word	0x0800e9db
 800e758:	0800e9db 	.word	0x0800e9db
 800e75c:	0800e9db 	.word	0x0800e9db
 800e760:	0800e9db 	.word	0x0800e9db
 800e764:	0800e9db 	.word	0x0800e9db
 800e768:	0800e9db 	.word	0x0800e9db
 800e76c:	0800e9db 	.word	0x0800e9db
 800e770:	0800e9db 	.word	0x0800e9db
 800e774:	0800e9db 	.word	0x0800e9db
 800e778:	0800e9db 	.word	0x0800e9db
 800e77c:	0800e9db 	.word	0x0800e9db
 800e780:	0800e9db 	.word	0x0800e9db
 800e784:	0800e9db 	.word	0x0800e9db
 800e788:	0800e9db 	.word	0x0800e9db
 800e78c:	0800e9db 	.word	0x0800e9db
 800e790:	0800e9db 	.word	0x0800e9db
 800e794:	0800e9db 	.word	0x0800e9db
 800e798:	0800e9db 	.word	0x0800e9db
 800e79c:	0800e9db 	.word	0x0800e9db
 800e7a0:	0800e9db 	.word	0x0800e9db
 800e7a4:	0800e9db 	.word	0x0800e9db
 800e7a8:	0800e9db 	.word	0x0800e9db
 800e7ac:	0800e9db 	.word	0x0800e9db
 800e7b0:	0800e9db 	.word	0x0800e9db
 800e7b4:	0800e9db 	.word	0x0800e9db
 800e7b8:	0800e9db 	.word	0x0800e9db
 800e7bc:	0800e8d1 	.word	0x0800e8d1
 800e7c0:	0800e8d1 	.word	0x0800e8d1
 800e7c4:	0800e8d1 	.word	0x0800e8d1
 800e7c8:	0800e8d1 	.word	0x0800e8d1
 800e7cc:	0800e8d1 	.word	0x0800e8d1
 800e7d0:	0800e8d1 	.word	0x0800e8d1
        /* we only support base 10 and 16 */
        case '1': case '2': case '3':
        case '4': case '5': case '6': case '7':
        case '8': case '9':
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 800e7d4:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e7d8:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 800e7dc:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - '0';
 800e7e0:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e7e4:	17da      	asrs	r2, r3, #31
 800e7e6:	663b      	str	r3, [r7, #96]	; 0x60
 800e7e8:	667a      	str	r2, [r7, #100]	; 0x64
 800e7ea:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e7ee:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800e7f2:	460a      	mov	r2, r1
 800e7f4:	fb02 f203 	mul.w	r2, r2, r3
 800e7f8:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800e7fc:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 800e800:	4601      	mov	r1, r0
 800e802:	fb01 f303 	mul.w	r3, r1, r3
 800e806:	441a      	add	r2, r3
 800e808:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e80c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e80e:	fba3 4501 	umull	r4, r5, r3, r1
 800e812:	1953      	adds	r3, r2, r5
 800e814:	461d      	mov	r5, r3
 800e816:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e81a:	17da      	asrs	r2, r3, #31
 800e81c:	64bb      	str	r3, [r7, #72]	; 0x48
 800e81e:	64fa      	str	r2, [r7, #76]	; 0x4c
 800e820:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800e824:	460b      	mov	r3, r1
 800e826:	18e3      	adds	r3, r4, r3
 800e828:	643b      	str	r3, [r7, #64]	; 0x40
 800e82a:	4613      	mov	r3, r2
 800e82c:	eb45 0303 	adc.w	r3, r5, r3
 800e830:	647b      	str	r3, [r7, #68]	; 0x44
 800e832:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e836:	4611      	mov	r1, r2
 800e838:	3930      	subs	r1, #48	; 0x30
 800e83a:	61b9      	str	r1, [r7, #24]
 800e83c:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 800e840:	61fb      	str	r3, [r7, #28]
 800e842:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e846:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;
 800e84a:	e0a4      	b.n	800e996 <tiny_vfscanf+0x5ee>
          
        /* letters ok iff hex */
        case 'A': case 'B': case 'C':
        case 'D': case 'E': case 'F':
          /* no need to fix base here */
          if (base <= 10)
 800e84c:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e850:	2b0a      	cmp	r3, #10
 800e852:	f340 809a 	ble.w	800e98a <tiny_vfscanf+0x5e2>
            break;  /* not legal here */
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 800e856:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e85a:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 800e85e:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - 'A' + 10;
 800e862:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e866:	17da      	asrs	r2, r3, #31
 800e868:	65bb      	str	r3, [r7, #88]	; 0x58
 800e86a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800e86c:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e870:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800e874:	460a      	mov	r2, r1
 800e876:	fb02 f203 	mul.w	r2, r2, r3
 800e87a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800e87e:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
 800e882:	4601      	mov	r1, r0
 800e884:	fb01 f303 	mul.w	r3, r1, r3
 800e888:	441a      	add	r2, r3
 800e88a:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e88e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e890:	fba3 8901 	umull	r8, r9, r3, r1
 800e894:	eb02 0309 	add.w	r3, r2, r9
 800e898:	4699      	mov	r9, r3
 800e89a:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e89e:	17da      	asrs	r2, r3, #31
 800e8a0:	63bb      	str	r3, [r7, #56]	; 0x38
 800e8a2:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e8a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e8a8:	4611      	mov	r1, r2
 800e8aa:	eb18 0101 	adds.w	r1, r8, r1
 800e8ae:	6339      	str	r1, [r7, #48]	; 0x30
 800e8b0:	eb49 0303 	adc.w	r3, r9, r3
 800e8b4:	637b      	str	r3, [r7, #52]	; 0x34
 800e8b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e8ba:	4611      	mov	r1, r2
 800e8bc:	3937      	subs	r1, #55	; 0x37
 800e8be:	6139      	str	r1, [r7, #16]
 800e8c0:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 800e8c4:	617b      	str	r3, [r7, #20]
 800e8c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e8ca:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;          
 800e8ce:	e062      	b.n	800e996 <tiny_vfscanf+0x5ee>
        
        case 'a': case 'b': case 'c':
        case 'd': case 'e': case 'f':
          /* no need to fix base here */
          if (base <= 10)
 800e8d0:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e8d4:	2b0a      	cmp	r3, #10
 800e8d6:	dd5a      	ble.n	800e98e <tiny_vfscanf+0x5e6>
            break;  /* not legal here */
#ifdef TINY_NO_OX 
          flags &= ~(SIGNOK | NDIGITS);
 800e8d8:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e8dc:	f423 43a0 	bic.w	r3, r3, #20480	; 0x5000
 800e8e0:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
#else
          flags &= ~(SIGNOK | PFXOK | NDIGITS);
#endif
          value = value * base + c - 'a' + 10;
 800e8e4:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800e8e8:	17da      	asrs	r2, r3, #31
 800e8ea:	653b      	str	r3, [r7, #80]	; 0x50
 800e8ec:	657a      	str	r2, [r7, #84]	; 0x54
 800e8ee:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e8f2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800e8f6:	460a      	mov	r2, r1
 800e8f8:	fb02 f203 	mul.w	r2, r2, r3
 800e8fc:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800e900:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
 800e904:	4601      	mov	r1, r0
 800e906:	fb01 f303 	mul.w	r3, r1, r3
 800e90a:	441a      	add	r2, r3
 800e90c:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800e910:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e912:	fba3 ab01 	umull	sl, fp, r3, r1
 800e916:	eb02 030b 	add.w	r3, r2, fp
 800e91a:	469b      	mov	fp, r3
 800e91c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e920:	17da      	asrs	r2, r3, #31
 800e922:	62bb      	str	r3, [r7, #40]	; 0x28
 800e924:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e926:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e92a:	4611      	mov	r1, r2
 800e92c:	eb1a 0101 	adds.w	r1, sl, r1
 800e930:	6239      	str	r1, [r7, #32]
 800e932:	eb4b 0303 	adc.w	r3, fp, r3
 800e936:	627b      	str	r3, [r7, #36]	; 0x24
 800e938:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e93c:	4611      	mov	r1, r2
 800e93e:	3957      	subs	r1, #87	; 0x57
 800e940:	60b9      	str	r1, [r7, #8]
 800e942:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 800e946:	60fb      	str	r3, [r7, #12]
 800e948:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e94c:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          goto ok;
 800e950:	e021      	b.n	800e996 <tiny_vfscanf+0x5ee>

        /* sign ok only as first character */
        case '-':
          if (!(flags & HAVESIGN)) {
 800e952:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e956:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d102      	bne.n	800e964 <tiny_vfscanf+0x5bc>
            sign_minus = 1;
 800e95e:	2301      	movs	r3, #1
 800e960:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
          }
          /* FALLTHROUGH */
        case '+':
          if (flags & SIGNOK) {
 800e964:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e968:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d010      	beq.n	800e992 <tiny_vfscanf+0x5ea>
            flags &= ~SIGNOK;
 800e970:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e974:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e978:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
            flags |= HAVESIGN;
 800e97c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e980:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e984:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
            goto ok;
 800e988:	e005      	b.n	800e996 <tiny_vfscanf+0x5ee>
            break;  /* not legal here */
 800e98a:	bf00      	nop
 800e98c:	e025      	b.n	800e9da <tiny_vfscanf+0x632>
            break;  /* not legal here */
 800e98e:	bf00      	nop
 800e990:	e023      	b.n	800e9da <tiny_vfscanf+0x632>
          }
          break;
 800e992:	bf00      	nop

        /*
         * If we got here, c is not a legal character
         * for a number.  Stop accumulating digits.
         */
        break;
 800e994:	e021      	b.n	800e9da <tiny_vfscanf+0x632>
    ok:
        /*
         * c is legal: store it and look at the next.
         */
        *p++ = c;
 800e996:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 800e99a:	1c53      	adds	r3, r2, #1
 800e99c:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 800e9a0:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e9a4:	b2db      	uxtb	r3, r3
 800e9a6:	7013      	strb	r3, [r2, #0]
        if (--fp_r > 0)
 800e9a8:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e9ac:	3b01      	subs	r3, #1
 800e9ae:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 800e9b2:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	dd11      	ble.n	800e9de <tiny_vfscanf+0x636>
          fp_p++;
 800e9ba:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800e9be:	3301      	adds	r3, #1
 800e9c0:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
      for (p = buf; width; width--) {
 800e9c4:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e9c8:	3b01      	subs	r3, #1
 800e9ca:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 800e9ce:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	f47f ae78 	bne.w	800e6c8 <tiny_vfscanf+0x320>
 800e9d8:	e002      	b.n	800e9e0 <tiny_vfscanf+0x638>
        break;
 800e9da:	bf00      	nop
 800e9dc:	e000      	b.n	800e9e0 <tiny_vfscanf+0x638>
        else if (__srefill(fp))
          break;    /* EOF */
 800e9de:	bf00      	nop
       * If we had only a sign, it is no good; push
       * back the sign.  If the number ends in `x',
       * it was [sign] '0' 'x', so push back the x
       * and treat it as [sign] '0'.
       */
      if (flags & NDIGITS) {
 800e9e0:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800e9e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d020      	beq.n	800ea2e <tiny_vfscanf+0x686>
        if (p > buf)
 800e9ec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800e9f0:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 800e9f4:	429a      	cmp	r2, r3
 800e9f6:	f240 809f 	bls.w	800eb38 <tiny_vfscanf+0x790>
        {
          --c;
 800e9fa:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800e9fe:	3b01      	subs	r3, #1
 800ea00:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
          --p;
 800ea04:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 800ea08:	3b01      	subs	r3, #1
 800ea0a:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
          ungetc(c++, fp);
 800ea0e:	f8d7 32a8 	ldr.w	r3, [r7, #680]	; 0x2a8
 800ea12:	3301      	adds	r3, #1
 800ea14:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 800ea18:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 800ea1c:	3b01      	subs	r3, #1
 800ea1e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 800ea22:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 800ea26:	3301      	adds	r3, #1
 800ea28:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
          /* There is a dummy post-increment to 
             avoid an unused value warning */
        }
        goto match_failure;
 800ea2c:	e084      	b.n	800eb38 <tiny_vfscanf+0x790>
      {
#else
      if ((flags & SUPPRESS) == 0) {
#endif

        *p = '\0';
 800ea2e:	f8d7 22a0 	ldr.w	r2, [r7, #672]	; 0x2a0
 800ea32:	2300      	movs	r3, #0
 800ea34:	7013      	strb	r3, [r2, #0]
        if (sign_minus)
 800ea36:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d00b      	beq.n	800ea56 <tiny_vfscanf+0x6ae>
          value = -value;
 800ea3e:	e9d7 23a0 	ldrd	r2, r3, [r7, #640]	; 0x280
 800ea42:	2100      	movs	r1, #0
 800ea44:	4250      	negs	r0, r2
 800ea46:	6038      	str	r0, [r7, #0]
 800ea48:	eb61 0303 	sbc.w	r3, r1, r3
 800ea4c:	607b      	str	r3, [r7, #4]
 800ea4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea52:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
          *va_arg(ap, size_t *) = value;
        else if (flags & PTRINT)
          *va_arg(ap, ptrdiff_t *) = value;
        else 
#endif
        if (flags & LONG)
 800ea56:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800ea5a:	f003 0301 	and.w	r3, r3, #1
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d00f      	beq.n	800ea82 <tiny_vfscanf+0x6da>
          *va_arg(ap, long *) = value;
 800ea62:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800ea66:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800ea6a:	6819      	ldr	r1, [r3, #0]
 800ea6c:	1d0a      	adds	r2, r1, #4
 800ea6e:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800ea72:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800ea76:	601a      	str	r2, [r3, #0]
 800ea78:	680a      	ldr	r2, [r1, #0]
 800ea7a:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800ea7e:	6013      	str	r3, [r2, #0]
 800ea80:	e03a      	b.n	800eaf8 <tiny_vfscanf+0x750>
        else if (flags & SHORT)
 800ea82:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800ea86:	f003 0304 	and.w	r3, r3, #4
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d00f      	beq.n	800eaae <tiny_vfscanf+0x706>
          *va_arg(ap, short *) = value;
 800ea8e:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800ea92:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800ea96:	6819      	ldr	r1, [r3, #0]
 800ea98:	1d0a      	adds	r2, r1, #4
 800ea9a:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800ea9e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800eaa2:	601a      	str	r2, [r3, #0]
 800eaa4:	680a      	ldr	r2, [r1, #0]
 800eaa6:	f9b7 3280 	ldrsh.w	r3, [r7, #640]	; 0x280
 800eaaa:	8013      	strh	r3, [r2, #0]
 800eaac:	e024      	b.n	800eaf8 <tiny_vfscanf+0x750>
        else if (flags & SHORTSHORT)
 800eaae:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800eab2:	f003 0308 	and.w	r3, r3, #8
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d00f      	beq.n	800eada <tiny_vfscanf+0x732>
          *va_arg(ap, char *) = value;
 800eaba:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800eabe:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800eac2:	6819      	ldr	r1, [r3, #0]
 800eac4:	1d0a      	adds	r2, r1, #4
 800eac6:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800eaca:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800eace:	601a      	str	r2, [r3, #0]
 800ead0:	680a      	ldr	r2, [r1, #0]
 800ead2:	f897 3280 	ldrb.w	r3, [r7, #640]	; 0x280
 800ead6:	7013      	strb	r3, [r2, #0]
 800ead8:	e00e      	b.n	800eaf8 <tiny_vfscanf+0x750>
        else
          *va_arg(ap, int *) = value;
 800eada:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800eade:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800eae2:	6819      	ldr	r1, [r3, #0]
 800eae4:	1d0a      	adds	r2, r1, #4
 800eae6:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 800eaea:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800eaee:	601a      	str	r2, [r3, #0]
 800eaf0:	680a      	ldr	r2, [r1, #0]
 800eaf2:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 800eaf6:	6013      	str	r3, [r2, #0]
        nassigned++;
 800eaf8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800eafc:	3301      	adds	r3, #1
 800eafe:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
      }
      nread += p - buf;
 800eb02:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800eb06:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 800eb0a:	1a9a      	subs	r2, r3, r2
 800eb0c:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800eb10:	4413      	add	r3, r2
 800eb12:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
      break;
 800eb16:	bf00      	nop
    c = *fmt++;
 800eb18:	e47b      	b.n	800e412 <tiny_vfscanf+0x6a>
        goto input_failure;
 800eb1a:	bf00      	nop
 800eb1c:	e000      	b.n	800eb20 <tiny_vfscanf+0x778>
      goto input_failure;
 800eb1e:	bf00      	nop
      break;
#endif /* FLOATING_POINT */
    }
  }
input_failure:
  return (nassigned ? nassigned : -1);
 800eb20:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d002      	beq.n	800eb2e <tiny_vfscanf+0x786>
 800eb28:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800eb2c:	e007      	b.n	800eb3e <tiny_vfscanf+0x796>
 800eb2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eb32:	e004      	b.n	800eb3e <tiny_vfscanf+0x796>
        goto match_failure;
 800eb34:	bf00      	nop
 800eb36:	e000      	b.n	800eb3a <tiny_vfscanf+0x792>
        goto match_failure;
 800eb38:	bf00      	nop
match_failure:
  return (nassigned);
 800eb3a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
}
 800eb3e:	4618      	mov	r0, r3
 800eb40:	f507 772c 	add.w	r7, r7, #688	; 0x2b0
 800eb44:	46bd      	mov	sp, r7
 800eb46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb4a:	bf00      	nop

0800eb4c <tiny_sscanf>:
}
#endif

int
tiny_sscanf(const char *str, const char *fmt, ...)
{
 800eb4c:	b40e      	push	{r1, r2, r3}
 800eb4e:	b580      	push	{r7, lr}
 800eb50:	b085      	sub	sp, #20
 800eb52:	af00      	add	r7, sp, #0
 800eb54:	6078      	str	r0, [r7, #4]
  int ret;
  va_list ap;
  
  va_start(ap, fmt);
 800eb56:	f107 0320 	add.w	r3, r7, #32
 800eb5a:	60bb      	str	r3, [r7, #8]
  ret = tiny_vfscanf(str, fmt, ap);
 800eb5c:	68ba      	ldr	r2, [r7, #8]
 800eb5e:	69f9      	ldr	r1, [r7, #28]
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f7ff fc21 	bl	800e3a8 <tiny_vfscanf>
 800eb66:	60f8      	str	r0, [r7, #12]
  va_end(ap);
  return (ret);
 800eb68:	68fb      	ldr	r3, [r7, #12]
}
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	3714      	adds	r7, #20
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800eb74:	b003      	add	sp, #12
 800eb76:	4770      	bx	lr

0800eb78 <__errno>:
 800eb78:	4b01      	ldr	r3, [pc, #4]	; (800eb80 <__errno+0x8>)
 800eb7a:	6818      	ldr	r0, [r3, #0]
 800eb7c:	4770      	bx	lr
 800eb7e:	bf00      	nop
 800eb80:	20000024 	.word	0x20000024

0800eb84 <__libc_init_array>:
 800eb84:	b570      	push	{r4, r5, r6, lr}
 800eb86:	4d0d      	ldr	r5, [pc, #52]	; (800ebbc <__libc_init_array+0x38>)
 800eb88:	4c0d      	ldr	r4, [pc, #52]	; (800ebc0 <__libc_init_array+0x3c>)
 800eb8a:	1b64      	subs	r4, r4, r5
 800eb8c:	10a4      	asrs	r4, r4, #2
 800eb8e:	2600      	movs	r6, #0
 800eb90:	42a6      	cmp	r6, r4
 800eb92:	d109      	bne.n	800eba8 <__libc_init_array+0x24>
 800eb94:	4d0b      	ldr	r5, [pc, #44]	; (800ebc4 <__libc_init_array+0x40>)
 800eb96:	4c0c      	ldr	r4, [pc, #48]	; (800ebc8 <__libc_init_array+0x44>)
 800eb98:	f000 fcba 	bl	800f510 <_init>
 800eb9c:	1b64      	subs	r4, r4, r5
 800eb9e:	10a4      	asrs	r4, r4, #2
 800eba0:	2600      	movs	r6, #0
 800eba2:	42a6      	cmp	r6, r4
 800eba4:	d105      	bne.n	800ebb2 <__libc_init_array+0x2e>
 800eba6:	bd70      	pop	{r4, r5, r6, pc}
 800eba8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ebac:	4798      	blx	r3
 800ebae:	3601      	adds	r6, #1
 800ebb0:	e7ee      	b.n	800eb90 <__libc_init_array+0xc>
 800ebb2:	f855 3b04 	ldr.w	r3, [r5], #4
 800ebb6:	4798      	blx	r3
 800ebb8:	3601      	adds	r6, #1
 800ebba:	e7f2      	b.n	800eba2 <__libc_init_array+0x1e>
 800ebbc:	08010d70 	.word	0x08010d70
 800ebc0:	08010d70 	.word	0x08010d70
 800ebc4:	08010d70 	.word	0x08010d70
 800ebc8:	08010d74 	.word	0x08010d74

0800ebcc <memcpy>:
 800ebcc:	440a      	add	r2, r1
 800ebce:	4291      	cmp	r1, r2
 800ebd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ebd4:	d100      	bne.n	800ebd8 <memcpy+0xc>
 800ebd6:	4770      	bx	lr
 800ebd8:	b510      	push	{r4, lr}
 800ebda:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebde:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ebe2:	4291      	cmp	r1, r2
 800ebe4:	d1f9      	bne.n	800ebda <memcpy+0xe>
 800ebe6:	bd10      	pop	{r4, pc}

0800ebe8 <memset>:
 800ebe8:	4402      	add	r2, r0
 800ebea:	4603      	mov	r3, r0
 800ebec:	4293      	cmp	r3, r2
 800ebee:	d100      	bne.n	800ebf2 <memset+0xa>
 800ebf0:	4770      	bx	lr
 800ebf2:	f803 1b01 	strb.w	r1, [r3], #1
 800ebf6:	e7f9      	b.n	800ebec <memset+0x4>

0800ebf8 <strncmp>:
 800ebf8:	b510      	push	{r4, lr}
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	b172      	cbz	r2, 800ec1c <strncmp+0x24>
 800ebfe:	3901      	subs	r1, #1
 800ec00:	1884      	adds	r4, r0, r2
 800ec02:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ec06:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ec0a:	4290      	cmp	r0, r2
 800ec0c:	d101      	bne.n	800ec12 <strncmp+0x1a>
 800ec0e:	42a3      	cmp	r3, r4
 800ec10:	d101      	bne.n	800ec16 <strncmp+0x1e>
 800ec12:	1a80      	subs	r0, r0, r2
 800ec14:	bd10      	pop	{r4, pc}
 800ec16:	2800      	cmp	r0, #0
 800ec18:	d1f3      	bne.n	800ec02 <strncmp+0xa>
 800ec1a:	e7fa      	b.n	800ec12 <strncmp+0x1a>
 800ec1c:	4610      	mov	r0, r2
 800ec1e:	e7f9      	b.n	800ec14 <strncmp+0x1c>

0800ec20 <_vsniprintf_r>:
 800ec20:	b530      	push	{r4, r5, lr}
 800ec22:	4614      	mov	r4, r2
 800ec24:	2c00      	cmp	r4, #0
 800ec26:	b09b      	sub	sp, #108	; 0x6c
 800ec28:	4605      	mov	r5, r0
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	da05      	bge.n	800ec3a <_vsniprintf_r+0x1a>
 800ec2e:	238b      	movs	r3, #139	; 0x8b
 800ec30:	6003      	str	r3, [r0, #0]
 800ec32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ec36:	b01b      	add	sp, #108	; 0x6c
 800ec38:	bd30      	pop	{r4, r5, pc}
 800ec3a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ec3e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ec42:	bf14      	ite	ne
 800ec44:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800ec48:	4623      	moveq	r3, r4
 800ec4a:	9302      	str	r3, [sp, #8]
 800ec4c:	9305      	str	r3, [sp, #20]
 800ec4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ec52:	9100      	str	r1, [sp, #0]
 800ec54:	9104      	str	r1, [sp, #16]
 800ec56:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ec5a:	4669      	mov	r1, sp
 800ec5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ec5e:	f000 f875 	bl	800ed4c <_svfiprintf_r>
 800ec62:	1c43      	adds	r3, r0, #1
 800ec64:	bfbc      	itt	lt
 800ec66:	238b      	movlt	r3, #139	; 0x8b
 800ec68:	602b      	strlt	r3, [r5, #0]
 800ec6a:	2c00      	cmp	r4, #0
 800ec6c:	d0e3      	beq.n	800ec36 <_vsniprintf_r+0x16>
 800ec6e:	9b00      	ldr	r3, [sp, #0]
 800ec70:	2200      	movs	r2, #0
 800ec72:	701a      	strb	r2, [r3, #0]
 800ec74:	e7df      	b.n	800ec36 <_vsniprintf_r+0x16>
	...

0800ec78 <vsniprintf>:
 800ec78:	b507      	push	{r0, r1, r2, lr}
 800ec7a:	9300      	str	r3, [sp, #0]
 800ec7c:	4613      	mov	r3, r2
 800ec7e:	460a      	mov	r2, r1
 800ec80:	4601      	mov	r1, r0
 800ec82:	4803      	ldr	r0, [pc, #12]	; (800ec90 <vsniprintf+0x18>)
 800ec84:	6800      	ldr	r0, [r0, #0]
 800ec86:	f7ff ffcb 	bl	800ec20 <_vsniprintf_r>
 800ec8a:	b003      	add	sp, #12
 800ec8c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ec90:	20000024 	.word	0x20000024

0800ec94 <__ssputs_r>:
 800ec94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec98:	688e      	ldr	r6, [r1, #8]
 800ec9a:	429e      	cmp	r6, r3
 800ec9c:	4682      	mov	sl, r0
 800ec9e:	460c      	mov	r4, r1
 800eca0:	4690      	mov	r8, r2
 800eca2:	461f      	mov	r7, r3
 800eca4:	d838      	bhi.n	800ed18 <__ssputs_r+0x84>
 800eca6:	898a      	ldrh	r2, [r1, #12]
 800eca8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ecac:	d032      	beq.n	800ed14 <__ssputs_r+0x80>
 800ecae:	6825      	ldr	r5, [r4, #0]
 800ecb0:	6909      	ldr	r1, [r1, #16]
 800ecb2:	eba5 0901 	sub.w	r9, r5, r1
 800ecb6:	6965      	ldr	r5, [r4, #20]
 800ecb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ecbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ecc0:	3301      	adds	r3, #1
 800ecc2:	444b      	add	r3, r9
 800ecc4:	106d      	asrs	r5, r5, #1
 800ecc6:	429d      	cmp	r5, r3
 800ecc8:	bf38      	it	cc
 800ecca:	461d      	movcc	r5, r3
 800eccc:	0553      	lsls	r3, r2, #21
 800ecce:	d531      	bpl.n	800ed34 <__ssputs_r+0xa0>
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	f000 fb53 	bl	800f37c <_malloc_r>
 800ecd6:	4606      	mov	r6, r0
 800ecd8:	b950      	cbnz	r0, 800ecf0 <__ssputs_r+0x5c>
 800ecda:	230c      	movs	r3, #12
 800ecdc:	f8ca 3000 	str.w	r3, [sl]
 800ece0:	89a3      	ldrh	r3, [r4, #12]
 800ece2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ece6:	81a3      	strh	r3, [r4, #12]
 800ece8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ecec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecf0:	6921      	ldr	r1, [r4, #16]
 800ecf2:	464a      	mov	r2, r9
 800ecf4:	f7ff ff6a 	bl	800ebcc <memcpy>
 800ecf8:	89a3      	ldrh	r3, [r4, #12]
 800ecfa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ecfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed02:	81a3      	strh	r3, [r4, #12]
 800ed04:	6126      	str	r6, [r4, #16]
 800ed06:	6165      	str	r5, [r4, #20]
 800ed08:	444e      	add	r6, r9
 800ed0a:	eba5 0509 	sub.w	r5, r5, r9
 800ed0e:	6026      	str	r6, [r4, #0]
 800ed10:	60a5      	str	r5, [r4, #8]
 800ed12:	463e      	mov	r6, r7
 800ed14:	42be      	cmp	r6, r7
 800ed16:	d900      	bls.n	800ed1a <__ssputs_r+0x86>
 800ed18:	463e      	mov	r6, r7
 800ed1a:	6820      	ldr	r0, [r4, #0]
 800ed1c:	4632      	mov	r2, r6
 800ed1e:	4641      	mov	r1, r8
 800ed20:	f000 faa8 	bl	800f274 <memmove>
 800ed24:	68a3      	ldr	r3, [r4, #8]
 800ed26:	1b9b      	subs	r3, r3, r6
 800ed28:	60a3      	str	r3, [r4, #8]
 800ed2a:	6823      	ldr	r3, [r4, #0]
 800ed2c:	4433      	add	r3, r6
 800ed2e:	6023      	str	r3, [r4, #0]
 800ed30:	2000      	movs	r0, #0
 800ed32:	e7db      	b.n	800ecec <__ssputs_r+0x58>
 800ed34:	462a      	mov	r2, r5
 800ed36:	f000 fb95 	bl	800f464 <_realloc_r>
 800ed3a:	4606      	mov	r6, r0
 800ed3c:	2800      	cmp	r0, #0
 800ed3e:	d1e1      	bne.n	800ed04 <__ssputs_r+0x70>
 800ed40:	6921      	ldr	r1, [r4, #16]
 800ed42:	4650      	mov	r0, sl
 800ed44:	f000 fab0 	bl	800f2a8 <_free_r>
 800ed48:	e7c7      	b.n	800ecda <__ssputs_r+0x46>
	...

0800ed4c <_svfiprintf_r>:
 800ed4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed50:	4698      	mov	r8, r3
 800ed52:	898b      	ldrh	r3, [r1, #12]
 800ed54:	061b      	lsls	r3, r3, #24
 800ed56:	b09d      	sub	sp, #116	; 0x74
 800ed58:	4607      	mov	r7, r0
 800ed5a:	460d      	mov	r5, r1
 800ed5c:	4614      	mov	r4, r2
 800ed5e:	d50e      	bpl.n	800ed7e <_svfiprintf_r+0x32>
 800ed60:	690b      	ldr	r3, [r1, #16]
 800ed62:	b963      	cbnz	r3, 800ed7e <_svfiprintf_r+0x32>
 800ed64:	2140      	movs	r1, #64	; 0x40
 800ed66:	f000 fb09 	bl	800f37c <_malloc_r>
 800ed6a:	6028      	str	r0, [r5, #0]
 800ed6c:	6128      	str	r0, [r5, #16]
 800ed6e:	b920      	cbnz	r0, 800ed7a <_svfiprintf_r+0x2e>
 800ed70:	230c      	movs	r3, #12
 800ed72:	603b      	str	r3, [r7, #0]
 800ed74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ed78:	e0d1      	b.n	800ef1e <_svfiprintf_r+0x1d2>
 800ed7a:	2340      	movs	r3, #64	; 0x40
 800ed7c:	616b      	str	r3, [r5, #20]
 800ed7e:	2300      	movs	r3, #0
 800ed80:	9309      	str	r3, [sp, #36]	; 0x24
 800ed82:	2320      	movs	r3, #32
 800ed84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ed88:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed8c:	2330      	movs	r3, #48	; 0x30
 800ed8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ef38 <_svfiprintf_r+0x1ec>
 800ed92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ed96:	f04f 0901 	mov.w	r9, #1
 800ed9a:	4623      	mov	r3, r4
 800ed9c:	469a      	mov	sl, r3
 800ed9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eda2:	b10a      	cbz	r2, 800eda8 <_svfiprintf_r+0x5c>
 800eda4:	2a25      	cmp	r2, #37	; 0x25
 800eda6:	d1f9      	bne.n	800ed9c <_svfiprintf_r+0x50>
 800eda8:	ebba 0b04 	subs.w	fp, sl, r4
 800edac:	d00b      	beq.n	800edc6 <_svfiprintf_r+0x7a>
 800edae:	465b      	mov	r3, fp
 800edb0:	4622      	mov	r2, r4
 800edb2:	4629      	mov	r1, r5
 800edb4:	4638      	mov	r0, r7
 800edb6:	f7ff ff6d 	bl	800ec94 <__ssputs_r>
 800edba:	3001      	adds	r0, #1
 800edbc:	f000 80aa 	beq.w	800ef14 <_svfiprintf_r+0x1c8>
 800edc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edc2:	445a      	add	r2, fp
 800edc4:	9209      	str	r2, [sp, #36]	; 0x24
 800edc6:	f89a 3000 	ldrb.w	r3, [sl]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	f000 80a2 	beq.w	800ef14 <_svfiprintf_r+0x1c8>
 800edd0:	2300      	movs	r3, #0
 800edd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800edd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800edda:	f10a 0a01 	add.w	sl, sl, #1
 800edde:	9304      	str	r3, [sp, #16]
 800ede0:	9307      	str	r3, [sp, #28]
 800ede2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ede6:	931a      	str	r3, [sp, #104]	; 0x68
 800ede8:	4654      	mov	r4, sl
 800edea:	2205      	movs	r2, #5
 800edec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edf0:	4851      	ldr	r0, [pc, #324]	; (800ef38 <_svfiprintf_r+0x1ec>)
 800edf2:	f7f1 f9cd 	bl	8000190 <memchr>
 800edf6:	9a04      	ldr	r2, [sp, #16]
 800edf8:	b9d8      	cbnz	r0, 800ee32 <_svfiprintf_r+0xe6>
 800edfa:	06d0      	lsls	r0, r2, #27
 800edfc:	bf44      	itt	mi
 800edfe:	2320      	movmi	r3, #32
 800ee00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee04:	0711      	lsls	r1, r2, #28
 800ee06:	bf44      	itt	mi
 800ee08:	232b      	movmi	r3, #43	; 0x2b
 800ee0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee0e:	f89a 3000 	ldrb.w	r3, [sl]
 800ee12:	2b2a      	cmp	r3, #42	; 0x2a
 800ee14:	d015      	beq.n	800ee42 <_svfiprintf_r+0xf6>
 800ee16:	9a07      	ldr	r2, [sp, #28]
 800ee18:	4654      	mov	r4, sl
 800ee1a:	2000      	movs	r0, #0
 800ee1c:	f04f 0c0a 	mov.w	ip, #10
 800ee20:	4621      	mov	r1, r4
 800ee22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee26:	3b30      	subs	r3, #48	; 0x30
 800ee28:	2b09      	cmp	r3, #9
 800ee2a:	d94e      	bls.n	800eeca <_svfiprintf_r+0x17e>
 800ee2c:	b1b0      	cbz	r0, 800ee5c <_svfiprintf_r+0x110>
 800ee2e:	9207      	str	r2, [sp, #28]
 800ee30:	e014      	b.n	800ee5c <_svfiprintf_r+0x110>
 800ee32:	eba0 0308 	sub.w	r3, r0, r8
 800ee36:	fa09 f303 	lsl.w	r3, r9, r3
 800ee3a:	4313      	orrs	r3, r2
 800ee3c:	9304      	str	r3, [sp, #16]
 800ee3e:	46a2      	mov	sl, r4
 800ee40:	e7d2      	b.n	800ede8 <_svfiprintf_r+0x9c>
 800ee42:	9b03      	ldr	r3, [sp, #12]
 800ee44:	1d19      	adds	r1, r3, #4
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	9103      	str	r1, [sp, #12]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	bfbb      	ittet	lt
 800ee4e:	425b      	neglt	r3, r3
 800ee50:	f042 0202 	orrlt.w	r2, r2, #2
 800ee54:	9307      	strge	r3, [sp, #28]
 800ee56:	9307      	strlt	r3, [sp, #28]
 800ee58:	bfb8      	it	lt
 800ee5a:	9204      	strlt	r2, [sp, #16]
 800ee5c:	7823      	ldrb	r3, [r4, #0]
 800ee5e:	2b2e      	cmp	r3, #46	; 0x2e
 800ee60:	d10c      	bne.n	800ee7c <_svfiprintf_r+0x130>
 800ee62:	7863      	ldrb	r3, [r4, #1]
 800ee64:	2b2a      	cmp	r3, #42	; 0x2a
 800ee66:	d135      	bne.n	800eed4 <_svfiprintf_r+0x188>
 800ee68:	9b03      	ldr	r3, [sp, #12]
 800ee6a:	1d1a      	adds	r2, r3, #4
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	9203      	str	r2, [sp, #12]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	bfb8      	it	lt
 800ee74:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ee78:	3402      	adds	r4, #2
 800ee7a:	9305      	str	r3, [sp, #20]
 800ee7c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800ef3c <_svfiprintf_r+0x1f0>
 800ee80:	7821      	ldrb	r1, [r4, #0]
 800ee82:	2203      	movs	r2, #3
 800ee84:	4650      	mov	r0, sl
 800ee86:	f7f1 f983 	bl	8000190 <memchr>
 800ee8a:	b140      	cbz	r0, 800ee9e <_svfiprintf_r+0x152>
 800ee8c:	2340      	movs	r3, #64	; 0x40
 800ee8e:	eba0 000a 	sub.w	r0, r0, sl
 800ee92:	fa03 f000 	lsl.w	r0, r3, r0
 800ee96:	9b04      	ldr	r3, [sp, #16]
 800ee98:	4303      	orrs	r3, r0
 800ee9a:	3401      	adds	r4, #1
 800ee9c:	9304      	str	r3, [sp, #16]
 800ee9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eea2:	4827      	ldr	r0, [pc, #156]	; (800ef40 <_svfiprintf_r+0x1f4>)
 800eea4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eea8:	2206      	movs	r2, #6
 800eeaa:	f7f1 f971 	bl	8000190 <memchr>
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	d038      	beq.n	800ef24 <_svfiprintf_r+0x1d8>
 800eeb2:	4b24      	ldr	r3, [pc, #144]	; (800ef44 <_svfiprintf_r+0x1f8>)
 800eeb4:	bb1b      	cbnz	r3, 800eefe <_svfiprintf_r+0x1b2>
 800eeb6:	9b03      	ldr	r3, [sp, #12]
 800eeb8:	3307      	adds	r3, #7
 800eeba:	f023 0307 	bic.w	r3, r3, #7
 800eebe:	3308      	adds	r3, #8
 800eec0:	9303      	str	r3, [sp, #12]
 800eec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eec4:	4433      	add	r3, r6
 800eec6:	9309      	str	r3, [sp, #36]	; 0x24
 800eec8:	e767      	b.n	800ed9a <_svfiprintf_r+0x4e>
 800eeca:	fb0c 3202 	mla	r2, ip, r2, r3
 800eece:	460c      	mov	r4, r1
 800eed0:	2001      	movs	r0, #1
 800eed2:	e7a5      	b.n	800ee20 <_svfiprintf_r+0xd4>
 800eed4:	2300      	movs	r3, #0
 800eed6:	3401      	adds	r4, #1
 800eed8:	9305      	str	r3, [sp, #20]
 800eeda:	4619      	mov	r1, r3
 800eedc:	f04f 0c0a 	mov.w	ip, #10
 800eee0:	4620      	mov	r0, r4
 800eee2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eee6:	3a30      	subs	r2, #48	; 0x30
 800eee8:	2a09      	cmp	r2, #9
 800eeea:	d903      	bls.n	800eef4 <_svfiprintf_r+0x1a8>
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d0c5      	beq.n	800ee7c <_svfiprintf_r+0x130>
 800eef0:	9105      	str	r1, [sp, #20]
 800eef2:	e7c3      	b.n	800ee7c <_svfiprintf_r+0x130>
 800eef4:	fb0c 2101 	mla	r1, ip, r1, r2
 800eef8:	4604      	mov	r4, r0
 800eefa:	2301      	movs	r3, #1
 800eefc:	e7f0      	b.n	800eee0 <_svfiprintf_r+0x194>
 800eefe:	ab03      	add	r3, sp, #12
 800ef00:	9300      	str	r3, [sp, #0]
 800ef02:	462a      	mov	r2, r5
 800ef04:	4b10      	ldr	r3, [pc, #64]	; (800ef48 <_svfiprintf_r+0x1fc>)
 800ef06:	a904      	add	r1, sp, #16
 800ef08:	4638      	mov	r0, r7
 800ef0a:	f3af 8000 	nop.w
 800ef0e:	1c42      	adds	r2, r0, #1
 800ef10:	4606      	mov	r6, r0
 800ef12:	d1d6      	bne.n	800eec2 <_svfiprintf_r+0x176>
 800ef14:	89ab      	ldrh	r3, [r5, #12]
 800ef16:	065b      	lsls	r3, r3, #25
 800ef18:	f53f af2c 	bmi.w	800ed74 <_svfiprintf_r+0x28>
 800ef1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ef1e:	b01d      	add	sp, #116	; 0x74
 800ef20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef24:	ab03      	add	r3, sp, #12
 800ef26:	9300      	str	r3, [sp, #0]
 800ef28:	462a      	mov	r2, r5
 800ef2a:	4b07      	ldr	r3, [pc, #28]	; (800ef48 <_svfiprintf_r+0x1fc>)
 800ef2c:	a904      	add	r1, sp, #16
 800ef2e:	4638      	mov	r0, r7
 800ef30:	f000 f87a 	bl	800f028 <_printf_i>
 800ef34:	e7eb      	b.n	800ef0e <_svfiprintf_r+0x1c2>
 800ef36:	bf00      	nop
 800ef38:	08010d34 	.word	0x08010d34
 800ef3c:	08010d3a 	.word	0x08010d3a
 800ef40:	08010d3e 	.word	0x08010d3e
 800ef44:	00000000 	.word	0x00000000
 800ef48:	0800ec95 	.word	0x0800ec95

0800ef4c <_printf_common>:
 800ef4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef50:	4616      	mov	r6, r2
 800ef52:	4699      	mov	r9, r3
 800ef54:	688a      	ldr	r2, [r1, #8]
 800ef56:	690b      	ldr	r3, [r1, #16]
 800ef58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ef5c:	4293      	cmp	r3, r2
 800ef5e:	bfb8      	it	lt
 800ef60:	4613      	movlt	r3, r2
 800ef62:	6033      	str	r3, [r6, #0]
 800ef64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ef68:	4607      	mov	r7, r0
 800ef6a:	460c      	mov	r4, r1
 800ef6c:	b10a      	cbz	r2, 800ef72 <_printf_common+0x26>
 800ef6e:	3301      	adds	r3, #1
 800ef70:	6033      	str	r3, [r6, #0]
 800ef72:	6823      	ldr	r3, [r4, #0]
 800ef74:	0699      	lsls	r1, r3, #26
 800ef76:	bf42      	ittt	mi
 800ef78:	6833      	ldrmi	r3, [r6, #0]
 800ef7a:	3302      	addmi	r3, #2
 800ef7c:	6033      	strmi	r3, [r6, #0]
 800ef7e:	6825      	ldr	r5, [r4, #0]
 800ef80:	f015 0506 	ands.w	r5, r5, #6
 800ef84:	d106      	bne.n	800ef94 <_printf_common+0x48>
 800ef86:	f104 0a19 	add.w	sl, r4, #25
 800ef8a:	68e3      	ldr	r3, [r4, #12]
 800ef8c:	6832      	ldr	r2, [r6, #0]
 800ef8e:	1a9b      	subs	r3, r3, r2
 800ef90:	42ab      	cmp	r3, r5
 800ef92:	dc26      	bgt.n	800efe2 <_printf_common+0x96>
 800ef94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ef98:	1e13      	subs	r3, r2, #0
 800ef9a:	6822      	ldr	r2, [r4, #0]
 800ef9c:	bf18      	it	ne
 800ef9e:	2301      	movne	r3, #1
 800efa0:	0692      	lsls	r2, r2, #26
 800efa2:	d42b      	bmi.n	800effc <_printf_common+0xb0>
 800efa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800efa8:	4649      	mov	r1, r9
 800efaa:	4638      	mov	r0, r7
 800efac:	47c0      	blx	r8
 800efae:	3001      	adds	r0, #1
 800efb0:	d01e      	beq.n	800eff0 <_printf_common+0xa4>
 800efb2:	6823      	ldr	r3, [r4, #0]
 800efb4:	68e5      	ldr	r5, [r4, #12]
 800efb6:	6832      	ldr	r2, [r6, #0]
 800efb8:	f003 0306 	and.w	r3, r3, #6
 800efbc:	2b04      	cmp	r3, #4
 800efbe:	bf08      	it	eq
 800efc0:	1aad      	subeq	r5, r5, r2
 800efc2:	68a3      	ldr	r3, [r4, #8]
 800efc4:	6922      	ldr	r2, [r4, #16]
 800efc6:	bf0c      	ite	eq
 800efc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800efcc:	2500      	movne	r5, #0
 800efce:	4293      	cmp	r3, r2
 800efd0:	bfc4      	itt	gt
 800efd2:	1a9b      	subgt	r3, r3, r2
 800efd4:	18ed      	addgt	r5, r5, r3
 800efd6:	2600      	movs	r6, #0
 800efd8:	341a      	adds	r4, #26
 800efda:	42b5      	cmp	r5, r6
 800efdc:	d11a      	bne.n	800f014 <_printf_common+0xc8>
 800efde:	2000      	movs	r0, #0
 800efe0:	e008      	b.n	800eff4 <_printf_common+0xa8>
 800efe2:	2301      	movs	r3, #1
 800efe4:	4652      	mov	r2, sl
 800efe6:	4649      	mov	r1, r9
 800efe8:	4638      	mov	r0, r7
 800efea:	47c0      	blx	r8
 800efec:	3001      	adds	r0, #1
 800efee:	d103      	bne.n	800eff8 <_printf_common+0xac>
 800eff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eff8:	3501      	adds	r5, #1
 800effa:	e7c6      	b.n	800ef8a <_printf_common+0x3e>
 800effc:	18e1      	adds	r1, r4, r3
 800effe:	1c5a      	adds	r2, r3, #1
 800f000:	2030      	movs	r0, #48	; 0x30
 800f002:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f006:	4422      	add	r2, r4
 800f008:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f00c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f010:	3302      	adds	r3, #2
 800f012:	e7c7      	b.n	800efa4 <_printf_common+0x58>
 800f014:	2301      	movs	r3, #1
 800f016:	4622      	mov	r2, r4
 800f018:	4649      	mov	r1, r9
 800f01a:	4638      	mov	r0, r7
 800f01c:	47c0      	blx	r8
 800f01e:	3001      	adds	r0, #1
 800f020:	d0e6      	beq.n	800eff0 <_printf_common+0xa4>
 800f022:	3601      	adds	r6, #1
 800f024:	e7d9      	b.n	800efda <_printf_common+0x8e>
	...

0800f028 <_printf_i>:
 800f028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f02c:	7e0f      	ldrb	r7, [r1, #24]
 800f02e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f030:	2f78      	cmp	r7, #120	; 0x78
 800f032:	4691      	mov	r9, r2
 800f034:	4680      	mov	r8, r0
 800f036:	460c      	mov	r4, r1
 800f038:	469a      	mov	sl, r3
 800f03a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f03e:	d807      	bhi.n	800f050 <_printf_i+0x28>
 800f040:	2f62      	cmp	r7, #98	; 0x62
 800f042:	d80a      	bhi.n	800f05a <_printf_i+0x32>
 800f044:	2f00      	cmp	r7, #0
 800f046:	f000 80d8 	beq.w	800f1fa <_printf_i+0x1d2>
 800f04a:	2f58      	cmp	r7, #88	; 0x58
 800f04c:	f000 80a3 	beq.w	800f196 <_printf_i+0x16e>
 800f050:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f054:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f058:	e03a      	b.n	800f0d0 <_printf_i+0xa8>
 800f05a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f05e:	2b15      	cmp	r3, #21
 800f060:	d8f6      	bhi.n	800f050 <_printf_i+0x28>
 800f062:	a101      	add	r1, pc, #4	; (adr r1, 800f068 <_printf_i+0x40>)
 800f064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f068:	0800f0c1 	.word	0x0800f0c1
 800f06c:	0800f0d5 	.word	0x0800f0d5
 800f070:	0800f051 	.word	0x0800f051
 800f074:	0800f051 	.word	0x0800f051
 800f078:	0800f051 	.word	0x0800f051
 800f07c:	0800f051 	.word	0x0800f051
 800f080:	0800f0d5 	.word	0x0800f0d5
 800f084:	0800f051 	.word	0x0800f051
 800f088:	0800f051 	.word	0x0800f051
 800f08c:	0800f051 	.word	0x0800f051
 800f090:	0800f051 	.word	0x0800f051
 800f094:	0800f1e1 	.word	0x0800f1e1
 800f098:	0800f105 	.word	0x0800f105
 800f09c:	0800f1c3 	.word	0x0800f1c3
 800f0a0:	0800f051 	.word	0x0800f051
 800f0a4:	0800f051 	.word	0x0800f051
 800f0a8:	0800f203 	.word	0x0800f203
 800f0ac:	0800f051 	.word	0x0800f051
 800f0b0:	0800f105 	.word	0x0800f105
 800f0b4:	0800f051 	.word	0x0800f051
 800f0b8:	0800f051 	.word	0x0800f051
 800f0bc:	0800f1cb 	.word	0x0800f1cb
 800f0c0:	682b      	ldr	r3, [r5, #0]
 800f0c2:	1d1a      	adds	r2, r3, #4
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	602a      	str	r2, [r5, #0]
 800f0c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f0cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	e0a3      	b.n	800f21c <_printf_i+0x1f4>
 800f0d4:	6820      	ldr	r0, [r4, #0]
 800f0d6:	6829      	ldr	r1, [r5, #0]
 800f0d8:	0606      	lsls	r6, r0, #24
 800f0da:	f101 0304 	add.w	r3, r1, #4
 800f0de:	d50a      	bpl.n	800f0f6 <_printf_i+0xce>
 800f0e0:	680e      	ldr	r6, [r1, #0]
 800f0e2:	602b      	str	r3, [r5, #0]
 800f0e4:	2e00      	cmp	r6, #0
 800f0e6:	da03      	bge.n	800f0f0 <_printf_i+0xc8>
 800f0e8:	232d      	movs	r3, #45	; 0x2d
 800f0ea:	4276      	negs	r6, r6
 800f0ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0f0:	485e      	ldr	r0, [pc, #376]	; (800f26c <_printf_i+0x244>)
 800f0f2:	230a      	movs	r3, #10
 800f0f4:	e019      	b.n	800f12a <_printf_i+0x102>
 800f0f6:	680e      	ldr	r6, [r1, #0]
 800f0f8:	602b      	str	r3, [r5, #0]
 800f0fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f0fe:	bf18      	it	ne
 800f100:	b236      	sxthne	r6, r6
 800f102:	e7ef      	b.n	800f0e4 <_printf_i+0xbc>
 800f104:	682b      	ldr	r3, [r5, #0]
 800f106:	6820      	ldr	r0, [r4, #0]
 800f108:	1d19      	adds	r1, r3, #4
 800f10a:	6029      	str	r1, [r5, #0]
 800f10c:	0601      	lsls	r1, r0, #24
 800f10e:	d501      	bpl.n	800f114 <_printf_i+0xec>
 800f110:	681e      	ldr	r6, [r3, #0]
 800f112:	e002      	b.n	800f11a <_printf_i+0xf2>
 800f114:	0646      	lsls	r6, r0, #25
 800f116:	d5fb      	bpl.n	800f110 <_printf_i+0xe8>
 800f118:	881e      	ldrh	r6, [r3, #0]
 800f11a:	4854      	ldr	r0, [pc, #336]	; (800f26c <_printf_i+0x244>)
 800f11c:	2f6f      	cmp	r7, #111	; 0x6f
 800f11e:	bf0c      	ite	eq
 800f120:	2308      	moveq	r3, #8
 800f122:	230a      	movne	r3, #10
 800f124:	2100      	movs	r1, #0
 800f126:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f12a:	6865      	ldr	r5, [r4, #4]
 800f12c:	60a5      	str	r5, [r4, #8]
 800f12e:	2d00      	cmp	r5, #0
 800f130:	bfa2      	ittt	ge
 800f132:	6821      	ldrge	r1, [r4, #0]
 800f134:	f021 0104 	bicge.w	r1, r1, #4
 800f138:	6021      	strge	r1, [r4, #0]
 800f13a:	b90e      	cbnz	r6, 800f140 <_printf_i+0x118>
 800f13c:	2d00      	cmp	r5, #0
 800f13e:	d04d      	beq.n	800f1dc <_printf_i+0x1b4>
 800f140:	4615      	mov	r5, r2
 800f142:	fbb6 f1f3 	udiv	r1, r6, r3
 800f146:	fb03 6711 	mls	r7, r3, r1, r6
 800f14a:	5dc7      	ldrb	r7, [r0, r7]
 800f14c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f150:	4637      	mov	r7, r6
 800f152:	42bb      	cmp	r3, r7
 800f154:	460e      	mov	r6, r1
 800f156:	d9f4      	bls.n	800f142 <_printf_i+0x11a>
 800f158:	2b08      	cmp	r3, #8
 800f15a:	d10b      	bne.n	800f174 <_printf_i+0x14c>
 800f15c:	6823      	ldr	r3, [r4, #0]
 800f15e:	07de      	lsls	r6, r3, #31
 800f160:	d508      	bpl.n	800f174 <_printf_i+0x14c>
 800f162:	6923      	ldr	r3, [r4, #16]
 800f164:	6861      	ldr	r1, [r4, #4]
 800f166:	4299      	cmp	r1, r3
 800f168:	bfde      	ittt	le
 800f16a:	2330      	movle	r3, #48	; 0x30
 800f16c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f170:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f174:	1b52      	subs	r2, r2, r5
 800f176:	6122      	str	r2, [r4, #16]
 800f178:	f8cd a000 	str.w	sl, [sp]
 800f17c:	464b      	mov	r3, r9
 800f17e:	aa03      	add	r2, sp, #12
 800f180:	4621      	mov	r1, r4
 800f182:	4640      	mov	r0, r8
 800f184:	f7ff fee2 	bl	800ef4c <_printf_common>
 800f188:	3001      	adds	r0, #1
 800f18a:	d14c      	bne.n	800f226 <_printf_i+0x1fe>
 800f18c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f190:	b004      	add	sp, #16
 800f192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f196:	4835      	ldr	r0, [pc, #212]	; (800f26c <_printf_i+0x244>)
 800f198:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f19c:	6829      	ldr	r1, [r5, #0]
 800f19e:	6823      	ldr	r3, [r4, #0]
 800f1a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800f1a4:	6029      	str	r1, [r5, #0]
 800f1a6:	061d      	lsls	r5, r3, #24
 800f1a8:	d514      	bpl.n	800f1d4 <_printf_i+0x1ac>
 800f1aa:	07df      	lsls	r7, r3, #31
 800f1ac:	bf44      	itt	mi
 800f1ae:	f043 0320 	orrmi.w	r3, r3, #32
 800f1b2:	6023      	strmi	r3, [r4, #0]
 800f1b4:	b91e      	cbnz	r6, 800f1be <_printf_i+0x196>
 800f1b6:	6823      	ldr	r3, [r4, #0]
 800f1b8:	f023 0320 	bic.w	r3, r3, #32
 800f1bc:	6023      	str	r3, [r4, #0]
 800f1be:	2310      	movs	r3, #16
 800f1c0:	e7b0      	b.n	800f124 <_printf_i+0xfc>
 800f1c2:	6823      	ldr	r3, [r4, #0]
 800f1c4:	f043 0320 	orr.w	r3, r3, #32
 800f1c8:	6023      	str	r3, [r4, #0]
 800f1ca:	2378      	movs	r3, #120	; 0x78
 800f1cc:	4828      	ldr	r0, [pc, #160]	; (800f270 <_printf_i+0x248>)
 800f1ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f1d2:	e7e3      	b.n	800f19c <_printf_i+0x174>
 800f1d4:	0659      	lsls	r1, r3, #25
 800f1d6:	bf48      	it	mi
 800f1d8:	b2b6      	uxthmi	r6, r6
 800f1da:	e7e6      	b.n	800f1aa <_printf_i+0x182>
 800f1dc:	4615      	mov	r5, r2
 800f1de:	e7bb      	b.n	800f158 <_printf_i+0x130>
 800f1e0:	682b      	ldr	r3, [r5, #0]
 800f1e2:	6826      	ldr	r6, [r4, #0]
 800f1e4:	6961      	ldr	r1, [r4, #20]
 800f1e6:	1d18      	adds	r0, r3, #4
 800f1e8:	6028      	str	r0, [r5, #0]
 800f1ea:	0635      	lsls	r5, r6, #24
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	d501      	bpl.n	800f1f4 <_printf_i+0x1cc>
 800f1f0:	6019      	str	r1, [r3, #0]
 800f1f2:	e002      	b.n	800f1fa <_printf_i+0x1d2>
 800f1f4:	0670      	lsls	r0, r6, #25
 800f1f6:	d5fb      	bpl.n	800f1f0 <_printf_i+0x1c8>
 800f1f8:	8019      	strh	r1, [r3, #0]
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	6123      	str	r3, [r4, #16]
 800f1fe:	4615      	mov	r5, r2
 800f200:	e7ba      	b.n	800f178 <_printf_i+0x150>
 800f202:	682b      	ldr	r3, [r5, #0]
 800f204:	1d1a      	adds	r2, r3, #4
 800f206:	602a      	str	r2, [r5, #0]
 800f208:	681d      	ldr	r5, [r3, #0]
 800f20a:	6862      	ldr	r2, [r4, #4]
 800f20c:	2100      	movs	r1, #0
 800f20e:	4628      	mov	r0, r5
 800f210:	f7f0 ffbe 	bl	8000190 <memchr>
 800f214:	b108      	cbz	r0, 800f21a <_printf_i+0x1f2>
 800f216:	1b40      	subs	r0, r0, r5
 800f218:	6060      	str	r0, [r4, #4]
 800f21a:	6863      	ldr	r3, [r4, #4]
 800f21c:	6123      	str	r3, [r4, #16]
 800f21e:	2300      	movs	r3, #0
 800f220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f224:	e7a8      	b.n	800f178 <_printf_i+0x150>
 800f226:	6923      	ldr	r3, [r4, #16]
 800f228:	462a      	mov	r2, r5
 800f22a:	4649      	mov	r1, r9
 800f22c:	4640      	mov	r0, r8
 800f22e:	47d0      	blx	sl
 800f230:	3001      	adds	r0, #1
 800f232:	d0ab      	beq.n	800f18c <_printf_i+0x164>
 800f234:	6823      	ldr	r3, [r4, #0]
 800f236:	079b      	lsls	r3, r3, #30
 800f238:	d413      	bmi.n	800f262 <_printf_i+0x23a>
 800f23a:	68e0      	ldr	r0, [r4, #12]
 800f23c:	9b03      	ldr	r3, [sp, #12]
 800f23e:	4298      	cmp	r0, r3
 800f240:	bfb8      	it	lt
 800f242:	4618      	movlt	r0, r3
 800f244:	e7a4      	b.n	800f190 <_printf_i+0x168>
 800f246:	2301      	movs	r3, #1
 800f248:	4632      	mov	r2, r6
 800f24a:	4649      	mov	r1, r9
 800f24c:	4640      	mov	r0, r8
 800f24e:	47d0      	blx	sl
 800f250:	3001      	adds	r0, #1
 800f252:	d09b      	beq.n	800f18c <_printf_i+0x164>
 800f254:	3501      	adds	r5, #1
 800f256:	68e3      	ldr	r3, [r4, #12]
 800f258:	9903      	ldr	r1, [sp, #12]
 800f25a:	1a5b      	subs	r3, r3, r1
 800f25c:	42ab      	cmp	r3, r5
 800f25e:	dcf2      	bgt.n	800f246 <_printf_i+0x21e>
 800f260:	e7eb      	b.n	800f23a <_printf_i+0x212>
 800f262:	2500      	movs	r5, #0
 800f264:	f104 0619 	add.w	r6, r4, #25
 800f268:	e7f5      	b.n	800f256 <_printf_i+0x22e>
 800f26a:	bf00      	nop
 800f26c:	08010d45 	.word	0x08010d45
 800f270:	08010d56 	.word	0x08010d56

0800f274 <memmove>:
 800f274:	4288      	cmp	r0, r1
 800f276:	b510      	push	{r4, lr}
 800f278:	eb01 0402 	add.w	r4, r1, r2
 800f27c:	d902      	bls.n	800f284 <memmove+0x10>
 800f27e:	4284      	cmp	r4, r0
 800f280:	4623      	mov	r3, r4
 800f282:	d807      	bhi.n	800f294 <memmove+0x20>
 800f284:	1e43      	subs	r3, r0, #1
 800f286:	42a1      	cmp	r1, r4
 800f288:	d008      	beq.n	800f29c <memmove+0x28>
 800f28a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f28e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f292:	e7f8      	b.n	800f286 <memmove+0x12>
 800f294:	4402      	add	r2, r0
 800f296:	4601      	mov	r1, r0
 800f298:	428a      	cmp	r2, r1
 800f29a:	d100      	bne.n	800f29e <memmove+0x2a>
 800f29c:	bd10      	pop	{r4, pc}
 800f29e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f2a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f2a6:	e7f7      	b.n	800f298 <memmove+0x24>

0800f2a8 <_free_r>:
 800f2a8:	b538      	push	{r3, r4, r5, lr}
 800f2aa:	4605      	mov	r5, r0
 800f2ac:	2900      	cmp	r1, #0
 800f2ae:	d041      	beq.n	800f334 <_free_r+0x8c>
 800f2b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2b4:	1f0c      	subs	r4, r1, #4
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	bfb8      	it	lt
 800f2ba:	18e4      	addlt	r4, r4, r3
 800f2bc:	f000 f912 	bl	800f4e4 <__malloc_lock>
 800f2c0:	4a1d      	ldr	r2, [pc, #116]	; (800f338 <_free_r+0x90>)
 800f2c2:	6813      	ldr	r3, [r2, #0]
 800f2c4:	b933      	cbnz	r3, 800f2d4 <_free_r+0x2c>
 800f2c6:	6063      	str	r3, [r4, #4]
 800f2c8:	6014      	str	r4, [r2, #0]
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2d0:	f000 b90e 	b.w	800f4f0 <__malloc_unlock>
 800f2d4:	42a3      	cmp	r3, r4
 800f2d6:	d908      	bls.n	800f2ea <_free_r+0x42>
 800f2d8:	6820      	ldr	r0, [r4, #0]
 800f2da:	1821      	adds	r1, r4, r0
 800f2dc:	428b      	cmp	r3, r1
 800f2de:	bf01      	itttt	eq
 800f2e0:	6819      	ldreq	r1, [r3, #0]
 800f2e2:	685b      	ldreq	r3, [r3, #4]
 800f2e4:	1809      	addeq	r1, r1, r0
 800f2e6:	6021      	streq	r1, [r4, #0]
 800f2e8:	e7ed      	b.n	800f2c6 <_free_r+0x1e>
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	685b      	ldr	r3, [r3, #4]
 800f2ee:	b10b      	cbz	r3, 800f2f4 <_free_r+0x4c>
 800f2f0:	42a3      	cmp	r3, r4
 800f2f2:	d9fa      	bls.n	800f2ea <_free_r+0x42>
 800f2f4:	6811      	ldr	r1, [r2, #0]
 800f2f6:	1850      	adds	r0, r2, r1
 800f2f8:	42a0      	cmp	r0, r4
 800f2fa:	d10b      	bne.n	800f314 <_free_r+0x6c>
 800f2fc:	6820      	ldr	r0, [r4, #0]
 800f2fe:	4401      	add	r1, r0
 800f300:	1850      	adds	r0, r2, r1
 800f302:	4283      	cmp	r3, r0
 800f304:	6011      	str	r1, [r2, #0]
 800f306:	d1e0      	bne.n	800f2ca <_free_r+0x22>
 800f308:	6818      	ldr	r0, [r3, #0]
 800f30a:	685b      	ldr	r3, [r3, #4]
 800f30c:	6053      	str	r3, [r2, #4]
 800f30e:	4401      	add	r1, r0
 800f310:	6011      	str	r1, [r2, #0]
 800f312:	e7da      	b.n	800f2ca <_free_r+0x22>
 800f314:	d902      	bls.n	800f31c <_free_r+0x74>
 800f316:	230c      	movs	r3, #12
 800f318:	602b      	str	r3, [r5, #0]
 800f31a:	e7d6      	b.n	800f2ca <_free_r+0x22>
 800f31c:	6820      	ldr	r0, [r4, #0]
 800f31e:	1821      	adds	r1, r4, r0
 800f320:	428b      	cmp	r3, r1
 800f322:	bf04      	itt	eq
 800f324:	6819      	ldreq	r1, [r3, #0]
 800f326:	685b      	ldreq	r3, [r3, #4]
 800f328:	6063      	str	r3, [r4, #4]
 800f32a:	bf04      	itt	eq
 800f32c:	1809      	addeq	r1, r1, r0
 800f32e:	6021      	streq	r1, [r4, #0]
 800f330:	6054      	str	r4, [r2, #4]
 800f332:	e7ca      	b.n	800f2ca <_free_r+0x22>
 800f334:	bd38      	pop	{r3, r4, r5, pc}
 800f336:	bf00      	nop
 800f338:	20000d50 	.word	0x20000d50

0800f33c <sbrk_aligned>:
 800f33c:	b570      	push	{r4, r5, r6, lr}
 800f33e:	4e0e      	ldr	r6, [pc, #56]	; (800f378 <sbrk_aligned+0x3c>)
 800f340:	460c      	mov	r4, r1
 800f342:	6831      	ldr	r1, [r6, #0]
 800f344:	4605      	mov	r5, r0
 800f346:	b911      	cbnz	r1, 800f34e <sbrk_aligned+0x12>
 800f348:	f000 f8bc 	bl	800f4c4 <_sbrk_r>
 800f34c:	6030      	str	r0, [r6, #0]
 800f34e:	4621      	mov	r1, r4
 800f350:	4628      	mov	r0, r5
 800f352:	f000 f8b7 	bl	800f4c4 <_sbrk_r>
 800f356:	1c43      	adds	r3, r0, #1
 800f358:	d00a      	beq.n	800f370 <sbrk_aligned+0x34>
 800f35a:	1cc4      	adds	r4, r0, #3
 800f35c:	f024 0403 	bic.w	r4, r4, #3
 800f360:	42a0      	cmp	r0, r4
 800f362:	d007      	beq.n	800f374 <sbrk_aligned+0x38>
 800f364:	1a21      	subs	r1, r4, r0
 800f366:	4628      	mov	r0, r5
 800f368:	f000 f8ac 	bl	800f4c4 <_sbrk_r>
 800f36c:	3001      	adds	r0, #1
 800f36e:	d101      	bne.n	800f374 <sbrk_aligned+0x38>
 800f370:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f374:	4620      	mov	r0, r4
 800f376:	bd70      	pop	{r4, r5, r6, pc}
 800f378:	20000d54 	.word	0x20000d54

0800f37c <_malloc_r>:
 800f37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f380:	1ccd      	adds	r5, r1, #3
 800f382:	f025 0503 	bic.w	r5, r5, #3
 800f386:	3508      	adds	r5, #8
 800f388:	2d0c      	cmp	r5, #12
 800f38a:	bf38      	it	cc
 800f38c:	250c      	movcc	r5, #12
 800f38e:	2d00      	cmp	r5, #0
 800f390:	4607      	mov	r7, r0
 800f392:	db01      	blt.n	800f398 <_malloc_r+0x1c>
 800f394:	42a9      	cmp	r1, r5
 800f396:	d905      	bls.n	800f3a4 <_malloc_r+0x28>
 800f398:	230c      	movs	r3, #12
 800f39a:	603b      	str	r3, [r7, #0]
 800f39c:	2600      	movs	r6, #0
 800f39e:	4630      	mov	r0, r6
 800f3a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3a4:	4e2e      	ldr	r6, [pc, #184]	; (800f460 <_malloc_r+0xe4>)
 800f3a6:	f000 f89d 	bl	800f4e4 <__malloc_lock>
 800f3aa:	6833      	ldr	r3, [r6, #0]
 800f3ac:	461c      	mov	r4, r3
 800f3ae:	bb34      	cbnz	r4, 800f3fe <_malloc_r+0x82>
 800f3b0:	4629      	mov	r1, r5
 800f3b2:	4638      	mov	r0, r7
 800f3b4:	f7ff ffc2 	bl	800f33c <sbrk_aligned>
 800f3b8:	1c43      	adds	r3, r0, #1
 800f3ba:	4604      	mov	r4, r0
 800f3bc:	d14d      	bne.n	800f45a <_malloc_r+0xde>
 800f3be:	6834      	ldr	r4, [r6, #0]
 800f3c0:	4626      	mov	r6, r4
 800f3c2:	2e00      	cmp	r6, #0
 800f3c4:	d140      	bne.n	800f448 <_malloc_r+0xcc>
 800f3c6:	6823      	ldr	r3, [r4, #0]
 800f3c8:	4631      	mov	r1, r6
 800f3ca:	4638      	mov	r0, r7
 800f3cc:	eb04 0803 	add.w	r8, r4, r3
 800f3d0:	f000 f878 	bl	800f4c4 <_sbrk_r>
 800f3d4:	4580      	cmp	r8, r0
 800f3d6:	d13a      	bne.n	800f44e <_malloc_r+0xd2>
 800f3d8:	6821      	ldr	r1, [r4, #0]
 800f3da:	3503      	adds	r5, #3
 800f3dc:	1a6d      	subs	r5, r5, r1
 800f3de:	f025 0503 	bic.w	r5, r5, #3
 800f3e2:	3508      	adds	r5, #8
 800f3e4:	2d0c      	cmp	r5, #12
 800f3e6:	bf38      	it	cc
 800f3e8:	250c      	movcc	r5, #12
 800f3ea:	4629      	mov	r1, r5
 800f3ec:	4638      	mov	r0, r7
 800f3ee:	f7ff ffa5 	bl	800f33c <sbrk_aligned>
 800f3f2:	3001      	adds	r0, #1
 800f3f4:	d02b      	beq.n	800f44e <_malloc_r+0xd2>
 800f3f6:	6823      	ldr	r3, [r4, #0]
 800f3f8:	442b      	add	r3, r5
 800f3fa:	6023      	str	r3, [r4, #0]
 800f3fc:	e00e      	b.n	800f41c <_malloc_r+0xa0>
 800f3fe:	6822      	ldr	r2, [r4, #0]
 800f400:	1b52      	subs	r2, r2, r5
 800f402:	d41e      	bmi.n	800f442 <_malloc_r+0xc6>
 800f404:	2a0b      	cmp	r2, #11
 800f406:	d916      	bls.n	800f436 <_malloc_r+0xba>
 800f408:	1961      	adds	r1, r4, r5
 800f40a:	42a3      	cmp	r3, r4
 800f40c:	6025      	str	r5, [r4, #0]
 800f40e:	bf18      	it	ne
 800f410:	6059      	strne	r1, [r3, #4]
 800f412:	6863      	ldr	r3, [r4, #4]
 800f414:	bf08      	it	eq
 800f416:	6031      	streq	r1, [r6, #0]
 800f418:	5162      	str	r2, [r4, r5]
 800f41a:	604b      	str	r3, [r1, #4]
 800f41c:	4638      	mov	r0, r7
 800f41e:	f104 060b 	add.w	r6, r4, #11
 800f422:	f000 f865 	bl	800f4f0 <__malloc_unlock>
 800f426:	f026 0607 	bic.w	r6, r6, #7
 800f42a:	1d23      	adds	r3, r4, #4
 800f42c:	1af2      	subs	r2, r6, r3
 800f42e:	d0b6      	beq.n	800f39e <_malloc_r+0x22>
 800f430:	1b9b      	subs	r3, r3, r6
 800f432:	50a3      	str	r3, [r4, r2]
 800f434:	e7b3      	b.n	800f39e <_malloc_r+0x22>
 800f436:	6862      	ldr	r2, [r4, #4]
 800f438:	42a3      	cmp	r3, r4
 800f43a:	bf0c      	ite	eq
 800f43c:	6032      	streq	r2, [r6, #0]
 800f43e:	605a      	strne	r2, [r3, #4]
 800f440:	e7ec      	b.n	800f41c <_malloc_r+0xa0>
 800f442:	4623      	mov	r3, r4
 800f444:	6864      	ldr	r4, [r4, #4]
 800f446:	e7b2      	b.n	800f3ae <_malloc_r+0x32>
 800f448:	4634      	mov	r4, r6
 800f44a:	6876      	ldr	r6, [r6, #4]
 800f44c:	e7b9      	b.n	800f3c2 <_malloc_r+0x46>
 800f44e:	230c      	movs	r3, #12
 800f450:	603b      	str	r3, [r7, #0]
 800f452:	4638      	mov	r0, r7
 800f454:	f000 f84c 	bl	800f4f0 <__malloc_unlock>
 800f458:	e7a1      	b.n	800f39e <_malloc_r+0x22>
 800f45a:	6025      	str	r5, [r4, #0]
 800f45c:	e7de      	b.n	800f41c <_malloc_r+0xa0>
 800f45e:	bf00      	nop
 800f460:	20000d50 	.word	0x20000d50

0800f464 <_realloc_r>:
 800f464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f468:	4680      	mov	r8, r0
 800f46a:	4614      	mov	r4, r2
 800f46c:	460e      	mov	r6, r1
 800f46e:	b921      	cbnz	r1, 800f47a <_realloc_r+0x16>
 800f470:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f474:	4611      	mov	r1, r2
 800f476:	f7ff bf81 	b.w	800f37c <_malloc_r>
 800f47a:	b92a      	cbnz	r2, 800f488 <_realloc_r+0x24>
 800f47c:	f7ff ff14 	bl	800f2a8 <_free_r>
 800f480:	4625      	mov	r5, r4
 800f482:	4628      	mov	r0, r5
 800f484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f488:	f000 f838 	bl	800f4fc <_malloc_usable_size_r>
 800f48c:	4284      	cmp	r4, r0
 800f48e:	4607      	mov	r7, r0
 800f490:	d802      	bhi.n	800f498 <_realloc_r+0x34>
 800f492:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f496:	d812      	bhi.n	800f4be <_realloc_r+0x5a>
 800f498:	4621      	mov	r1, r4
 800f49a:	4640      	mov	r0, r8
 800f49c:	f7ff ff6e 	bl	800f37c <_malloc_r>
 800f4a0:	4605      	mov	r5, r0
 800f4a2:	2800      	cmp	r0, #0
 800f4a4:	d0ed      	beq.n	800f482 <_realloc_r+0x1e>
 800f4a6:	42bc      	cmp	r4, r7
 800f4a8:	4622      	mov	r2, r4
 800f4aa:	4631      	mov	r1, r6
 800f4ac:	bf28      	it	cs
 800f4ae:	463a      	movcs	r2, r7
 800f4b0:	f7ff fb8c 	bl	800ebcc <memcpy>
 800f4b4:	4631      	mov	r1, r6
 800f4b6:	4640      	mov	r0, r8
 800f4b8:	f7ff fef6 	bl	800f2a8 <_free_r>
 800f4bc:	e7e1      	b.n	800f482 <_realloc_r+0x1e>
 800f4be:	4635      	mov	r5, r6
 800f4c0:	e7df      	b.n	800f482 <_realloc_r+0x1e>
	...

0800f4c4 <_sbrk_r>:
 800f4c4:	b538      	push	{r3, r4, r5, lr}
 800f4c6:	4d06      	ldr	r5, [pc, #24]	; (800f4e0 <_sbrk_r+0x1c>)
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	4604      	mov	r4, r0
 800f4cc:	4608      	mov	r0, r1
 800f4ce:	602b      	str	r3, [r5, #0]
 800f4d0:	f7f5 f8c6 	bl	8004660 <_sbrk>
 800f4d4:	1c43      	adds	r3, r0, #1
 800f4d6:	d102      	bne.n	800f4de <_sbrk_r+0x1a>
 800f4d8:	682b      	ldr	r3, [r5, #0]
 800f4da:	b103      	cbz	r3, 800f4de <_sbrk_r+0x1a>
 800f4dc:	6023      	str	r3, [r4, #0]
 800f4de:	bd38      	pop	{r3, r4, r5, pc}
 800f4e0:	20000d58 	.word	0x20000d58

0800f4e4 <__malloc_lock>:
 800f4e4:	4801      	ldr	r0, [pc, #4]	; (800f4ec <__malloc_lock+0x8>)
 800f4e6:	f000 b811 	b.w	800f50c <__retarget_lock_acquire_recursive>
 800f4ea:	bf00      	nop
 800f4ec:	20000d5c 	.word	0x20000d5c

0800f4f0 <__malloc_unlock>:
 800f4f0:	4801      	ldr	r0, [pc, #4]	; (800f4f8 <__malloc_unlock+0x8>)
 800f4f2:	f000 b80c 	b.w	800f50e <__retarget_lock_release_recursive>
 800f4f6:	bf00      	nop
 800f4f8:	20000d5c 	.word	0x20000d5c

0800f4fc <_malloc_usable_size_r>:
 800f4fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f500:	1f18      	subs	r0, r3, #4
 800f502:	2b00      	cmp	r3, #0
 800f504:	bfbc      	itt	lt
 800f506:	580b      	ldrlt	r3, [r1, r0]
 800f508:	18c0      	addlt	r0, r0, r3
 800f50a:	4770      	bx	lr

0800f50c <__retarget_lock_acquire_recursive>:
 800f50c:	4770      	bx	lr

0800f50e <__retarget_lock_release_recursive>:
 800f50e:	4770      	bx	lr

0800f510 <_init>:
 800f510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f512:	bf00      	nop
 800f514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f516:	bc08      	pop	{r3}
 800f518:	469e      	mov	lr, r3
 800f51a:	4770      	bx	lr

0800f51c <_fini>:
 800f51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f51e:	bf00      	nop
 800f520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f522:	bc08      	pop	{r3}
 800f524:	469e      	mov	lr, r3
 800f526:	4770      	bx	lr
