

================================================================
== Vivado HLS Report for 'Stage_8_4D'
================================================================
* Date:           Tue Aug 29 16:05:59 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Efficient_Parallel_Correlator_HLS
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Stage_8_4D_N_DFF_LOOP  |   28|   28|         7|          -|          -|     4|    no    |
        |- Stage_8_4D_N_LOOP      |   28|   28|         7|          -|          -|     4|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      18|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     227|     246|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      86|
|Register         |        -|      -|     259|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     486|     350|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Efficient_Cor_fsubkb_x_U6  |Efficient_Cor_fsubkb  |        0|      2|  227|  214|
    |Efficient_Cor_muxcud_U7    |Efficient_Cor_muxcud  |        0|      0|    0|   32|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      2|  227|  246|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_233_p2        |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_146_p2        |     +    |      0|  0|   3|           3|           1|
    |exitcond2_fu_227_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond3_fu_140_p2  |   icmp   |      0|  0|   2|           3|           4|
    |sum2_fu_239_p2       |    xor   |      0|  0|   4|           3|           4|
    |sum5_fu_187_p2       |    xor   |      0|  0|   4|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  18|          18|          18|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  10|         16|    1|         16|
    |buf_a_address0         |   3|          4|    3|         12|
    |buf_cor_4D_a_address0  |   3|          3|    3|          9|
    |grp_fu_120_p0          |  32|          3|   32|         96|
    |grp_fu_120_p1          |  32|          3|   32|         96|
    |i_reg_109              |   3|          2|    3|          6|
    |j_reg_97               |   3|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  86|         33|   77|        241|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  15|   0|   15|          0|
    |buf_b_load_3_reg_305  |  32|   0|   32|          0|
    |dff_4D_0              |  32|   0|   32|          0|
    |dff_4D_1              |  32|   0|   32|          0|
    |dff_4D_2              |  32|   0|   32|          0|
    |dff_4D_3              |  32|   0|   32|          0|
    |i_2_reg_285           |   3|   0|    3|          0|
    |i_reg_109             |   3|   0|    3|          0|
    |j_1_reg_258           |   3|   0|    3|          0|
    |j_cast2_reg_250       |   3|   0|   32|         29|
    |j_reg_97              |   3|   0|    3|          0|
    |reg_124               |  32|   0|   32|          0|
    |reg_130               |  32|   0|   32|          0|
    |sum2_cast_reg_295     |   3|   0|   32|         29|
    |tmp_11_reg_268        |   2|   0|    2|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 259|   0|  317|         58|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  Stage_8_4D  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  Stage_8_4D  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  Stage_8_4D  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  Stage_8_4D  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  Stage_8_4D  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  Stage_8_4D  | return value |
|buf_a_address0         | out |    3|  ap_memory |     buf_a    |     array    |
|buf_a_ce0              | out |    1|  ap_memory |     buf_a    |     array    |
|buf_a_q0               |  in |   32|  ap_memory |     buf_a    |     array    |
|buf_a_address1         | out |    3|  ap_memory |     buf_a    |     array    |
|buf_a_ce1              | out |    1|  ap_memory |     buf_a    |     array    |
|buf_a_q1               |  in |   32|  ap_memory |     buf_a    |     array    |
|buf_cor_4D_a_address0  | out |    3|  ap_memory | buf_cor_4D_a |     array    |
|buf_cor_4D_a_ce0       | out |    1|  ap_memory | buf_cor_4D_a |     array    |
|buf_cor_4D_a_we0       | out |    1|  ap_memory | buf_cor_4D_a |     array    |
|buf_cor_4D_a_d0        | out |   32|  ap_memory | buf_cor_4D_a |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

