

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22'
================================================================
* Date:           Wed Jan 17 08:24:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.902 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      344|      844|  3.440 us|  8.440 us|  344|  844|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_734_21_VITIS_LOOP_736_22  |      342|      842|         4|          1|          1|  340 ~ 840|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     123|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        7|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|     185|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        7|    0|     185|     259|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                  Memory                 |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dependency_successors_kernels_values1_U  |Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22_dependency_successors_kerncud  |        7|  0|   0|    0|  12000|    7|     1|        84000|
    +-----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                    |                                                                                  |        7|  0|   0|    0|  12000|    7|     1|        84000|
    +-----------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln734_1_fu_140_p2     |         +|   0|  0|  11|          11|           1|
    |add_ln736_fu_190_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln737_1_fu_229_p2     |         +|   0|  0|  14|          14|          14|
    |add_ln737_2_fu_238_p2     |         +|   0|  0|  14|          14|          14|
    |add_ln737_fu_184_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln742_1_fu_280_p2     |         +|   0|  0|  14|          11|          11|
    |add_ln742_fu_271_p2       |         +|   0|  0|  14|          11|          11|
    |i_11_fu_152_p2            |         +|   0|  0|   6|           6|           1|
    |icmp_ln734_fu_134_p2      |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln736_fu_158_p2      |      icmp|   0|  0|   2|           5|           5|
    |icmp_ln737_1_fu_296_p2    |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln737_fu_291_p2      |      icmp|   0|  0|   2|           5|           1|
    |or_ln737_fu_301_p2        |        or|   0|  0|   1|           1|           1|
    |select_ln734_1_fu_172_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln734_fu_164_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln737_fu_307_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 123|         115|          98|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten62_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    5|         10|
    |i_fu_70                                 |   9|          2|    6|         12|
    |indvar_flatten62_fu_74                  |   9|          2|   11|         22|
    |j_fu_66                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   46|         92|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln737_reg_357                                   |  10|   0|   10|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                    |   1|   0|    1|          0|
    |dependency_successors_kernels_values1_load_reg_368  |   7|   0|    7|          0|
    |i_fu_70                                             |   6|   0|    6|          0|
    |indvar_flatten62_fu_74                              |  11|   0|   11|          0|
    |j_fu_66                                             |   5|   0|    5|          0|
    |select_ln734_1_reg_351                              |   6|   0|    6|          0|
    |select_ln734_reg_344                                |   5|   0|    5|          0|
    |select_ln734_1_reg_351                              |  64|  32|    6|          0|
    |select_ln734_reg_344                                |  64|  32|    5|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 185|  64|   68|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_734_21_VITIS_LOOP_736_22|  return value|
|add_ln734                             |   in|   11|     ap_none|                                           add_ln734|        scalar|
|mul_ln725                             |   in|   10|     ap_none|                                           mul_ln725|        scalar|
|dependency_successor_values_address0  |  out|   11|   ap_memory|                         dependency_successor_values|         array|
|dependency_successor_values_ce0       |  out|    1|   ap_memory|                         dependency_successor_values|         array|
|dependency_successor_values_we0       |  out|    1|   ap_memory|                         dependency_successor_values|         array|
|dependency_successor_values_d0        |  out|    8|   ap_memory|                         dependency_successor_values|         array|
+--------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

