// Seed: 2421230039
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3
);
  logic [7:0][1 : -1 'h0] id_5;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  assign module_1.id_3 = 0;
  assign id_5[1 :-1<1] = id_6;
  assign id_7[-1] = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd62
) (
    output tri id_0,
    input supply0 id_1,
    output tri id_2,
    output supply1 _id_3,
    output wire id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_4
  );
  assign id_0 = 1;
  logic [1 : id_3] id_8;
endmodule
