verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/wave_5.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/test_generator_7.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/special_counter_4.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/seven_seg_9.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/edge_detector_2.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/decimal2_8bit_12.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/counter_3.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/compare_8.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/adder4bit_6.v"
verilog work "C:/Users/surface/Desktop/ISTD 3D Final/work/planAhead/ISTD 3D Final/ISTD 3D Final.srcs/sources_1/imports/verilog/mojo_top_0.v"
