,Unknown,Untouched,Logic,Declarations,Staging,Structure,Validity,Gating,Instrumentation,Comments,Whitespace,Total Meaningful Chars,Total Chars
TL-Verilog,0,286,379,0,4,38,0,0,0,973,435,707,2115
top_gen.sv,0,0,0,708,1865,53,0,0,466,732,925,2626,4749
top.sv,0,286,520,0,0,70,0,0,0,1086,455,876,2417
SystemVerilog Total,0,286,520,708,1865,123,0,0,466,1818,1380,3502,7166
Color,DarkGray,#305050,purple,blue,#509050,#1090c0,#E04010,orange,#C0C0F0,#C04040,gray,,
