Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\My_studies\3rd_year\Internship\Training\max10_nios2_interrupt\nios2.qsys --block-symbol-file --output-directory=E:\My_studies\3rd_year\Internship\Training\max10_nios2_interrupt\nios2 --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading max10_nios2_interrupt/nios2.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module ROM
Progress: Adding button [altera_avalon_pio 18.0]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex5
Progress: Adding led [altera_avalon_pio 18.0]
Progress: Parameterizing module led
Progress: Adding switch [altera_avalon_pio 18.0]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\My_studies\3rd_year\Internship\Training\max10_nios2_interrupt\nios2.qsys --synthesis=VERILOG --output-directory=E:\My_studies\3rd_year\Internship\Training\max10_nios2_interrupt\nios2\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading max10_nios2_interrupt/nios2.qsys
Progress: Reading input file
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module ROM
Progress: Adding button [altera_avalon_pio 18.0]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.0]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.0]
Progress: Parameterizing module hex5
Progress: Adding led [altera_avalon_pio 18.0]
Progress: Parameterizing module led
Progress: Adding switch [altera_avalon_pio 18.0]
Progress: Parameterizing module switch
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info: RAM: Starting RTL generation for module 'nios2_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_RAM --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0248_RAM_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0248_RAM_gen//nios2_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'nios2_RAM'
Info: RAM: "nios2" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'nios2_ROM'
Info: ROM:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_ROM --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0249_ROM_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0249_ROM_gen//nios2_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'nios2_ROM'
Info: ROM: "nios2" instantiated altera_avalon_onchip_memory2 "ROM"
Info: button: Starting RTL generation for module 'nios2_button'
Info: button:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_button --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0250_button_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0250_button_gen//nios2_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'nios2_button'
Info: button: "nios2" instantiated altera_avalon_pio "button"
Info: cpu: "nios2" instantiated altera_nios2_gen2 "cpu"
Info: hex0: Starting RTL generation for module 'nios2_hex0'
Info: hex0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_hex0 --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0251_hex0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0251_hex0_gen//nios2_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'nios2_hex0'
Info: hex0: "nios2" instantiated altera_avalon_pio "hex0"
Info: hex1: Starting RTL generation for module 'nios2_hex1'
Info: hex1:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_hex1 --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0252_hex1_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0252_hex1_gen//nios2_hex1_component_configuration.pl  --do_build_sim=0  ]
Info: hex1: Done RTL generation for module 'nios2_hex1'
Info: hex1: "nios2" instantiated altera_avalon_pio "hex1"
Info: hex2: Starting RTL generation for module 'nios2_hex2'
Info: hex2:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_hex2 --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0253_hex2_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0253_hex2_gen//nios2_hex2_component_configuration.pl  --do_build_sim=0  ]
Info: hex2: Done RTL generation for module 'nios2_hex2'
Info: hex2: "nios2" instantiated altera_avalon_pio "hex2"
Info: hex4: Starting RTL generation for module 'nios2_hex4'
Info: hex4:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_hex4 --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0254_hex4_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0254_hex4_gen//nios2_hex4_component_configuration.pl  --do_build_sim=0  ]
Info: hex4: Done RTL generation for module 'nios2_hex4'
Info: hex4: "nios2" instantiated altera_avalon_pio "hex4"
Info: hex5: Starting RTL generation for module 'nios2_hex5'
Info: hex5:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_hex5 --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0255_hex5_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0255_hex5_gen//nios2_hex5_component_configuration.pl  --do_build_sim=0  ]
Info: hex5: Done RTL generation for module 'nios2_hex5'
Info: hex5: "nios2" instantiated altera_avalon_pio "hex5"
Info: led: Starting RTL generation for module 'nios2_led'
Info: led:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_led --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0256_led_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0256_led_gen//nios2_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios2_led'
Info: led: "nios2" instantiated altera_avalon_pio "led"
Info: switch: Starting RTL generation for module 'nios2_switch'
Info: switch:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_switch --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0257_switch_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0257_switch_gen//nios2_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios2_switch'
Info: switch: "nios2" instantiated altera_avalon_pio "switch"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_cpu_cpu --dir=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0260_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/OMEN/AppData/Local/Temp/alt8909_1842538546589532818.dir/0260_cpu_gen//nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.10.10 05:05:23 (*) Starting Nios II generation
Info: cpu: # 2021.10.10 05:05:23 (*)   Checking for plaintext license.
Info: cpu: # 2021.10.10 05:05:24 (*)   Plaintext license not found.
Info: cpu: # 2021.10.10 05:05:24 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.10.10 05:05:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.10.10 05:05:24 (*)   Creating all objects for CPU
Info: cpu: # 2021.10.10 05:05:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.10.10 05:05:26 (*)   Creating plain-text RTL
Info: cpu: # 2021.10.10 05:05:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_debug_mem_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: cpu_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_debug_mem_slave_agent"
Info: cpu_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: RAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "RAM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: RAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "RAM_s1_rsp_width_adapter"
Info: Reusing file E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/nios2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios2: Done "nios2" with 40 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
