Verilator Tree Dump (format 0x3900) from <e25285> to <e25545>
     NETLIST 0x55b80b93cf80 <e1> {a0}
    1: MODULE 0x55b80bbf57a0 <e24462> {c5}  TOP  L1 [P]
    1:2: CELL 0x55b80ba61db0 <e24465> {c5}  mips_cpu_harvard -> MODULE 0x55b80b9508b0 <e24464> {c5}  mips_cpu_harvard  L2
    1:2:1: PIN 0x55b80ba49b30 <e24469> {c6}  clk -> VAR 0x55b80b951c80 <e20035> {c6} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bbf5b10 <e24470> {c6} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80bbf5990 <e24466> {c6} @dt=0x55b80b9513a0@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b80bbf5ed0 <e24476> {c8}  reset -> VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bbf5db0 <e24475> {c8} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bbf5c30 <e24471> {c8} @dt=0x55b80b9513a0@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b80bbf6270 <e24482> {c9}  active -> VAR 0x55b80b9646a0 <e21557> {c9} @dt=0x55b80b9513a0@(G/w1)  active OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf6150 <e24481> {c9} @dt=0x55b80b9513a0@(G/w1)  active [LV] => VAR 0x55b80bbf5fd0 <e24477> {c9} @dt=0x55b80b9513a0@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf6610 <e24488> {c10}  register_v0 -> VAR 0x55b80b973e60 <e20044> {c10} @dt=0x55b80b9739e0@(G/w32)  register_v0 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf64f0 <e24487> {c10} @dt=0x55b80b9739e0@(G/w32)  register_v0 [LV] => VAR 0x55b80bbf6370 <e24483> {c10} @dt=0x55b80b9739e0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf69b0 <e24494> {c13}  clk_enable -> VAR 0x55b80b974280 <e21558> {c13} @dt=0x55b80b9513a0@(G/w1)  clk_enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bbf6890 <e24493> {c13} @dt=0x55b80b9513a0@(G/w1)  clk_enable [RV] <- VAR 0x55b80bbf6710 <e24489> {c13} @dt=0x55b80b9513a0@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b80bbf6d50 <e24500> {c16}  instr_address -> VAR 0x55b80b975100 <e21559> {c16} @dt=0x55b80b9739e0@(G/w32)  instr_address OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf6c30 <e24499> {c16} @dt=0x55b80b9739e0@(G/w32)  instr_address [LV] => VAR 0x55b80bbf6ab0 <e24495> {c16} @dt=0x55b80b9739e0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf70f0 <e24506> {c17}  instr_readdata -> VAR 0x55b80b975f80 <e21560> {c17} @dt=0x55b80b9739e0@(G/w32)  instr_readdata INPUT PORT
    1:2:1:1: VARREF 0x55b80bbf6fd0 <e24505> {c17} @dt=0x55b80b9739e0@(G/w32)  instr_readdata [RV] <- VAR 0x55b80bbf6e50 <e24501> {c17} @dt=0x55b80b9739e0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b80bbf7490 <e24512> {c20}  data_address -> VAR 0x55b80b976f20 <e21561> {c20} @dt=0x55b80b9739e0@(G/w32)  data_address OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf7370 <e24511> {c20} @dt=0x55b80b9739e0@(G/w32)  data_address [LV] => VAR 0x55b80bbf71f0 <e24507> {c20} @dt=0x55b80b9739e0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf7830 <e24518> {c21}  data_write -> VAR 0x55b80b977340 <e21562> {c21} @dt=0x55b80b9513a0@(G/w1)  data_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf7710 <e24517> {c21} @dt=0x55b80b9513a0@(G/w1)  data_write [LV] => VAR 0x55b80bbf7590 <e24513> {c21} @dt=0x55b80b9513a0@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf7bd0 <e24524> {c22}  data_read -> VAR 0x55b80b977760 <e21563> {c22} @dt=0x55b80b9513a0@(G/w1)  data_read OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf7ab0 <e24523> {c22} @dt=0x55b80b9513a0@(G/w1)  data_read [LV] => VAR 0x55b80bbf7930 <e24519> {c22} @dt=0x55b80b9513a0@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf7f70 <e24530> {c23}  data_writedata -> VAR 0x55b80b978760 <e21564> {c23} @dt=0x55b80b9739e0@(G/w32)  data_writedata OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bbf7e50 <e24529> {c23} @dt=0x55b80b9739e0@(G/w32)  data_writedata [LV] => VAR 0x55b80bbf7cd0 <e24525> {c23} @dt=0x55b80b9739e0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b80bbf8310 <e24536> {c24}  data_readdata -> VAR 0x55b80b979760 <e21565> {c24} @dt=0x55b80b9739e0@(G/w32)  data_readdata INPUT PORT
    1:2:1:1: VARREF 0x55b80bbf81f0 <e24535> {c24} @dt=0x55b80b9739e0@(G/w32)  data_readdata [RV] <- VAR 0x55b80bbf8070 <e24531> {c24} @dt=0x55b80b9739e0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b80bbf5990 <e24466> {c6} @dt=0x55b80b9513a0@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x55b80bbf5c30 <e24471> {c8} @dt=0x55b80b9513a0@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x55b80bbf5fd0 <e24477> {c9} @dt=0x55b80b9513a0@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf6370 <e24483> {c10} @dt=0x55b80b9739e0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf6710 <e24489> {c13} @dt=0x55b80b9513a0@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x55b80bbf6ab0 <e24495> {c16} @dt=0x55b80b9739e0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf6e50 <e24501> {c17} @dt=0x55b80b9739e0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b80bbf71f0 <e24507> {c20} @dt=0x55b80b9739e0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf7590 <e24513> {c21} @dt=0x55b80b9513a0@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf7930 <e24519> {c22} @dt=0x55b80b9513a0@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf7cd0 <e24525> {c23} @dt=0x55b80b9739e0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b80bbf8070 <e24531> {c24} @dt=0x55b80b9739e0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1: MODULE 0x55b80b9508b0 <e24464> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x55b80b951c80 <e20035> {c6} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b80b9646a0 <e21557> {c9} @dt=0x55b80b9513a0@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x55b80b973e60 <e20044> {c10} @dt=0x55b80b9739e0@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x55b80b974280 <e21558> {c13} @dt=0x55b80b9513a0@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x55b80b975100 <e21559> {c16} @dt=0x55b80b9739e0@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x55b80b975f80 <e21560> {c17} @dt=0x55b80b9739e0@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x55b80b976f20 <e21561> {c20} @dt=0x55b80b9739e0@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x55b80b977340 <e21562> {c21} @dt=0x55b80b9513a0@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x55b80b977760 <e21563> {c22} @dt=0x55b80b9513a0@(G/w1)  data_read OUTPUT PORT
    1:2: VAR 0x55b80b978760 <e21564> {c23} @dt=0x55b80b9739e0@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x55b80b979760 <e21565> {c24} @dt=0x55b80b9739e0@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2: VAR 0x55b80b979de0 <e21567> {c29} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output VAR
    1:2: VAR 0x55b80b97aee0 <e21568> {c33} @dt=0x55b80b9739e0@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x55b80b97c060 <e21569> {c34} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x55b80b97d1c0 <e21570> {c35} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x55b80b97e300 <e21571> {c36} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x55b80b97f460 <e21572> {c37} @dt=0x55b80b9739e0@(G/w32)  program_counter_mux_1_out VAR
    1:2: VAR 0x55b80b97f860 <e21573> {c38} @dt=0x55b80b9513a0@(G/w1)  halt VAR
    1:2: VAR 0x55b80b97fca0 <e21574> {c41} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode VAR
    1:2: VAR 0x55b80b980100 <e21575> {c42} @dt=0x55b80b9513a0@(G/w1)  register_write_decode VAR
    1:2: VAR 0x55b80b980500 <e21576> {c43} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x55b80b980960 <e21577> {c44} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x55b80b980dc0 <e21578> {c45} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode VAR
    1:2: VAR 0x55b80b9811c0 <e21579> {c46} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode VAR
    1:2: VAR 0x55b80b9815c0 <e21580> {c47} @dt=0x55b80b9513a0@(G/w1)  branch_decode VAR
    1:2: VAR 0x55b80b9819c0 <e21581> {c48} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x55b80b981dc0 <e21582> {c49} @dt=0x55b80b9513a0@(G/w1)  equal_decode VAR
    1:2: VAR 0x55b80b982f00 <e20177> {c50} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x55b80b983340 <e21583> {c51} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55b80b983740 <e21584> {c52} @dt=0x55b80b9513a0@(G/w1)  flush_decode_execute_register VAR
    1:2: VAR 0x55b80b9848a0 <e21585> {c57} @dt=0x55b80b9739e0@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2: VAR 0x55b80b986b40 <e21587> {c59} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x55b80b987c60 <e21588> {c61} @dt=0x55b80b982a40@(G/w6)  op VAR
    1:2: ASSIGNW 0x55b80b988a20 <e21602> {c62} @dt=0x55b80b982a40@(G/w6)
    1:2:1: SEL 0x55b80bbe2850 <e21600> {c62} @dt=0x55b80b982a40@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb8caf0 <e21589> {c62} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe2ae0 <e20263> {c62} @dt=0x55b80bbbfd10@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x55b80bbe6520 <e21599> {c62} @dt=0x55b80b9739e0@(G/w32)  32'h6
    1:2:2: VARREF 0x55b80bb8cc10 <e21601> {c62} @dt=0x55b80b982a40@(G/w6)  op [LV] => VAR 0x55b80b987c60 <e21588> {c61} @dt=0x55b80b982a40@(G/w6)  op VAR
    1:2: VAR 0x55b80b989a80 <e20270> {c63} @dt=0x55b80b989580@(G/w5)  read_address_1 VAR
    1:2: VAR 0x55b80b98a180 <e21603> {c63} @dt=0x55b80b989580@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x55b80b98af40 <e20285> {c64} @dt=0x55b80b989580@(G/w5)
    1:2:1: SEL 0x55b80bbe3060 <e21615> {c64} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb8cd30 <e21604> {c64} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe32f0 <e20326> {c64} @dt=0x55b80bbbfd10@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b80bbe6770 <e21614> {c64} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2: VARREF 0x55b80bb8ce50 <e20284> {c64} @dt=0x55b80b989580@(G/w5)  read_address_1 [LV] => VAR 0x55b80b989a80 <e20270> {c63} @dt=0x55b80b989580@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x55b80b98bc40 <e21629> {c65} @dt=0x55b80b989580@(G/w5)
    1:2:1: SEL 0x55b80bbe3870 <e21627> {c65} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb8cf70 <e21616> {c65} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe3b00 <e20373> {c65} @dt=0x55b80bbbfd10@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b80bbe69c0 <e21626> {c65} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2: VARREF 0x55b80bb8d090 <e21628> {c65} @dt=0x55b80b989580@(G/w5)  Rs_decode [LV] => VAR 0x55b80b98a180 <e21603> {c63} @dt=0x55b80b989580@(G/w5)  Rs_decode VAR
    1:2: VAR 0x55b80b98cca0 <e21630> {c66} @dt=0x55b80b989580@(G/w5)  read_address_2 VAR
    1:2: VAR 0x55b80b98d320 <e21631> {c66} @dt=0x55b80b989580@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x55b80b98df20 <e21645> {c67} @dt=0x55b80b989580@(G/w5)
    1:2:1: SEL 0x55b80bbe4080 <e21643> {c67} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7a980 <e21632> {c67} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe4310 <e20436> {c67} @dt=0x55b80bbbfd10@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b80bbe6c10 <e21642> {c67} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2: VARREF 0x55b80bb7aac0 <e21644> {c67} @dt=0x55b80b989580@(G/w5)  read_address_2 [LV] => VAR 0x55b80b98cca0 <e21630> {c66} @dt=0x55b80b989580@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x55b80b98ec20 <e21659> {c68} @dt=0x55b80b989580@(G/w5)
    1:2:1: SEL 0x55b80bbe4890 <e21657> {c68} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7abe0 <e21646> {c68} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe4b20 <e20483> {c68} @dt=0x55b80bbbfd10@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b80bbe6e60 <e21656> {c68} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2: VARREF 0x55b80bb7ad20 <e21658> {c68} @dt=0x55b80b989580@(G/w5)  Rt_decode [LV] => VAR 0x55b80b98d320 <e21631> {c66} @dt=0x55b80b989580@(G/w5)  Rt_decode VAR
    1:2: VAR 0x55b80b98fc80 <e21660> {c69} @dt=0x55b80b989580@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x55b80b990a40 <e21674> {c70} @dt=0x55b80b989580@(G/w5)
    1:2:1: SEL 0x55b80bbe50a0 <e21672> {c70} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7ae40 <e21661> {c70} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe5330 <e20538> {c70} @dt=0x55b80bbbfd10@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55b80bbe70b0 <e21671> {c70} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2: VARREF 0x55b80bb7af80 <e21673> {c70} @dt=0x55b80b989580@(G/w5)  Rd_decode [LV] => VAR 0x55b80b98fc80 <e21660> {c69} @dt=0x55b80b989580@(G/w5)  Rd_decode VAR
    1:2: VAR 0x55b80b991aa0 <e20545> {c71} @dt=0x55b80b9915a0@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x55b80b9928c0 <e20552> {c72} @dt=0x55b80b9915a0@(G/w16)
    1:2:1: SEL 0x55b80bbe58b0 <e21686> {c72} @dt=0x55b80b9915a0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7b0a0 <e21675> {c72} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe5b40 <e20593> {c72} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55b80bbe7300 <e21685> {c72} @dt=0x55b80b9739e0@(G/w32)  32'h10
    1:2:2: VARREF 0x55b80bb7b1e0 <e20551> {c72} @dt=0x55b80b9915a0@(G/w16)  immediate [LV] => VAR 0x55b80b991aa0 <e20545> {c71} @dt=0x55b80b9915a0@(G/w16)  immediate VAR
    1:2: VAR 0x55b80b993970 <e21687> {c74} @dt=0x55b80b9739e0@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x55b80b994b90 <e21688> {c75} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x55b80b995d70 <e21689> {c76} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x55b80b996f20 <e21690> {c77} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55b80b998100 <e21691> {c78} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55b80b999280 <e21692> {c79} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x55b80b999780 <e21693> {c83} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute VAR
    1:2: VAR 0x55b80b999c40 <e21694> {c84} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x55b80b99a0d0 <e21695> {c85} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x55b80b99b240 <e21696> {c86} @dt=0x55b80b989580@(G/w5)  write_register_execute VAR
    1:2: VAR 0x55b80b99b710 <e21697> {c87} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute VAR
    1:2: VAR 0x55b80b99c880 <e21698> {c88} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x55b80b99cd80 <e21699> {c89} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x55b80b99d210 <e21700> {c90} @dt=0x55b80b9513a0@(G/w1)  register_write_execute VAR
    1:2: VAR 0x55b80b99d700 <e21701> {c91} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55b80b99e920 <e21702> {c94} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_execute VAR
    1:2: VAR 0x55b80b99fb00 <e21703> {c95} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_execute VAR
    1:2: VAR 0x55b80b9a0c70 <e21704> {c96} @dt=0x55b80b9739e0@(G/w32)  source_A_ALU_execute VAR
    1:2: VAR 0x55b80b9a1e20 <e21705> {c97} @dt=0x55b80b9739e0@(G/w32)  source_B_ALU_execute VAR
    1:2: VAR 0x55b80b9a2fd0 <e21706> {c98} @dt=0x55b80b9739e0@(G/w32)  write_data_execute VAR
    1:2: VAR 0x55b80b9a4180 <e21707> {c99} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x55b80b9a5330 <e21708> {c100} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x55b80b9a64e0 <e21709> {c101} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x55b80b9a7670 <e21710> {c102} @dt=0x55b80b989580@(G/w5)  Rs_execute VAR
    1:2: VAR 0x55b80b9a87c0 <e21711> {c103} @dt=0x55b80b989580@(G/w5)  Rt_execute VAR
    1:2: VAR 0x55b80b9a9910 <e21712> {c104} @dt=0x55b80b989580@(G/w5)  Rd_execute VAR
    1:2: VAR 0x55b80b9aaa80 <e21713> {c105} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x55b80b9aaf90 <e21714> {c108} @dt=0x55b80b9513a0@(G/w1)  register_write_memory VAR
    1:2: VAR 0x55b80b9ac100 <e21715> {c109} @dt=0x55b80b989580@(G/w5)  write_register_memory VAR
    1:2: VAR 0x55b80b9ac600 <e21716> {c110} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x55b80b9aca90 <e21717> {c111} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x55b80b9acf50 <e21718> {c112} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x55b80b9ad3e0 <e21719> {c113} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x55b80b9af770 <e21721> {c117} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x55b80b9b0920 <e21722> {c118} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x55b80b9b1ad0 <e21723> {c119} @dt=0x55b80b9739e0@(G/w32)  read_data_memory VAR
    1:2: VAR 0x55b80b9b2c80 <e21724> {c120} @dt=0x55b80b9739e0@(G/w32)  write_data_memory VAR
    1:2: VAR 0x55b80b9b31c0 <e21725> {c123} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x55b80b9b3680 <e21726> {c124} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x55b80b9b3b40 <e21727> {c125} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x55b80b9b4030 <e21728> {c126} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x55b80b9b5250 <e21729> {c129} @dt=0x55b80b989580@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x55b80b9b63c0 <e21730> {c130} @dt=0x55b80b9739e0@(G/w32)  result_writeback VAR
    1:2: VAR 0x55b80b9b7570 <e21731> {c131} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x55b80b9b8720 <e21732> {c132} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x55b80b9b98d0 <e21733> {c133} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x55b80b9baa80 <e21734> {c134} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x55b80b9baf30 <e21735> {c137} @dt=0x55b80b9513a0@(G/w1)  stall_fetch VAR
    1:2: VAR 0x55b80b9bb360 <e21736> {c138} @dt=0x55b80b9513a0@(G/w1)  stall_decode VAR
    1:2: VAR 0x55b80b9bb7f0 <e21737> {c139} @dt=0x55b80b9513a0@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x55b80b9bbc80 <e21738> {c140} @dt=0x55b80b9513a0@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x55b80b9bc110 <e21739> {c141} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x55b80b9bd280 <e20919> {c142} @dt=0x55b80b9bcdc0@(G/w2)  forward_A_execute VAR
    1:2: VAR 0x55b80b9be430 <e21740> {c143} @dt=0x55b80b9bcdc0@(G/w2)  forward_B_execute VAR
    1:2: VAR 0x55b80b9be930 <e21741> {c144} @dt=0x55b80b9513a0@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x55b80b9beeb0 <e21744> {c147} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: VARREF 0x55b80bb7b300 <e21742> {c147} @dt=0x55b80b9739e0@(G/w32)  data_readdata [RV] <- VAR 0x55b80b979760 <e21565> {c24} @dt=0x55b80b9739e0@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x55b80bb7b420 <e21743> {c147} @dt=0x55b80b9739e0@(G/w32)  read_data_memory [LV] => VAR 0x55b80b9b1ad0 <e21723> {c119} @dt=0x55b80b9739e0@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x55b80b9bf310 <e21747> {c148} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: VARREF 0x55b80bb7b560 <e21745> {c148} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x55b80bb7b6a0 <e21746> {c148} @dt=0x55b80b9739e0@(G/w32)  data_address [LV] => VAR 0x55b80b976f20 <e21561> {c20} @dt=0x55b80b9739e0@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9bf770 <e21750> {c149} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: VARREF 0x55b80bb7b7c0 <e21748> {c149} @dt=0x55b80b9739e0@(G/w32)  write_data_memory [RV] <- VAR 0x55b80b9b2c80 <e21724> {c120} @dt=0x55b80b9739e0@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x55b80bb8f1c0 <e21749> {c149} @dt=0x55b80b9739e0@(G/w32)  data_writedata [LV] => VAR 0x55b80b978760 <e21564> {c23} @dt=0x55b80b9739e0@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9bfbd0 <e21753> {c150} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: VARREF 0x55b80bb8f2e0 <e21751> {c150} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory [RV] <- VAR 0x55b80b9aca90 <e21717> {c111} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x55b80bb8f400 <e21752> {c150} @dt=0x55b80b9513a0@(G/w1)  data_write [LV] => VAR 0x55b80b977340 <e21562> {c21} @dt=0x55b80b9513a0@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9c0080 <e21756> {c151} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: VARREF 0x55b80bb8f520 <e21754> {c151} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b80b9ac600 <e21716> {c110} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x55b80bb8f640 <e21755> {c151} @dt=0x55b80b9513a0@(G/w1)  data_read [LV] => VAR 0x55b80b977760 <e21563> {c22} @dt=0x55b80b9513a0@(G/w1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9c04f0 <e21759> {c154} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: VARREF 0x55b80bb8f760 <e21757> {c154} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch [RV] <- VAR 0x55b80b97c060 <e21569> {c34} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x55b80bb8f880 <e21758> {c154} @dt=0x55b80b9739e0@(G/w32)  instr_address [LV] => VAR 0x55b80b975100 <e21559> {c16} @dt=0x55b80b9739e0@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9c0950 <e21762> {c155} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: VARREF 0x55b80bb8f9a0 <e21760> {c155} @dt=0x55b80b9739e0@(G/w32)  instr_readdata [RV] <- VAR 0x55b80b975f80 <e21560> {c17} @dt=0x55b80b9739e0@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x55b80bb8fac0 <e21761> {c155} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch [LV] => VAR 0x55b80b97e300 <e21571> {c36} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x55b80b963d10 <e1982> {c157}  register_file -> MODULE 0x55b80badc970 <e10634> {n2}  Register_File  L3
    1:2:1: PIN 0x55b80b949ec0 <e1922> {c158}  clk -> VAR 0x55b80badce60 <e23332> {n3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8fbe0 <e21763> {c158} @dt=0x55b80b9513a0@(G/w1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9c1300 <e1932> {c158}  pipelined -> VAR 0x55b80badd380 <e23333> {n4} @dt=0x55b80b9513a0@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x55b80bbe5f50 <e21764> {c158} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:1: PIN 0x55b80b9c16c0 <e1936> {c159}  HI_LO_output -> VAR 0x55b80badd8a0 <e23334> {n5} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8fd00 <e21765> {c159} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output [RV] <- VAR 0x55b80b979de0 <e21567> {c29} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output VAR
    1:2:1: PIN 0x55b80b9c1b10 <e1940> {c160}  write_enable -> VAR 0x55b80badddc0 <e23335> {n6} @dt=0x55b80b9513a0@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8fe20 <e21766> {c160} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [RV] <- VAR 0x55b80b9b31c0 <e21725> {c123} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x55b80b9c1f60 <e1944> {c161}  hi_lo_register_write_enable -> VAR 0x55b80bade180 <e23336> {n6} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8ff40 <e21767> {c161} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback [RV] <- VAR 0x55b80b9b3680 <e21726> {c124} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b80b9c2320 <e1948> {c162}  read_address_1 -> VAR 0x55b80badf340 <e23337> {n7} @dt=0x55b80b989580@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90060 <e20974> {c162} @dt=0x55b80b989580@(G/w5)  read_address_1 [RV] <- VAR 0x55b80b989a80 <e20270> {c63} @dt=0x55b80b989580@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x55b80b9c26e0 <e1952> {c163}  read_address_2 -> VAR 0x55b80badfb20 <e23338> {n7} @dt=0x55b80b989580@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90180 <e21768> {c163} @dt=0x55b80b989580@(G/w5)  read_address_2 [RV] <- VAR 0x55b80b98cca0 <e21630> {c66} @dt=0x55b80b989580@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x55b80b9c2b30 <e1956> {c164}  write_address -> VAR 0x55b80bae0300 <e23339> {n7} @dt=0x55b80b989580@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x55b80bb902a0 <e21769> {c164} @dt=0x55b80b989580@(G/w5)  write_register_writeback [RV] <- VAR 0x55b80b9b5250 <e21729> {c129} @dt=0x55b80b989580@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x55b80b9c2f20 <e1960> {c165}  write_data -> VAR 0x55b80bae1540 <e23340> {n8} @dt=0x55b80b9739e0@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x55b80bb903c0 <e21770> {c165} @dt=0x55b80b9739e0@(G/w32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e21730> {c130} @dt=0x55b80b9739e0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9c3320 <e1964> {c166}  HI_write_data -> VAR 0x55b80bae1d20 <e23341> {n8} @dt=0x55b80b9739e0@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b80bb904e0 <e21771> {c166} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x55b80b9b7570 <e21731> {c131} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b80b9c3720 <e1968> {c167}  LO_write_data -> VAR 0x55b80bae2500 <e23342> {n8} @dt=0x55b80b9739e0@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90600 <e21772> {c167} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x55b80b9b8720 <e21732> {c132} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b80b9c3b70 <e1972> {c168}  read_data_1 -> VAR 0x55b80bae3770 <e23343> {n9} @dt=0x55b80b9739e0@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90720 <e21773> {c168} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode [LV] => VAR 0x55b80b994b90 <e21688> {c75} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b80b9c3f90 <e1976> {c169}  read_data_2 -> VAR 0x55b80bae3f80 <e23344> {n9} @dt=0x55b80b9739e0@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90840 <e21774> {c169} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode [LV] => VAR 0x55b80b995d70 <e21689> {c76} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b80b9c4320 <e1980> {c170}  read_register_2 -> VAR 0x55b80bae51f0 <e23345> {n10} @dt=0x55b80b9739e0@(G/w32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90960 <e20982> {c170} @dt=0x55b80b9739e0@(G/w32)  register_v0 [LV] => VAR 0x55b80b973e60 <e20044> {c10} @dt=0x55b80b9739e0@(G/w32)  register_v0 OUTPUT PORT
    1:2: CELL 0x55b80b95ca20 <e2007> {c174}  pc -> MODULE 0x55b80bad2d20 <e10633> {m1}  Program_Counter  L3
    1:2:1: PIN 0x55b80b9c48c0 <e1984> {c175}  clk -> VAR 0x55b80bad3190 <e23298> {m2} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90a80 <e21775> {c175} @dt=0x55b80b9513a0@(G/w1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9c4cc0 <e1989> {c176}  address_input -> VAR 0x55b80bad42d0 <e23299> {m3} @dt=0x55b80b9739e0@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90ba0 <e21776> {c176} @dt=0x55b80b9739e0@(G/w32)  program_counter_prime [RV] <- VAR 0x55b80b97aee0 <e21568> {c33} @dt=0x55b80b9739e0@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x55b80b9c5080 <e1993> {c177}  reset -> VAR 0x55b80bad4d10 <e23301> {m5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90cc0 <e21777> {c177} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9c5440 <e1997> {c178}  enable -> VAR 0x55b80bad47f0 <e23300> {m4} @dt=0x55b80b9513a0@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90de0 <e21778> {c178} @dt=0x55b80b9513a0@(G/w1)  stall_fetch [RV] <- VAR 0x55b80b9baf30 <e21735> {c137} @dt=0x55b80b9513a0@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x55b80b9c5840 <e2001> {c179}  address_output -> VAR 0x55b80bad64b0 <e23303> {m7} @dt=0x55b80b9739e0@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90f00 <e21779> {c179} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch [LV] => VAR 0x55b80b97c060 <e21569> {c34} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x55b80b9c5c00 <e2005> {c180}  halt -> VAR 0x55b80bad5230 <e23302> {m6} @dt=0x55b80b9513a0@(G/w1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb91020 <e21780> {c180} @dt=0x55b80b9513a0@(G/w1)  halt [LV] => VAR 0x55b80b97f860 <e21573> {c38} @dt=0x55b80b9513a0@(G/w1)  halt VAR
    1:2: CELL 0x55b80b9c7eb0 <e2063> {c183}  plus_four_adder -> MODULE 0x55b80b9fdae0 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x55b80b9c61a0 <e2009> {c184}  a -> VAR 0x55b80b9fed50 <e21975> {d3} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91140 <e21781> {c184} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch [RV] <- VAR 0x55b80b97c060 <e21569> {c34} @dt=0x55b80b9739e0@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x55b80b9c7900 <e2057> {c185}  b -> VAR 0x55b80b9ff530 <e21976> {d3} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x55b80bbf5100 <e24457> {c185} @dt=0x55b80b9739e0@(G/w32)  32'h4
    1:2:1: PIN 0x55b80b9c7d70 <e2061> {c186}  z -> VAR 0x55b80ba00770 <e21977> {d4} @dt=0x55b80b9739e0@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb91260 <e21795> {c186} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x55b80b97d1c0 <e21570> {c35} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x55b80b9c9c20 <e2090> {c189}  program_counter_multiplexer -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9c8b80 <e2072> {c190}  control -> VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91380 <e21796> {c190} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode [RV] <- VAR 0x55b80b97fca0 <e21574> {c41} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b80b9c8fc0 <e2077> {c191}  input_0 -> VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb914a0 <e21797> {c191} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b80b97d1c0 <e21570> {c35} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b80b9c9410 <e2081> {c192}  input_1 -> VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb915c0 <e21798> {c192} @dt=0x55b80b9739e0@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x55b80b9848a0 <e21585> {c57} @dt=0x55b80b9739e0@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x55b80b9c9830 <e2085> {c193}  resolved -> VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb916e0 <e21799> {c193} @dt=0x55b80b9739e0@(G/w32)  program_counter_mux_1_out [LV] => VAR 0x55b80b97f460 <e21572> {c37} @dt=0x55b80b9739e0@(G/w32)  program_counter_mux_1_out VAR
    1:2: CELL 0x55b80b9cb920 <e2118> {c196}  program_counter_multiplexer_two -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9ca950 <e2100> {c197}  control -> VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91800 <e21800> {c197} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80b9b4030 <e21728> {c126} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9cad60 <e2105> {c198}  input_0 -> VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91920 <e21801> {c198} @dt=0x55b80b9739e0@(G/w32)  program_counter_mux_1_out [RV] <- VAR 0x55b80b97f460 <e21572> {c37} @dt=0x55b80b9739e0@(G/w32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x55b80b9cb150 <e2109> {c199}  input_1 -> VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91a40 <e21802> {c199} @dt=0x55b80b9739e0@(G/w32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e21730> {c130} @dt=0x55b80b9739e0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9cb550 <e2113> {c200}  resolved -> VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb91b60 <e21803> {c200} @dt=0x55b80b9739e0@(G/w32)  program_counter_prime [LV] => VAR 0x55b80b97aee0 <e21568> {c33} @dt=0x55b80b9739e0@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x55b80b9cddb0 <e2151> {c203}  fetch_decode_register -> MODULE 0x55b80bb41fe0 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x55b80b9cbf90 <e2120> {c204}  clk -> VAR 0x55b80bb42450 <e23817> {s3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91c80 <e21804> {c204} @dt=0x55b80b9513a0@(G/w1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9cc350 <e2125> {c205}  reset -> VAR 0x55b80bb43330 <e23820> {s6} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91da0 <e21805> {c205} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9cc710 <e2129> {c206}  enable -> VAR 0x55b80bb428f0 <e23818> {s4} @dt=0x55b80b9513a0@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91ec0 <e21806> {c206} @dt=0x55b80b9513a0@(G/w1)  stall_decode [RV] <- VAR 0x55b80b9bb360 <e21736> {c138} @dt=0x55b80b9513a0@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x55b80b9ccb60 <e2133> {c207}  clear -> VAR 0x55b80bb42e10 <e23819> {s5} @dt=0x55b80b9513a0@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91fe0 <e21807> {c207} @dt=0x55b80b9513a0@(G/w1)  flush_fetch_decode_register [RV] <- VAR 0x55b80b9be930 <e21741> {c144} @dt=0x55b80b9513a0@(G/w1)  flush_fetch_decode_register VAR
    1:2:1: PIN 0x55b80b9ccf30 <e2137> {c208}  instruction_fetch -> VAR 0x55b80bb44570 <e23821> {s8} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b80bb92100 <e21808> {c208} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch [RV] <- VAR 0x55b80b97e300 <e21571> {c36} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x55b80b9cd380 <e2141> {c209}  program_counter_plus_four_fetch -> VAR 0x55b80bb45800 <e23822> {s9} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b80bb92220 <e21809> {c209} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b80b97d1c0 <e21570> {c35} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b80b9cd7f0 <e2145> {c210}  instruction_decode -> VAR 0x55b80bb46b30 <e23823> {s11} @dt=0x55b80b9739e0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92340 <e21810> {c210} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [LV] => VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x55b80b9cdc40 <e2149> {c211}  program_counter_plus_four_decode -> VAR 0x55b80bb47e60 <e23824> {s12} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92460 <e21811> {c211} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b80b986b40 <e21587> {c59} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x55b80b9d0a70 <e2192> {c214}  control_unit -> MODULE 0x55b80ba486c0 <e10627> {g1}  Control_Unit  L3
    1:2:1: PIN 0x55b80b9ce3d0 <e2153> {c215}  instruction -> VAR 0x55b80ba4cc40 <e22510> {g3} @dt=0x55b80b9739e0@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x55b80bb92580 <e21812> {c215} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e21586> {c58} @dt=0x55b80b9739e0@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x55b80b9ce7d0 <e2158> {c216}  register_write -> VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb926a0 <e21813> {c216} @dt=0x55b80b9513a0@(G/w1)  register_write_decode [LV] => VAR 0x55b80b980100 <e21575> {c42} @dt=0x55b80b9513a0@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x55b80b9cec60 <e2162> {c217}  memory_to_register -> VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb927c0 <e21814> {c217} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode [LV] => VAR 0x55b80b980500 <e21576> {c43} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b80b9cf030 <e2166> {c218}  memory_write -> VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb928e0 <e21815> {c218} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode [LV] => VAR 0x55b80b980960 <e21577> {c44} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x55b80b9cf430 <e2170> {c219}  ALU_src_B -> VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92a00 <e21816> {c219} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode [LV] => VAR 0x55b80b980dc0 <e21578> {c45} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b80b9cf8c0 <e2174> {c220}  register_destination -> VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92b20 <e21817> {c220} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode [LV] => VAR 0x55b80b9811c0 <e21579> {c46} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x55b80b9cfc50 <e2178> {c221}  branch -> VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92c40 <e21818> {c221} @dt=0x55b80b9513a0@(G/w1)  branch_decode [LV] => VAR 0x55b80b9815c0 <e21580> {c47} @dt=0x55b80b9513a0@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x55b80b9d00e0 <e2182> {c222}  hi_lo_register_write -> VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92d60 <e21819> {c222} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode [LV] => VAR 0x55b80b9819c0 <e21581> {c48} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b80b9d04b0 <e2186> {c223}  ALU_function -> VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92e80 <e21027> {c223} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode [LV] => VAR 0x55b80b982f00 <e20177> {c50} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x55b80b9d0900 <e2190> {c224}  program_counter_multiplexer_jump -> VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92fa0 <e21820> {c224} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x55b80b983340 <e21583> {c51} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: CELL 0x55b80b9d2700 <e2220> {c227}  register_file_output_A_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9d16f0 <e2202> {c229}  control -> VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb930c0 <e21821> {c229} @dt=0x55b80b9513a0@(G/w1)  forward_A_decode [RV] <- VAR 0x55b80b9bb7f0 <e21737> {c139} @dt=0x55b80b9513a0@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x55b80b9d1b40 <e2207> {c230}  input_0 -> VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb931e0 <e21822> {c230} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x55b80b994b90 <e21688> {c75} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b80b9d1f10 <e2211> {c231}  input_1 -> VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93300 <e21823> {c231} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9d2330 <e2215> {c232}  resolved -> VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb93420 <e21824> {c232} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_resolved_decode [LV] => VAR 0x55b80b996f20 <e21690> {c77} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x55b80b96a340 <e2248> {c235}  register_file_output_B_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9d3400 <e2230> {c237}  control -> VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93540 <e21825> {c237} @dt=0x55b80b9513a0@(G/w1)  forward_B_decode [RV] <- VAR 0x55b80b9bbc80 <e21738> {c140} @dt=0x55b80b9513a0@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x55b80b9d3850 <e2235> {c238}  input_0 -> VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93660 <e21826> {c238} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x55b80b995d70 <e21689> {c76} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b80b9d3c20 <e2239> {c239}  input_1 -> VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93780 <e21827> {c239} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b968920 <e2243> {c240}  resolved -> VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb938a0 <e21828> {c240} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_resolved_decode [LV] => VAR 0x55b80b998100 <e21691> {c78} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x55b80b9d3e90 <e2269> {c243}  reg_output_comparator -> MODULE 0x55b80ba86620 <e10628> {h1}  Comparator  L3
    1:2:1: PIN 0x55b80b96b440 <e2250> {c244}  op -> VAR 0x55b80ba87770 <e22893> {h3} @dt=0x55b80b982a40@(G/w6)  op INPUT PORT
    1:2:1:1: VARREF 0x55b80bb939c0 <e21829> {c244} @dt=0x55b80b982a40@(G/w6)  op [RV] <- VAR 0x55b80b987c60 <e21588> {c61} @dt=0x55b80b982a40@(G/w6)  op VAR
    1:2:1: PIN 0x55b80b96be60 <e2255> {c245}  rt -> VAR 0x55b80ba88970 <e22894> {h4} @dt=0x55b80b989580@(G/w5)  rt INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93ae0 <e21830> {c245} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80b98d320 <e21631> {c66} @dt=0x55b80b989580@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x55b80b96ca50 <e2259> {c246}  a -> VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93c00 <e21831> {c246} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_resolved_decode [RV] <- VAR 0x55b80b996f20 <e21690> {c77} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x55b80b96d4d0 <e2263> {c247}  b -> VAR 0x55b80ba8adf0 <e22896> {h6} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93d20 <e21832> {c247} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_resolved_decode [RV] <- VAR 0x55b80b998100 <e21691> {c78} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x55b80b96df70 <e2267> {c248}  c -> VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb93e40 <e21833> {c248} @dt=0x55b80b9513a0@(G/w1)  equal_decode [LV] => VAR 0x55b80b981dc0 <e21582> {c49} @dt=0x55b80b9513a0@(G/w1)  equal_decode VAR
    1:2: CELL 0x55b80b9d4490 <e2282> {c251}  program_counter_source_and_gate_decode -> MODULE 0x55b80ba3ee70 <e10626> {f1}  And_Gate  L3
    1:2:1: PIN 0x55b80b9d3fd0 <e2271> {c252}  input_A -> VAR 0x55b80ba3f380 <e22502> {f3} @dt=0x55b80b9513a0@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93f60 <e21834> {c252} @dt=0x55b80b9513a0@(G/w1)  branch_decode [RV] <- VAR 0x55b80b9815c0 <e21580> {c47} @dt=0x55b80b9513a0@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x55b80b9d41b0 <e2276> {c253}  input_B -> VAR 0x55b80ba3f8a0 <e22503> {f4} @dt=0x55b80b9513a0@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94080 <e21835> {c253} @dt=0x55b80b9513a0@(G/w1)  equal_decode [RV] <- VAR 0x55b80b981dc0 <e21582> {c49} @dt=0x55b80b9513a0@(G/w1)  equal_decode VAR
    1:2:1: PIN 0x55b80b9d4390 <e2280> {c254}  output_C -> VAR 0x55b80ba3fe00 <e22504> {f6} @dt=0x55b80b9513a0@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb941a0 <e21836> {c254} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode [LV] => VAR 0x55b80b97fca0 <e21574> {c41} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode VAR
    1:2: CELL 0x55b80b9d4990 <e2291> {c257}  sign_extender_decode -> MODULE 0x55b80baf1ff0 <e10635> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x55b80b9d46b0 <e2284> {c258}  short_input -> VAR 0x55b80baf30e0 <e23460> {o3} @dt=0x55b80b9915a0@(G/w16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x55b80bb942c0 <e21045> {c258} @dt=0x55b80b9915a0@(G/w16)  immediate [RV] <- VAR 0x55b80b991aa0 <e20545> {c71} @dt=0x55b80b9915a0@(G/w16)  immediate VAR
    1:2:1: PIN 0x55b80b9d4890 <e2289> {c259}  extended_output -> VAR 0x55b80baf4320 <e23461> {o4} @dt=0x55b80b9739e0@(G/w32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb943e0 <e21837> {c259} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode [LV] => VAR 0x55b80b999280 <e21692> {c79} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode VAR
    1:2: CELL 0x55b80b9d4f90 <e2300> {c262}  shifter_decode -> MODULE 0x55b80bab9660 <e10630> {j1}  Left_Shift  L3
    1:2:1: PIN 0x55b80b9d4bb0 <e2293> {c263}  shift_input -> VAR 0x55b80babb0c0 <e23215> {j6} @dt=0x55b80b9739e0@(G/w32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94500 <e21838> {c263} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode [RV] <- VAR 0x55b80b999280 <e21692> {c79} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b80b9d4e50 <e2298> {c264}  shift_output -> VAR 0x55b80babc300 <e23216> {j7} @dt=0x55b80b9739e0@(G/w32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb94620 <e21839> {c264} @dt=0x55b80b9739e0@(G/w32)  shifter_output_decode [LV] => VAR 0x55b80b993970 <e21687> {c74} @dt=0x55b80b9739e0@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x55b80b9d5c30 <e2313> {c267}  adder_decode -> MODULE 0x55b80b9fdae0 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x55b80b9d5430 <e2302> {c268}  a -> VAR 0x55b80b9fed50 <e21975> {d3} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94740 <e21840> {c268} @dt=0x55b80b9739e0@(G/w32)  shifter_output_decode [RV] <- VAR 0x55b80b993970 <e21687> {c74} @dt=0x55b80b9739e0@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x55b80b9d5790 <e2307> {c269}  b -> VAR 0x55b80b9ff530 <e21976> {d3} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94860 <e21841> {c269} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x55b80b986b40 <e21587> {c59} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55b80b9d5af0 <e2311> {c270}  z -> VAR 0x55b80ba00770 <e21977> {d4} @dt=0x55b80b9739e0@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb94980 <e21842> {c270} @dt=0x55b80b9739e0@(G/w32)  program_counter_branch_decode [LV] => VAR 0x55b80b9848a0 <e21585> {c57} @dt=0x55b80b9739e0@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x55b80b9de150 <e2438> {c273}  decode_execute_register -> MODULE 0x55b80bafefd0 <e10637> {q1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x55b80b9d6180 <e2315> {c274}  clk -> VAR 0x55b80baff440 <e23499> {q3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94aa0 <e21843> {c274} @dt=0x55b80b9513a0@(G/w1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9d6560 <e2320> {c275}  clear -> VAR 0x55b80baff860 <e23500> {q4} @dt=0x55b80b9513a0@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94bc0 <e21844> {c275} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register [RV] <- VAR 0x55b80b9bc110 <e21739> {c141} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x55b80b9d6920 <e2324> {c276}  reset -> VAR 0x55b80baffc80 <e23501> {q5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94ce0 <e21845> {c276} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9d6d40 <e2328> {c277}  register_write_decode -> VAR 0x55b80bb000a0 <e23502> {q7} @dt=0x55b80b9513a0@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94e00 <e21846> {c277} @dt=0x55b80b9513a0@(G/w1)  register_write_decode [RV] <- VAR 0x55b80b980100 <e21575> {c42} @dt=0x55b80b9513a0@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x55b80b9d71c0 <e2332> {c278}  memory_to_register_decode -> VAR 0x55b80bb00500 <e23503> {q8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94f20 <e21847> {c278} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode [RV] <- VAR 0x55b80b980500 <e21576> {c43} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b80b9d7600 <e2336> {c279}  memory_write_decode -> VAR 0x55b80bb00cb0 <e23504> {q9} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95040 <e21848> {c279} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode [RV] <- VAR 0x55b80b980960 <e21577> {c44} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x55b80b9d7a40 <e2340> {c280}  ALU_src_B_decode -> VAR 0x55b80bb011b0 <e23505> {q10} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95160 <e21849> {c280} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x55b80b980dc0 <e21578> {c45} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b80b9d7ec0 <e2344> {c281}  register_destination_decode -> VAR 0x55b80bb01710 <e23506> {q11} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95280 <e21850> {c281} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode [RV] <- VAR 0x55b80b9811c0 <e21579> {c46} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x55b80b9d8340 <e2348> {c282}  hi_lo_register_write_decode -> VAR 0x55b80bb01c30 <e23507> {q12} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb953a0 <e21851> {c282} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x55b80b9819c0 <e21581> {c48} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b80b9d8780 <e2352> {c283}  ALU_function_decode -> VAR 0x55b80bb02eb0 <e23508> {q13} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb954c0 <e21061> {c283} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode [RV] <- VAR 0x55b80b982f00 <e20177> {c50} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x55b80b9d8b40 <e2356> {c284}  Rs_decode -> VAR 0x55b80bb04110 <e23509> {q14} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb955e0 <e21852> {c284} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80b98a180 <e21603> {c63} @dt=0x55b80b989580@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x55b80b9d8f00 <e2360> {c285}  Rt_decode -> VAR 0x55b80bb05350 <e23510> {q15} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95700 <e21853> {c285} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80b98d320 <e21631> {c66} @dt=0x55b80b989580@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x55b80b9d92c0 <e2364> {c286}  Rd_decode -> VAR 0x55b80bb06590 <e23511> {q16} @dt=0x55b80b989580@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95820 <e21854> {c286} @dt=0x55b80b989580@(G/w5)  Rd_decode [RV] <- VAR 0x55b80b98fc80 <e21660> {c69} @dt=0x55b80b989580@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x55b80b9d9680 <e2368> {c287}  sign_imm_decode -> VAR 0x55b80bb077d0 <e23512> {q17} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95940 <e21855> {c287} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode [RV] <- VAR 0x55b80b999280 <e21692> {c79} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b80b9d9ad0 <e2372> {c288}  program_counter_multiplexer_jump_decode -> VAR 0x55b80bb07cf0 <e23513> {q18} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95a60 <e21856> {c288} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x55b80b983340 <e21583> {c51} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x55b80b9d9f80 <e2376> {c290}  register_write_execute -> VAR 0x55b80bb082e0 <e23514> {q20} @dt=0x55b80b9513a0@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95b80 <e21857> {c290} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [LV] => VAR 0x55b80b99d210 <e21700> {c90} @dt=0x55b80b9513a0@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x55b80b9da400 <e2380> {c291}  memory_to_register_execute -> VAR 0x55b80bb08900 <e23515> {q21} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95ca0 <e21858> {c291} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [LV] => VAR 0x55b80b999c40 <e21694> {c84} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b80b9da840 <e2384> {c292}  memory_write_execute -> VAR 0x55b80bb08ec0 <e23516> {q22} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95dc0 <e21859> {c292} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute [LV] => VAR 0x55b80b99a0d0 <e21695> {c85} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x55b80b9dac80 <e2388> {c293}  ALU_src_B_execute -> VAR 0x55b80bb09490 <e23517> {q23} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95ee0 <e21860> {c293} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute [LV] => VAR 0x55b80b99b710 <e21697> {c87} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b80b9db100 <e2392> {c294}  register_destination_execute -> VAR 0x55b80bb09ab0 <e23518> {q24} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96000 <e21861> {c294} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute [LV] => VAR 0x55b80b999780 <e21693> {c83} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x55b80b9db580 <e2396> {c295}  hi_lo_register_write_execute -> VAR 0x55b80bb0a0c0 <e23519> {q25} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96120 <e21862> {c295} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x55b80b99cd80 <e21699> {c89} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b80b9db9c0 <e2400> {c296}  ALU_function_execute -> VAR 0x55b80bb0b3a0 <e23520> {q26} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96240 <e21863> {c296} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute [LV] => VAR 0x55b80b99c880 <e21698> {c88} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b80b9dbd80 <e2404> {c297}  Rs_execute -> VAR 0x55b80bb0c600 <e23521> {q27} @dt=0x55b80b989580@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96360 <e21864> {c297} @dt=0x55b80b989580@(G/w5)  Rs_execute [LV] => VAR 0x55b80b9a7670 <e21710> {c102} @dt=0x55b80b989580@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x55b80b9dc140 <e2408> {c298}  Rt_execute -> VAR 0x55b80bb0d870 <e23522> {q28} @dt=0x55b80b989580@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96480 <e21865> {c298} @dt=0x55b80b989580@(G/w5)  Rt_execute [LV] => VAR 0x55b80b9a87c0 <e21711> {c103} @dt=0x55b80b989580@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x55b80b9dc500 <e2412> {c299}  Rd_execute -> VAR 0x55b80bb0eae0 <e23523> {q29} @dt=0x55b80b989580@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb965a0 <e21866> {c299} @dt=0x55b80b989580@(G/w5)  Rd_execute [LV] => VAR 0x55b80b9a9910 <e21712> {c104} @dt=0x55b80b989580@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x55b80b9dc940 <e2416> {c300}  sign_imm_execute -> VAR 0x55b80bb0fde0 <e23524> {q30} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb966c0 <e21867> {c300} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute [LV] => VAR 0x55b80b9aaa80 <e21713> {c105} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b80b9dce00 <e2420> {c301}  program_counter_multiplexer_jump_execute -> VAR 0x55b80bb10400 <e23525> {q31} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb967e0 <e21868> {c301} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55b80b99d700 <e21701> {c91} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55b80b9dd2f0 <e2424> {c303}  read_data_one_decode -> VAR 0x55b80bb11760 <e23526> {q34} @dt=0x55b80b9739e0@(G/w32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96900 <e21869> {c303} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x55b80b994b90 <e21688> {c75} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b80b9dd750 <e2428> {c304}  read_data_two_decode -> VAR 0x55b80bb12a50 <e23527> {q35} @dt=0x55b80b9739e0@(G/w32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96a20 <e21870> {c304} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x55b80b995d70 <e21689> {c76} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b80b9ddbb0 <e2432> {c305}  read_data_one_execute -> VAR 0x55b80bb13d80 <e23528> {q37} @dt=0x55b80b9739e0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96b40 <e21871> {c305} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_execute [LV] => VAR 0x55b80b99e920 <e21702> {c94} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b80b9de010 <e2436> {c306}  read_data_two_execute -> VAR 0x55b80bb150b0 <e23529> {q38} @dt=0x55b80b9739e0@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96c60 <e21872> {c306} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_execute [LV] => VAR 0x55b80b99fb00 <e21703> {c95} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_execute VAR
    1:2: CELL 0x55b80b9dfd70 <e2466> {c309}  write_register_execute_mux -> MODULE 0x55b80bb9f1f0 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x55b80b9dee30 <e2448> {c310}  control -> VAR 0x55b80bb9f6f0 <e23233> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96d80 <e21873> {c310} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute [RV] <- VAR 0x55b80b999780 <e21693> {c83} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x55b80b9df1c0 <e2453> {c311}  input_0 -> VAR 0x55b80bb9f950 <e23234> {k7} @dt=0x55b80b989580@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96ea0 <e21874> {c311} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80b9a87c0 <e21711> {c103} @dt=0x55b80b989580@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x55b80b9df580 <e2457> {c312}  input_1 -> VAR 0x55b80bba01b0 <e23235> {k8} @dt=0x55b80b989580@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96fc0 <e21875> {c312} @dt=0x55b80b989580@(G/w5)  Rd_execute [RV] <- VAR 0x55b80b9a9910 <e21712> {c104} @dt=0x55b80b989580@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x55b80b9df9a0 <e2461> {c313}  resolved -> VAR 0x55b80bba0a10 <e23236> {k10} @dt=0x55b80b989580@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb970e0 <e21876> {c313} @dt=0x55b80b989580@(G/w5)  write_register_execute [LV] => VAR 0x55b80b99b240 <e21696> {c86} @dt=0x55b80b989580@(G/w5)  write_register_execute VAR
    1:2: CELL 0x55b80b9e22a0 <e2502> {c316}  register_file_output_A_execute_mux -> MODULE 0x55b80bba1a40 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b80b9e0a70 <e2476> {c317}  control -> VAR 0x55b80bba1f60 <e23275> {l6} @dt=0x55b80b9bcdc0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97200 <e21087> {c317} @dt=0x55b80b9bcdc0@(G/w2)  forward_A_execute [RV] <- VAR 0x55b80b9bd280 <e20919> {c142} @dt=0x55b80b9bcdc0@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x55b80b9e0ec0 <e2481> {c318}  input_0 -> VAR 0x55b80bba25e0 <e23276> {l7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97320 <e21877> {c318} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_execute [RV] <- VAR 0x55b80b99e920 <e21702> {c94} @dt=0x55b80b9739e0@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b80b9e1290 <e2485> {c319}  input_1 -> VAR 0x55b80bba85d0 <e23277> {l8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97440 <e21878> {c319} @dt=0x55b80b9739e0@(G/w32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e21730> {c130} @dt=0x55b80b9739e0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9e1690 <e2489> {c320}  input_2 -> VAR 0x55b80bba8b50 <e23278> {l9} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97560 <e21879> {c320} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9e1a90 <e2493> {c321}  input_3 -> VAR 0x55b80bba90d0 <e23279> {l10} @dt=0x55b80b9739e0@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97680 <e21880> {c321} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x55b80b9b8720 <e21732> {c132} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b80b9e1ed0 <e2497> {c323}  resolved -> VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb977a0 <e21881> {c323} @dt=0x55b80b9739e0@(G/w32)  source_A_ALU_execute [LV] => VAR 0x55b80b9a0c70 <e21704> {c96} @dt=0x55b80b9739e0@(G/w32)  source_A_ALU_execute VAR
    1:2: CELL 0x55b80b9e47d0 <e2538> {c326}  register_file_output_B_execute_mux -> MODULE 0x55b80bba1a40 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b80b9e2fa0 <e2512> {c327}  control -> VAR 0x55b80bba1f60 <e23275> {l6} @dt=0x55b80b9bcdc0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb978c0 <e21882> {c327} @dt=0x55b80b9bcdc0@(G/w2)  forward_B_execute [RV] <- VAR 0x55b80b9be430 <e21740> {c143} @dt=0x55b80b9bcdc0@(G/w2)  forward_B_execute VAR
    1:2:1: PIN 0x55b80b9e33f0 <e2517> {c328}  input_0 -> VAR 0x55b80bba25e0 <e23276> {l7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb979e0 <e21883> {c328} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_execute [RV] <- VAR 0x55b80b99fb00 <e21703> {c95} @dt=0x55b80b9739e0@(G/w32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x55b80b9e37c0 <e2521> {c329}  input_1 -> VAR 0x55b80bba85d0 <e23277> {l8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97b00 <e21884> {c329} @dt=0x55b80b9739e0@(G/w32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e21730> {c130} @dt=0x55b80b9739e0@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9e3bc0 <e2525> {c330}  input_2 -> VAR 0x55b80bba8b50 <e23278> {l9} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97c20 <e21885> {c330} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9e3fc0 <e2529> {c331}  input_3 -> VAR 0x55b80bba90d0 <e23279> {l10} @dt=0x55b80b9739e0@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97d40 <e21886> {c331} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x55b80b9b7570 <e21731> {c131} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b80b9e4400 <e2533> {c333}  resolved -> VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb97e60 <e21887> {c333} @dt=0x55b80b9739e0@(G/w32)  write_data_execute [LV] => VAR 0x55b80b9a2fd0 <e21706> {c98} @dt=0x55b80b9739e0@(G/w32)  write_data_execute VAR
    1:2: CELL 0x55b80b9e64d0 <e2566> {c336}  source_B_ALU_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9e54c0 <e2548> {c337}  control -> VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97f80 <e21888> {c337} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute [RV] <- VAR 0x55b80b99b710 <e21697> {c87} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b80b9e58c0 <e2553> {c338}  input_0 -> VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb980a0 <e21889> {c338} @dt=0x55b80b9739e0@(G/w32)  write_data_execute [RV] <- VAR 0x55b80b9a2fd0 <e21706> {c98} @dt=0x55b80b9739e0@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x55b80b9e5cc0 <e2557> {c339}  input_1 -> VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb981c0 <e21890> {c339} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute [RV] <- VAR 0x55b80b9aaa80 <e21713> {c105} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b80b9e6100 <e2561> {c341}  resolved -> VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb982e0 <e21891> {c341} @dt=0x55b80b9739e0@(G/w32)  source_B_ALU_execute [LV] => VAR 0x55b80b9a1e20 <e21705> {c97} @dt=0x55b80b9739e0@(G/w32)  source_B_ALU_execute VAR
    1:2: CELL 0x55b80b9e8050 <e2591> {c344}  alu -> MODULE 0x55b80ba07240 <e10625> {e2}  ALU  L3
    1:2:1: PIN 0x55b80b9e6ad0 <e2568> {c345}  ALU_operation -> VAR 0x55b80ba081f0 <e21983> {e4} @dt=0x55b80b982a40@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98400 <e21892> {c345} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute [RV] <- VAR 0x55b80b99c880 <e21698> {c88} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b80b9e6ed0 <e2573> {c346}  input_1 -> VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98520 <e21893> {c346} @dt=0x55b80b9739e0@(G/w32)  source_A_ALU_execute [RV] <- VAR 0x55b80b9a0c70 <e21704> {c96} @dt=0x55b80b9739e0@(G/w32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x55b80b9e72d0 <e2577> {c347}  input_2 -> VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98640 <e21894> {c347} @dt=0x55b80b9739e0@(G/w32)  source_B_ALU_execute [RV] <- VAR 0x55b80b9a1e20 <e21705> {c97} @dt=0x55b80b9739e0@(G/w32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x55b80b9e7710 <e2581> {c349}  ALU_output -> VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb98760 <e21895> {c349} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute [LV] => VAR 0x55b80b9a4180 <e21707> {c99} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b80b9e7b10 <e2585> {c350}  ALU_HI_output -> VAR 0x55b80ba0ca30 <e21987> {e9} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb98880 <e21896> {c350} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x55b80b9a5330 <e21708> {c100} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b80b9e7f10 <e2589> {c351}  ALU_LO_output -> VAR 0x55b80ba0dcb0 <e21988> {e10} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb989a0 <e21897> {c351} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x55b80b9a64e0 <e21709> {c101} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute VAR
    1:2: CELL 0x55b80b9ee250 <e2680> {c354}  execute_memory_register -> MODULE 0x55b80bb27740 <e10638> {r1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x55b80b9e8610 <e2593> {c355}  clk -> VAR 0x55b80bb27bb0 <e23696> {r3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98ac0 <e21898> {c355} @dt=0x55b80b9513a0@(G/w1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9e89d0 <e2598> {c356}  reset -> VAR 0x55b80bb27fd0 <e23697> {r4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98be0 <e21899> {c356} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9e8dd0 <e2602> {c357}  register_write_execute -> VAR 0x55b80bb28410 <e23698> {r7} @dt=0x55b80b9513a0@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98d00 <e21900> {c357} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [RV] <- VAR 0x55b80b99d210 <e21700> {c90} @dt=0x55b80b9513a0@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x55b80b9e9250 <e2606> {c358}  memory_to_register_execute -> VAR 0x55b80bb28870 <e23699> {r8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98e20 <e21901> {c358} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b80b999c40 <e21694> {c84} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b80b9e9690 <e2610> {c359}  memory_write_execute -> VAR 0x55b80bb28cd0 <e23700> {r9} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98f40 <e21902> {c359} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute [RV] <- VAR 0x55b80b99a0d0 <e21695> {c85} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x55b80b9e9b10 <e2614> {c360}  hi_lo_register_write_execute -> VAR 0x55b80bb29170 <e23701> {r10} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99060 <e21903> {c360} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x55b80b99cd80 <e21699> {c89} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b80b9e9fd0 <e2618> {c361}  program_counter_multiplexer_jump_execute -> VAR 0x55b80bb29750 <e23702> {r11} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99180 <e21904> {c361} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55b80b99d700 <e21701> {c91} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55b80b9ea450 <e2622> {c363}  register_write_memory -> VAR 0x55b80bb29d90 <e23703> {r13} @dt=0x55b80b9513a0@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb992a0 <e21905> {c363} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [LV] => VAR 0x55b80b9aaf90 <e21714> {c108} @dt=0x55b80b9513a0@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x55b80b9ea8d0 <e2626> {c364}  memory_to_register_memory -> VAR 0x55b80bb2a3b0 <e23704> {r14} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb993c0 <e21906> {c364} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [LV] => VAR 0x55b80b9ac600 <e21716> {c110} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b80b9ead10 <e2630> {c365}  memory_write_memory -> VAR 0x55b80bb2a970 <e23705> {r15} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb994e0 <e21907> {c365} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory [LV] => VAR 0x55b80b9aca90 <e21717> {c111} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x55b80b9eb190 <e2634> {c366}  hi_lo_register_write_memory -> VAR 0x55b80bb2af90 <e23706> {r16} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99600 <e21908> {c366} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x55b80b9acf50 <e21718> {c112} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b80b9eb5e0 <e2638> {c367}  program_counter_multiplexer_jump_memory -> VAR 0x55b80bb2b570 <e23707> {r17} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99720 <e21909> {c367} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55b80b9ad3e0 <e21719> {c113} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x55b80b9eba90 <e2642> {c370}  ALU_output_execute -> VAR 0x55b80bb2c8c0 <e23708> {r20} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99840 <e21910> {c370} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute [RV] <- VAR 0x55b80b9a4180 <e21707> {c99} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b80b9ebed0 <e2646> {c371}  ALU_HI_output_execute -> VAR 0x55b80bb2dbb0 <e23709> {r21} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99960 <e21911> {c371} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x55b80b9a5330 <e21708> {c100} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b80b9ec310 <e2650> {c372}  ALU_LO_output_execute -> VAR 0x55b80bb2eea0 <e23710> {r22} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99a80 <e21912> {c372} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x55b80b9a64e0 <e21709> {c101} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x55b80b9ec750 <e2654> {c373}  write_data_execute -> VAR 0x55b80bb30190 <e23711> {r23} @dt=0x55b80b9739e0@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99ba0 <e21913> {c373} @dt=0x55b80b9739e0@(G/w32)  write_data_execute [RV] <- VAR 0x55b80b9a2fd0 <e21706> {c98} @dt=0x55b80b9739e0@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x55b80b9ecb90 <e2658> {c374}  write_register_execute -> VAR 0x55b80bb31480 <e23712> {r24} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99cc0 <e21914> {c374} @dt=0x55b80b989580@(G/w5)  write_register_execute [RV] <- VAR 0x55b80b99b240 <e21696> {c86} @dt=0x55b80b989580@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x55b80b9ed010 <e2662> {c376}  ALU_output_memory -> VAR 0x55b80bb327b0 <e23713> {r26} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99de0 <e21915> {c376} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [LV] => VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9ed450 <e2666> {c377}  ALU_HI_output_memory -> VAR 0x55b80bb33aa0 <e23714> {r27} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99f00 <e21916> {c377} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x55b80b9af770 <e21721> {c117} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b80b9ed890 <e2670> {c378}  ALU_LO_output_memory -> VAR 0x55b80bb34d90 <e23715> {r28} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a020 <e21917> {c378} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x55b80b9b0920 <e21722> {c118} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b80b9edcd0 <e2674> {c379}  write_data_memory -> VAR 0x55b80bb36080 <e23716> {r29} @dt=0x55b80b9739e0@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a140 <e21918> {c379} @dt=0x55b80b9739e0@(G/w32)  write_data_memory [LV] => VAR 0x55b80b9b2c80 <e21724> {c120} @dt=0x55b80b9739e0@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x55b80b9ee110 <e2678> {c380}  write_register_memory -> VAR 0x55b80bb373b0 <e23717> {r30} @dt=0x55b80b989580@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a260 <e21919> {c380} @dt=0x55b80b989580@(G/w5)  write_register_memory [LV] => VAR 0x55b80b9ac100 <e21715> {c109} @dt=0x55b80b989580@(G/w5)  write_register_memory VAR
    1:2: CELL 0x55b80b9f3670 <e2761> {c384}  memory_writeback_register -> MODULE 0x55b80bb51e00 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x55b80b9ee870 <e2682> {c385}  clk -> VAR 0x55b80bb52270 <e23889> {t3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a380 <e21920> {c385} @dt=0x55b80b9513a0@(G/w1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9eec30 <e2687> {c386}  reset -> VAR 0x55b80bb52690 <e23890> {t4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a4a0 <e21921> {c386} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80b963280 <e21556> {c8} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9ef070 <e2691> {c387}  register_write_memory -> VAR 0x55b80bb52ae0 <e23891> {t6} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a5c0 <e21922> {c387} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80b9aaf90 <e21714> {c108} @dt=0x55b80b9513a0@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x55b80b9ef4f0 <e2695> {c388}  memory_to_register_memory -> VAR 0x55b80bb52fc0 <e23892> {t7} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a6e0 <e21923> {c388} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b80b9ac600 <e21716> {c110} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b80b9ef970 <e2699> {c389}  hi_lo_register_write_memory -> VAR 0x55b80bb534d0 <e23893> {t8} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a800 <e21924> {c389} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x55b80b9acf50 <e21718> {c112} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b80b9efdc0 <e2703> {c390}  program_counter_multiplexer_jump_memory -> VAR 0x55b80bb539b0 <e23894> {t9} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a920 <e21925> {c390} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55b80b9ad3e0 <e21719> {c113} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x55b80b9f00c0 <e2707> {c391}  register_write_writeback -> VAR 0x55b80bb53ff0 <e23895> {t11} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9aa40 <e21926> {c391} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [LV] => VAR 0x55b80b9b31c0 <e21725> {c123} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x55b80b9f02a0 <e2711> {c392}  memory_to_register_writeback -> VAR 0x55b80bb54600 <e23896> {t12} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ab60 <e21927> {c392} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback [LV] => VAR 0x55b80b9b3b40 <e21727> {c125} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b80b9f0660 <e2715> {c393}  hi_lo_register_write_writeback -> VAR 0x55b80bb54c10 <e23897> {t13} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ac80 <e21928> {c393} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x55b80b9b3680 <e21726> {c124} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b80b9f0b20 <e2719> {c394}  program_counter_multiplexer_jump_writeback -> VAR 0x55b80bb55220 <e23898> {t14} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ada0 <e21929> {c394} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x55b80b9b4030 <e21728> {c126} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9f0f20 <e2723> {c397}  ALU_output_memory -> VAR 0x55b80bb56560 <e23899> {t17} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9aec0 <e21930> {c397} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e21720> {c116} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9f12e0 <e2727> {c398}  write_register_memory -> VAR 0x55b80bb57850 <e23900> {t18} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9afe0 <e21931> {c398} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80b9ac100 <e21715> {c109} @dt=0x55b80b989580@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x55b80b9f16c0 <e2731> {c399}  ALU_HI_output_memory -> VAR 0x55b80bb58b40 <e23901> {t19} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b100 <e21932> {c399} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x55b80b9af770 <e21721> {c117} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b80b9f1b00 <e2735> {c400}  ALU_LO_output_memory -> VAR 0x55b80bb59b80 <e23902> {t20} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b220 <e21933> {c400} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x55b80b9b0920 <e21722> {c118} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b80b9f1f40 <e2739> {c401}  read_data_memory -> VAR 0x55b80bb5ae40 <e23903> {t21} @dt=0x55b80b9739e0@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b340 <e21934> {c401} @dt=0x55b80b9739e0@(G/w32)  read_data_memory [RV] <- VAR 0x55b80b9b1ad0 <e21723> {c119} @dt=0x55b80b9739e0@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x55b80b9f2380 <e2743> {c402}  ALU_output_writeback -> VAR 0x55b80bb5c170 <e23904> {t23} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b460 <e21935> {c402} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback [LV] => VAR 0x55b80b9b98d0 <e21733> {c133} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b80b9f2800 <e2747> {c403}  write_register_writeback -> VAR 0x55b80bb5d490 <e23905> {t24} @dt=0x55b80b989580@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b580 <e21936> {c403} @dt=0x55b80b989580@(G/w5)  write_register_writeback [LV] => VAR 0x55b80b9b5250 <e21729> {c129} @dt=0x55b80b989580@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x55b80b9f2c40 <e2751> {c404}  ALU_HI_output_writeback -> VAR 0x55b80bb5e790 <e23906> {t25} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b6a0 <e21937> {c404} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x55b80b9b7570 <e21731> {c131} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b80b9f3080 <e2755> {c405}  ALU_LO_output_writeback -> VAR 0x55b80bb5fa80 <e23907> {t26} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b7c0 <e21938> {c405} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x55b80b9b8720 <e21732> {c132} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b80b9f34c0 <e2759> {c406}  read_data_writeback -> VAR 0x55b80bb60d70 <e23908> {t27} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b8e0 <e21939> {c406} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback [LV] => VAR 0x55b80b9baa80 <e21734> {c134} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x55b80b9f5330 <e2789> {c410}  writeback_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9f4370 <e2771> {c411}  control -> VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ba00 <e21940> {c411} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x55b80b9b3b40 <e21727> {c125} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b80b9f4760 <e2776> {c412}  input_0 -> VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bb20 <e21941> {c412} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback [RV] <- VAR 0x55b80b9b98d0 <e21733> {c133} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b80b9f4b60 <e2780> {c413}  input_1 -> VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bc40 <e21942> {c413} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback [RV] <- VAR 0x55b80b9baa80 <e21734> {c134} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x55b80b9f4f60 <e2784> {c414}  resolved -> VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bd60 <e21943> {c414} @dt=0x55b80b9739e0@(G/w32)  result_writeback [LV] => VAR 0x55b80b9b63c0 <e21730> {c130} @dt=0x55b80b9739e0@(G/w32)  result_writeback VAR
    1:2: CELL 0x55b80b9fadb0 <e2874> {c416}  hazard_unit -> MODULE 0x55b80ba9b2a0 <e10629> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x55b80b9f5850 <e2791> {c417}  branch_decode -> VAR 0x55b80ba9b710 <e22992> {i2} @dt=0x55b80b9513a0@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9be80 <e21944> {c417} @dt=0x55b80b9513a0@(G/w1)  branch_decode [RV] <- VAR 0x55b80b9815c0 <e21580> {c47} @dt=0x55b80b9513a0@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x55b80b9f5c10 <e2796> {c418}  Rs_decode -> VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bfa0 <e21945> {c418} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80b98a180 <e21603> {c63} @dt=0x55b80b989580@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x55b80b9f5fd0 <e2800> {c419}  Rt_decode -> VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c0c0 <e21946> {c419} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80b98d320 <e21631> {c66} @dt=0x55b80b989580@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x55b80b9f6390 <e2804> {c420}  Rs_execute -> VAR 0x55b80ba9e9a0 <e22995> {i5} @dt=0x55b80b989580@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c1e0 <e21947> {c420} @dt=0x55b80b989580@(G/w5)  Rs_execute [RV] <- VAR 0x55b80b9a7670 <e21710> {c102} @dt=0x55b80b989580@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x55b80b9f6750 <e2808> {c421}  Rt_execute -> VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c300 <e21948> {c421} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80b9a87c0 <e21711> {c103} @dt=0x55b80b989580@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x55b80b9f6b90 <e2812> {c422}  write_register_execute -> VAR 0x55b80baa0e80 <e22997> {i7} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c420 <e21949> {c422} @dt=0x55b80b989580@(G/w5)  write_register_execute [RV] <- VAR 0x55b80b99b240 <e21696> {c86} @dt=0x55b80b989580@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x55b80b9f7010 <e2816> {c423}  memory_to_register_execute -> VAR 0x55b80baa13e0 <e22998> {i8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c540 <e21950> {c423} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b80b999c40 <e21694> {c84} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b80b9f7450 <e2820> {c424}  register_write_execute -> VAR 0x55b80baa1940 <e22999> {i9} @dt=0x55b80b9513a0@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c660 <e21951> {c424} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [RV] <- VAR 0x55b80b99d210 <e21700> {c90} @dt=0x55b80b9513a0@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x55b80b9f7890 <e2824> {c425}  write_register_memory -> VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c780 <e21952> {c425} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80b9ac100 <e21715> {c109} @dt=0x55b80b989580@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x55b80b9f7d10 <e2828> {c426}  memory_to_register_memory -> VAR 0x55b80baa3160 <e23001> {i11} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c8a0 <e21953> {c426} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b80b9ac600 <e21716> {c110} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b80b9f8150 <e2832> {c427}  register_write_memory -> VAR 0x55b80baa36c0 <e23002> {i12} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c9c0 <e21954> {c427} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80b9aaf90 <e21714> {c108} @dt=0x55b80b9513a0@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x55b80b9f85d0 <e2836> {c428}  write_register_writeback -> VAR 0x55b80baa4920 <e23003> {i13} @dt=0x55b80b989580@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cae0 <e21955> {c428} @dt=0x55b80b989580@(G/w5)  write_register_writeback [RV] <- VAR 0x55b80b9b5250 <e21729> {c129} @dt=0x55b80b989580@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x55b80b9f8a50 <e2840> {c429}  register_write_writeback -> VAR 0x55b80baa4f20 <e23004> {i14} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cc00 <e21956> {c429} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [RV] <- VAR 0x55b80b9b31c0 <e21725> {c123} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x55b80b9f8f10 <e2844> {c430}  program_counter_multiplexer_jump_writeback -> VAR 0x55b80baa5530 <e23005> {i15} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cd20 <e21957> {c430} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80b9b4030 <e21728> {c126} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9f92d0 <e2848> {c431}  stall_fetch -> VAR 0x55b80baa5b00 <e23006> {i17} @dt=0x55b80b9513a0@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ce40 <e21958> {c431} @dt=0x55b80b9513a0@(G/w1)  stall_fetch [LV] => VAR 0x55b80b9baf30 <e21735> {c137} @dt=0x55b80b9513a0@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x55b80b9f9690 <e2852> {c432}  stall_decode -> VAR 0x55b80baa6050 <e23007> {i18} @dt=0x55b80b9513a0@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cf60 <e21959> {c432} @dt=0x55b80b9513a0@(G/w1)  stall_decode [LV] => VAR 0x55b80b9bb360 <e21736> {c138} @dt=0x55b80b9513a0@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x55b80b9f9ae0 <e2856> {c433}  forward_register_file_output_1_decode -> VAR 0x55b80baa6630 <e23008> {i19} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d080 <e21960> {c433} @dt=0x55b80b9513a0@(G/w1)  forward_A_decode [LV] => VAR 0x55b80b9bb7f0 <e21737> {c139} @dt=0x55b80b9513a0@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x55b80b9f9f40 <e2860> {c434}  forward_register_file_output_2_decode -> VAR 0x55b80baa6c40 <e23009> {i20} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d1a0 <e21961> {c434} @dt=0x55b80b9513a0@(G/w1)  forward_B_decode [LV] => VAR 0x55b80b9bbc80 <e21738> {c140} @dt=0x55b80b9513a0@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x55b80b9fa390 <e2864> {c435}  flush_execute_register -> VAR 0x55b80baa7230 <e23010> {i21} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d2c0 <e21962> {c435} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register [LV] => VAR 0x55b80b9bc110 <e21739> {c141} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x55b80b9fa7e0 <e2868> {c436}  forward_register_file_output_1_execute -> VAR 0x55b80baa8520 <e23011> {i22} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d3e0 <e21174> {c436} @dt=0x55b80b9bcdc0@(G/w2)  forward_A_execute [LV] => VAR 0x55b80b9bd280 <e20919> {c142} @dt=0x55b80b9bcdc0@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x55b80b9fac40 <e2872> {c437}  forward_register_file_output_2_execute -> VAR 0x55b80baa9850 <e23012> {i23} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d500 <e21963> {c437} @dt=0x55b80b9bcdc0@(G/w2)  forward_B_execute [LV] => VAR 0x55b80b9be430 <e21740> {c143} @dt=0x55b80b9bcdc0@(G/w2)  forward_B_execute VAR
    1:2: CELL 0x55b80b9fbd00 <e2887> {c440}  or_gate -> MODULE 0x55b80baf6fe0 <e10636> {p1}  Or_Gate  L3
    1:2:1: PIN 0x55b80b9fb390 <e2876> {c441}  input_A -> VAR 0x55b80baf74f0 <e23491> {p3} @dt=0x55b80b9513a0@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d620 <e21964> {c441} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80b9b4030 <e21728> {c126} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9fb7a0 <e2881> {c442}  input_B -> VAR 0x55b80baf7a10 <e23492> {p4} @dt=0x55b80b9513a0@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d740 <e21965> {c442} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode [RV] <- VAR 0x55b80b97fca0 <e21574> {c41} @dt=0x55b80b9513a0@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b80b9fbbc0 <e2885> {c443}  output_C -> VAR 0x55b80baf7f70 <e23493> {p6} @dt=0x55b80b9513a0@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d860 <e21966> {c443} @dt=0x55b80b9513a0@(G/w1)  flush_fetch_decode_register [LV] => VAR 0x55b80b9be930 <e21741> {c144} @dt=0x55b80b9513a0@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x55b80b9fc4e0 <e21970> {c445} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: AND 0x55b80bbfbb80 <e25275> {c445} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1: VARREF 0x55b80bb9d980 <e25271> {c445} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80b951c80 <e20035> {c6} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b80bb9daa0 <e25272> {c445} @dt=0x55b80b9513a0@(G/w1)  clk_enable [RV] <- VAR 0x55b80b974280 <e21558> {c13} @dt=0x55b80b9513a0@(G/w1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x55b80bb9dbc0 <e21969> {c445} @dt=0x55b80b9513a0@(G/w1)  internal_clk [LV] => VAR 0x55b80b979aa0 <e21566> {c27} @dt=0x55b80b9513a0@(G/w1)  internal_clk VAR
    1:2: ASSIGNW 0x55b80b9fca00 <e21974> {c446} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: NOT 0x55b80bbfbc40 <e25283> {c446} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1: VARREF 0x55b80bb9dce0 <e25281> {c446} @dt=0x55b80b9513a0@(G/w1)  halt [RV] <- VAR 0x55b80b97f860 <e21573> {c38} @dt=0x55b80b9513a0@(G/w1)  halt VAR
    1:2:2: VARREF 0x55b80bb9de00 <e21973> {c446} @dt=0x55b80b9513a0@(G/w1)  active [LV] => VAR 0x55b80b9646a0 <e21557> {c9} @dt=0x55b80b9513a0@(G/w1)  active OUTPUT PORT
    1: MODULE 0x55b80b9fdae0 <e10624> {d1}  Adder  L3
    1:2: VAR 0x55b80b9fed50 <e21975> {d3} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2: VAR 0x55b80b9ff530 <e21976> {d3} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2: VAR 0x55b80ba00770 <e21977> {d4} @dt=0x55b80b9739e0@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x55b80ba00ed0 <e21982> {d7} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: ADD 0x55b80ba00e10 <e21980> {d7} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: VARREF 0x55b80bb8c790 <e21978> {d7} @dt=0x55b80b9739e0@(G/w32)  a [RV] <- VAR 0x55b80b9fed50 <e21975> {d3} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b80bb8c8b0 <e21979> {d7} @dt=0x55b80b9739e0@(G/w32)  b [RV] <- VAR 0x55b80b9ff530 <e21976> {d3} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x55b80bb8c9d0 <e21981> {d7} @dt=0x55b80b9739e0@(G/w32)  z [LV] => VAR 0x55b80ba00770 <e21977> {d4} @dt=0x55b80b9739e0@(G/w32)  z OUTPUT PORT
    1: MODULE 0x55b80ba07240 <e10625> {e2}  ALU  L3
    1:2: VAR 0x55b80ba081f0 <e21983> {e4} @dt=0x55b80b982a40@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x55b80ba0ca30 <e21987> {e9} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x55b80ba0dcb0 <e21988> {e10} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x55b80ba0ee50 <e21989> {e14} @dt=0x55b80b989580@(G/w5)  shift_amount VAR
    1:2: VAR 0x55b80ba0ff90 <e18984> {e15} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x55b80ba110d0 <e21990> {e16} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x55b80ba11e70 <e21991> {e17} @dt=0x55b80ba0fad0@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x55b80ba12ff0 <e21992> {e18} @dt=0x55b80ba0fad0@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55b80ba14f30 <e22007> {e21} @dt=0x55b80b989580@(G/w5)
    1:2:1: SEL 0x55b80bbd9510 <e22005> {e21} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb854d0 <e21994> {e21} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55b80bbd97a0 <e19064> {e21} @dt=0x55b80bbbfd10@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55b80bbe77a0 <e22004> {e21} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2: VARREF 0x55b80bb855f0 <e22006> {e21} @dt=0x55b80b989580@(G/w5)  shift_amount [LV] => VAR 0x55b80ba0ee50 <e21989> {e14} @dt=0x55b80b989580@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x55b80ba16e90 <e19070> {e22} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1: CONCAT 0x55b80ba16960 <e25175> {e22} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1:1: REPLICATE 0x55b80ba15cf0 <e22030> {e22} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1:1: SEL 0x55b80bbd9d20 <e22019> {e22} @dt=0x55b80b9513a0@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55b80bb85710 <e22008> {e22} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:2: CONST 0x55b80bbd9fb0 <e19108> {e22} @dt=0x55b80bbbfd10@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55b80bbe79f0 <e22018> {e22} @dt=0x55b80b9739e0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b80bbe7c40 <e22029> {e22} @dt=0x55b80bbe76c0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55b80bb85830 <e25168> {e22} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x55b80bb85950 <e19069> {e22} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_1 [LV] => VAR 0x55b80ba0ff90 <e18984> {e15} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55b80ba18e50 <e22085> {e23} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1: CONCAT 0x55b80ba18920 <e25188> {e23} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1:1: REPLICATE 0x55b80ba17cb0 <e22068> {e23} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1:1: SEL 0x55b80bbdae20 <e22057> {e23} @dt=0x55b80b9513a0@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55b80bb85a70 <e22046> {e23} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:2: CONST 0x55b80bbdb0b0 <e19203> {e23} @dt=0x55b80bbbfd10@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55b80bbe80e0 <e22056> {e23} @dt=0x55b80b9739e0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b80bbe8330 <e22067> {e23} @dt=0x55b80bbe76c0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55b80bb85b90 <e25181> {e23} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x55b80bb85cb0 <e22084> {e23} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_2 [LV] => VAR 0x55b80ba110d0 <e21990> {e16} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55b80ba1a280 <e22103> {e24} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1: EXTEND 0x55b80bbfb880 <e25204> {e24} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1:1: VARREF 0x55b80bb85dd0 <e25195> {e24} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x55b80bb85ef0 <e22102> {e24} @dt=0x55b80ba0fad0@(G/w64)  extended_input_1 [LV] => VAR 0x55b80ba11e70 <e21991> {e17} @dt=0x55b80ba0fad0@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x55b80ba1b6b0 <e22121> {e25} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1: EXTEND 0x55b80bbfb940 <e25220> {e25} @dt=0x55b80ba0fad0@(G/w64)
    1:2:1:1: VARREF 0x55b80bb86010 <e25211> {e25} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x55b80bb86130 <e22120> {e25} @dt=0x55b80ba0fad0@(G/w64)  extended_input_2 [LV] => VAR 0x55b80ba12ff0 <e21992> {e18} @dt=0x55b80ba0fad0@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x55b80ba3de00 <e4487> {e29} [always_comb]
    1:2:2: ASSIGN 0x55b80ba1c5c0 <e25294#> {e30} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:1: CONST 0x55b80bbf29b0 <e24253> {e30} @dt=0x55b80b9739e0@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:2: VARREF 0x55b80bb86250 <e22134> {e30} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x55b80ba1d2e0 <e22149> {e31} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:1: CONST 0x55b80bbf2c00 <e24265> {e31} @dt=0x55b80ba0fad0@(G/w64)  64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:2: VARREF 0x55b80bb86370 <e22148> {e31} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2: CASE 0x55b80ba1d580 <e4441> {e32}
    1:2:2:1: VARREF 0x55b80bb86490 <e22150> {e32} @dt=0x55b80b982a40@(G/w6)  ALU_operation [RV] <- VAR 0x55b80ba081f0 <e21983> {e4} @dt=0x55b80b982a40@(G/w6)  ALU_operation INPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba1e080 <e3601> {e33}
    1:2:2:2:1: CONST 0x55b80ba1d780 <e22151> {e33} @dt=0x55b80b982a40@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55b80ba1dfc0 <e22156> {e33} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55b80ba1df00 <e22154> {e33} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb865b0 <e22152> {e33} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb866d0 <e22153> {e33} @dt=0x55b80b989580@(G/w5)  shift_amount [RV] <- VAR 0x55b80ba0ee50 <e21989> {e14} @dt=0x55b80b989580@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b80bb867f0 <e22155> {e33} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba1eb70 <e3618> {e34}
    1:2:2:2:1: CONST 0x55b80ba1e270 <e22157> {e34} @dt=0x55b80b982a40@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55b80ba1eab0 <e22162> {e34} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b80ba1e9f0 <e22160> {e34} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb86910 <e22158> {e34} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb86a30 <e22159> {e34} @dt=0x55b80b989580@(G/w5)  shift_amount [RV] <- VAR 0x55b80ba0ee50 <e21989> {e14} @dt=0x55b80b989580@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b80bb86b50 <e22161> {e34} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba1f660 <e3635> {e35}
    1:2:2:2:1: CONST 0x55b80ba1ed60 <e22163> {e35} @dt=0x55b80b982a40@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55b80ba1f5a0 <e22168> {e35} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b80bbdc670 <e22166> {e35} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb86c70 <e22164> {e35} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb86d90 <e22165> {e35} @dt=0x55b80b989580@(G/w5)  shift_amount [RV] <- VAR 0x55b80ba0ee50 <e21989> {e14} @dt=0x55b80b989580@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b80bb86eb0 <e22167> {e35} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba20a50 <e3668> {e36}
    1:2:2:2:1: CONST 0x55b80ba1f850 <e22169> {e36} @dt=0x55b80b982a40@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55b80ba20990 <e22185> {e36} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55b80ba208d0 <e22183> {e36} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb86fd0 <e22170> {e36} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x55b80bbdc980 <e22182> {e36} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b80bb870f0 <e22171> {e36} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x55b80bbdcc10 <e19391> {e36} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b80bbe9110 <e22181> {e36} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b80bb87210 <e22184> {e36} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba21e40 <e3701> {e37}
    1:2:2:2:1: CONST 0x55b80ba20c40 <e22186> {e37} @dt=0x55b80b982a40@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55b80ba21d80 <e22202> {e37} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b80ba21cc0 <e22200> {e37} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb87330 <e22187> {e37} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x55b80bbdd190 <e22199> {e37} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b80bb87450 <e22188> {e37} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x55b80bbdd420 <e19442> {e37} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b80bbe9360 <e22198> {e37} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b80bb87570 <e22201> {e37} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba23230 <e3734> {e38}
    1:2:2:2:1: CONST 0x55b80ba22030 <e22203> {e38} @dt=0x55b80b982a40@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55b80ba23170 <e22219> {e38} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b80bbddf60 <e22217> {e38} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb87690 <e22204> {e38} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x55b80bbdd9a0 <e22216> {e38} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b80bb877b0 <e22205> {e38} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x55b80bbddc30 <e19493> {e38} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b80bbe95b0 <e22215> {e38} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b80bb878d0 <e22218> {e38} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba23ad0 <e3747> {e39}
    1:2:2:2:1: CONST 0x55b80ba23420 <e22220> {e39} @dt=0x55b80b982a40@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55b80ba23a10 <e22223> {e39} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb879f0 <e22221> {e39} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb87b10 <e22222> {e39} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba24370 <e3760> {e40}
    1:2:2:2:1: CONST 0x55b80ba23cc0 <e22224> {e40} @dt=0x55b80b982a40@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55b80ba242b0 <e22227> {e40} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb87c30 <e22225> {e40} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb87d50 <e22226> {e40} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba24c10 <e3773> {e41}
    1:2:2:2:1: CONST 0x55b80ba24560 <e22228> {e41} @dt=0x55b80b982a40@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x55b80ba24b50 <e22231> {e41} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb87e70 <e22229> {e41} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb87f90 <e22230> {e41} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba254b0 <e3786> {e42}
    1:2:2:2:1: CONST 0x55b80ba24e00 <e22232> {e42} @dt=0x55b80b982a40@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x55b80ba253f0 <e22235> {e42} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb880b0 <e22233> {e42} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb881d0 <e22234> {e42} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba25d50 <e3799> {e43}
    1:2:2:2:1: CONST 0x55b80ba256a0 <e22236> {e43} @dt=0x55b80b982a40@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x55b80ba25c90 <e22239> {e43} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb882f0 <e22237> {e43} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb88410 <e22238> {e43} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba265f0 <e3812> {e44}
    1:2:2:2:1: CONST 0x55b80ba25f40 <e22240> {e44} @dt=0x55b80b982a40@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x55b80ba26530 <e22243> {e44} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb88530 <e22241> {e44} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb88650 <e22242> {e44} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba274f0 <e3833> {e45}
    1:2:2:2:1: CONST 0x55b80ba267e0 <e22244> {e45} @dt=0x55b80b982a40@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x55b80ba27430 <e22246> {e45} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1: MULS 0x55b80bbde3a0 <e19556> {e45} @dt=0x55b80bbde020@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x55b80bb88770 <e21189> {e45} @dt=0x55b80bbde020@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x55b80ba0ff90 <e18984> {e15} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55b80bb88890 <e21193> {e45} @dt=0x55b80bbde020@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x55b80ba110d0 <e21990> {e16} @dt=0x55b80ba0fad0@(G/w64)  sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55b80bb889b0 <e22245> {e45} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b80ba280a0 <e3850> {e46}
    1:2:2:2:1: CONST 0x55b80ba276c0 <e22247> {e46} @dt=0x55b80b982a40@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x55b80ba27fe0 <e22252> {e46} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1: MUL 0x55b80ba27f20 <e22250> {e46} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b80bb88ad0 <e22248> {e46} @dt=0x55b80ba0fad0@(G/w64)  extended_input_1 [RV] <- VAR 0x55b80ba11e70 <e21991> {e17} @dt=0x55b80ba0fad0@(G/w64)  extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55b80bb88bf0 <e22249> {e46} @dt=0x55b80ba0fad0@(G/w64)  extended_input_2 [RV] <- VAR 0x55b80ba12ff0 <e21992> {e18} @dt=0x55b80ba0fad0@(G/w64)  extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55b80bb88d10 <e22251> {e46} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b80ba2bdb0 <e3964> {e47}
    1:2:2:2:1: CONST 0x55b80ba28270 <e22253> {e47} @dt=0x55b80b982a40@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x55b80ba29fb0 <e25288#> {e48} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55b80ba29a80 <e25226> {e48} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x55b80bbde7e0 <e22256> {e48} @dt=0x55b80bbe76c0@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x55b80bb88e30 <e22254> {e48} @dt=0x55b80bbe76c0@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb88f50 <e22255> {e48} @dt=0x55b80bbe76c0@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b80bbf2e50 <e24277> {e48} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b80bb89070 <e22272> {e48} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55b80ba2bb80 <e22295> {e49} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1: ADD 0x55b80ba2bac0 <e22293> {e49} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b80bb89190 <e22274> {e49} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55b80bbfba00 <e25242> {e49} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x55b80bbdeec0 <e25233> {e49} @dt=0x55b80bbe76c0@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55b80bb892b0 <e22287> {e49} @dt=0x55b80bbe76c0@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x55b80bb893d0 <e22288> {e49} @dt=0x55b80bbe76c0@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb894f0 <e22294> {e49} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b80ba2f3e0 <e4070> {e51}
    1:2:2:2:1: CONST 0x55b80ba2be70 <e22296> {e51} @dt=0x55b80b982a40@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x55b80ba2d8e0 <e25291#> {e52} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55b80ba2d3b0 <e25248> {e52} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:1: DIV 0x55b80ba2c8b0 <e22299> {e52} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55b80bb89610 <e22297> {e52} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb89730 <e22298> {e52} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b80bbf32f0 <e24301> {e52} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b80bb89850 <e22315> {e52} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55b80ba2f1b0 <e22338> {e53} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1: ADD 0x55b80ba2f0f0 <e22336> {e53} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b80bb89970 <e22317> {e53} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55b80bbfbac0 <e25264> {e53} @dt=0x55b80ba0fad0@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x55b80ba2eb00 <e25255> {e53} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55b80bb89a90 <e22330> {e53} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x55b80bb89bb0 <e22331> {e53} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb89cd0 <e22337> {e53} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b80ba300a0 <e4091> {e55}
    1:2:2:2:1: CONST 0x55b80ba2f4a0 <e22339> {e55} @dt=0x55b80b982a40@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x55b80ba2ffe0 <e22344> {e55} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: ADD 0x55b80ba2ff20 <e22342> {e55} @dt=0x55b80bbe76c0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb89df0 <e22340> {e55} @dt=0x55b80bbe76c0@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb89f10 <e22341> {e55} @dt=0x55b80bbe76c0@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8a030 <e22343> {e55} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba30b90 <e4108> {e56}
    1:2:2:2:1: CONST 0x55b80ba30290 <e22345> {e56} @dt=0x55b80b982a40@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x55b80ba30ad0 <e22350> {e56} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: ADD 0x55b80ba30a10 <e22348> {e56} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb8a150 <e22346> {e56} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb8a270 <e22347> {e56} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8a390 <e22349> {e56} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba31980 <e4129> {e57}
    1:2:2:2:1: CONST 0x55b80ba30d80 <e22351> {e57} @dt=0x55b80b982a40@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x55b80ba318c0 <e22356> {e57} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SUB 0x55b80ba31800 <e22354> {e57} @dt=0x55b80bbe76c0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb8a4b0 <e22352> {e57} @dt=0x55b80bbe76c0@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb8a5d0 <e22353> {e57} @dt=0x55b80bbe76c0@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8a6f0 <e22355> {e57} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba32470 <e4146> {e58}
    1:2:2:2:1: CONST 0x55b80ba31b70 <e22357> {e58} @dt=0x55b80b982a40@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55b80ba323b0 <e22362> {e58} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: SUB 0x55b80ba322f0 <e22360> {e58} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb8a810 <e22358> {e58} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb8a930 <e22359> {e58} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8aa50 <e22361> {e58} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba32f60 <e4163> {e59}
    1:2:2:2:1: CONST 0x55b80ba32660 <e22363> {e59} @dt=0x55b80b982a40@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x55b80ba32ea0 <e22368> {e59} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: AND 0x55b80ba32de0 <e22366> {e59} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb8ab70 <e22364> {e59} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb8ac90 <e22365> {e59} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8adb0 <e22367> {e59} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba33a50 <e4180> {e60}
    1:2:2:2:1: CONST 0x55b80ba33150 <e22369> {e60} @dt=0x55b80b982a40@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x55b80ba33990 <e22374> {e60} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: OR 0x55b80ba338d0 <e22372> {e60} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb8aed0 <e22370> {e60} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb8aff0 <e22371> {e60} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8b110 <e22373> {e60} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba34540 <e4197> {e61}
    1:2:2:2:1: CONST 0x55b80ba33c40 <e22375> {e61} @dt=0x55b80b982a40@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x55b80ba34480 <e22380> {e61} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: XNOR 0x55b80ba343c0 <e22378> {e61} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b80bb8b230 <e22376> {e61} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb8b350 <e22377> {e61} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8b470 <e22379> {e61} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba351b0 <e4216> {e62}
    1:2:2:2:1: CONST 0x55b80ba34730 <e22381> {e62} @dt=0x55b80b982a40@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x55b80ba350f0 <e22387> {e62} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: NOT 0x55b80ba35030 <e22385> {e62} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: OR 0x55b80ba34f30 <e22384> {e62} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55b80bb8b590 <e22382> {e62} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb8b6b0 <e22383> {e62} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8b7d0 <e22386> {e62} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba38040 <e4310> {e63}
    1:2:2:2:1: CONST 0x55b80ba353a0 <e22388> {e63} @dt=0x55b80b982a40@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x55b80ba37f80 <e22421> {e63} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: COND 0x55b80ba37ec0 <e22419> {e63} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: LTS 0x55b80bbe0800 <e22391> {e63} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55b80bb8b8f0 <e22389> {e63} @dt=0x55b80bbe76c0@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb8ba10 <e22390> {e63} @dt=0x55b80bbe76c0@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b80bbf3c30 <e24349> {e63} @dt=0x55b80b9739e0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55b80bbf3e80 <e24361> {e63} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b80bb8bb30 <e22420> {e63} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba3ab80 <e4401> {e64}
    1:2:2:2:1: CONST 0x55b80ba38230 <e22422> {e64} @dt=0x55b80b982a40@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55b80ba3aac0 <e22455> {e64} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: COND 0x55b80ba3aa00 <e22453> {e64} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1:1: LT 0x55b80ba389f0 <e22425> {e64} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55b80bb8bc50 <e22423> {e64} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80ba09330 <e21984> {e5} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb8bd70 <e22424> {e64} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b80bbf4570 <e24397> {e64} @dt=0x55b80b9739e0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55b80bbf47c0 <e24409> {e64} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b80bb8be90 <e22454> {e64} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba3b420 <e4414> {e65}
    1:2:2:2:1: CONST 0x55b80ba3ad70 <e22456> {e65} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x55b80ba3b360 <e22459> {e65} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb8bfb0 <e22457> {e65} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e21985> {e6} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb8c0d0 <e22458> {e65} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba3c210 <e4440> {e66}
    1:2:2:2:2: ASSIGN 0x55b80ba3c150 <e22473> {e66} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: CONST 0x55b80bbf4a10 <e24421> {e66} @dt=0x55b80b9739e0@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:2:2:2: VARREF 0x55b80bb8c1f0 <e22472> {e66} @dt=0x55b80b9739e0@(G/w32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e21986> {e8} @dt=0x55b80b9739e0@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x55b80ba3cfa0 <e22487> {e68} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:1: SEL 0x55b80bbe1750 <e22485> {e68} @dt=0x55b80b9739e0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55b80bb8c310 <e22474> {e68} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55b80bbe19e0 <e19947> {e68} @dt=0x55b80bbe1900@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x55b80bbeacd0 <e22484> {e68} @dt=0x55b80b9739e0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55b80bb8c430 <e22486> {e68} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output [LV] => VAR 0x55b80ba0ca30 <e21987> {e9} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2: ASSIGN 0x55b80ba3dcc0 <e22501> {e69} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:1: SEL 0x55b80bbe1f60 <e22499> {e69} @dt=0x55b80b9739e0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55b80bb8c550 <e22488> {e69} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e21993> {e19} @dt=0x55b80ba0fad0@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55b80bbe21f0 <e19994> {e69} @dt=0x55b80bbe1900@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x55b80bbeaf20 <e22498> {e69} @dt=0x55b80b9739e0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55b80bb8c670 <e22500> {e69} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output [LV] => VAR 0x55b80ba0dcb0 <e21988> {e10} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x55b80ba3ee70 <e10626> {f1}  And_Gate  L3
    1:2: VAR 0x55b80ba3f380 <e22502> {f3} @dt=0x55b80b9513a0@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x55b80ba3f8a0 <e22503> {f4} @dt=0x55b80b9513a0@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x55b80ba3fe00 <e22504> {f6} @dt=0x55b80b9513a0@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x55b80ba404e0 <e22509> {f8} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: AND 0x55b80bbfb7c0 <e25163> {f8} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1: VARREF 0x55b80bb85170 <e25159> {f8} @dt=0x55b80b9513a0@(G/w1)  input_A [RV] <- VAR 0x55b80ba3f380 <e22502> {f3} @dt=0x55b80b9513a0@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x55b80bb85290 <e25160> {f8} @dt=0x55b80b9513a0@(G/w1)  input_B [RV] <- VAR 0x55b80ba3f8a0 <e22503> {f4} @dt=0x55b80b9513a0@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x55b80bb853b0 <e22508> {f8} @dt=0x55b80b9513a0@(G/w1)  output_C [LV] => VAR 0x55b80ba3fe00 <e22504> {f6} @dt=0x55b80b9513a0@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x55b80ba486c0 <e10627> {g1}  Control_Unit  L3
    1:2: VAR 0x55b80ba4cc40 <e22510> {g3} @dt=0x55b80b9739e0@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2: VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x55b80ba51540 <e22520> {g17} @dt=0x55b80b982a40@(G/w6)  op VAR
    1:2: VAR 0x55b80ba52660 <e22521> {g18} @dt=0x55b80b989580@(G/w5)  rt VAR
    1:2: VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2: ALWAYS 0x55b80ba84150 <e6040> {g21} [always_comb]
    1:2:2: ASSIGN 0x55b80ba54290 <e25330#> {g22} @dt=0x55b80b982a40@(G/w6)
    1:2:2:1: SEL 0x55b80bbc7e20 <e22534> {g22} @dt=0x55b80b982a40@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b80bb7d250 <e22523> {g22} @dt=0x55b80b9739e0@(G/w32)  instruction [RV] <- VAR 0x55b80ba4cc40 <e22510> {g3} @dt=0x55b80b9739e0@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x55b80bbc80b0 <e17566> {g22} @dt=0x55b80bbbfd10@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x55b80bbeb170 <e22533> {g22} @dt=0x55b80b9739e0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55b80bb7d370 <e22535> {g22} @dt=0x55b80b982a40@(G/w6)  op [LV] => VAR 0x55b80ba51540 <e22520> {g17} @dt=0x55b80b982a40@(G/w6)  op VAR
    1:2:2: ASSIGN 0x55b80ba54e10 <e22550> {g23} @dt=0x55b80b989580@(G/w5)
    1:2:2:1: SEL 0x55b80bbc8630 <e22548> {g23} @dt=0x55b80b989580@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b80bb7d490 <e22537> {g23} @dt=0x55b80b9739e0@(G/w32)  instruction [RV] <- VAR 0x55b80ba4cc40 <e22510> {g3} @dt=0x55b80b9739e0@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x55b80bbc88c0 <e17613> {g23} @dt=0x55b80bbbfd10@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x55b80bbeb3c0 <e22547> {g23} @dt=0x55b80b9739e0@(G/w32)  32'h5
    1:2:2:2: VARREF 0x55b80bb7d5b0 <e22549> {g23} @dt=0x55b80b989580@(G/w5)  rt [LV] => VAR 0x55b80ba52660 <e22521> {g18} @dt=0x55b80b989580@(G/w5)  rt VAR
    1:2:2: ASSIGN 0x55b80ba55990 <e22564> {g24} @dt=0x55b80b982a40@(G/w6)
    1:2:2:1: SEL 0x55b80bbc8e40 <e22562> {g24} @dt=0x55b80b982a40@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b80bb7d6d0 <e22551> {g24} @dt=0x55b80b9739e0@(G/w32)  instruction [RV] <- VAR 0x55b80ba4cc40 <e22510> {g3} @dt=0x55b80b9739e0@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x55b80bbc90d0 <e17660> {g24} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x55b80bbeb610 <e22561> {g24} @dt=0x55b80b9739e0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55b80bb7d7f0 <e22563> {g24} @dt=0x55b80b982a40@(G/w6)  funct [LV] => VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2: CASE 0x55b80ba4b060 <e6038> {g25}
    1:2:2:1: VARREF 0x55b80bb7d910 <e22565> {g25} @dt=0x55b80b982a40@(G/w6)  op [RV] <- VAR 0x55b80ba51540 <e22520> {g17} @dt=0x55b80b982a40@(G/w6)  op VAR
    1:2:2:2: CASEITEM 0x55b80ba5b670 <e4973> {g26}
    1:2:2:2:1: CONST 0x55b80ba55d20 <e22566> {g26} @dt=0x55b80b982a40@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55b80ba566b0 <e25297#> {g27} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbc94e0 <e22567> {g27} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb7da30 <e22568> {g27} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba56c50 <e22572> {g28} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbc9810 <e22570> {g28} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7db50 <e22571> {g28} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba571f0 <e22575> {g29} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbc9b40 <e22573> {g29} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7dc70 <e22574> {g29} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba57790 <e22578> {g30} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbc9e70 <e22576> {g30} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7dd90 <e22577> {g30} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba57d30 <e22581> {g31} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbca1a0 <e22579> {g31} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb7deb0 <e22580> {g31} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba582d0 <e22584> {g32} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbca4d0 <e22582> {g32} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7dfd0 <e22583> {g32} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5a070 <e22601> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: OR 0x55b80bbfb640 <e25135> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1: OR 0x55b80bbfb580 <e25131> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55b80bbfb4c0 <e25117> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x55b80ba58ad0 <e25103> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x55b80ba58800 <e25094> {g33} @dt=0x55b80b982a40@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x55b80bb7e0f0 <e25095> {g33} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55b80ba590f0 <e25104> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55b80ba58e20 <e25098> {g33} @dt=0x55b80b982a40@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55b80bb7e210 <e25099> {g33} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55b80ba597d0 <e25118> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55b80ba59500 <e25112> {g33} @dt=0x55b80b982a40@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x55b80bb7e330 <e25113> {g33} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:1:2: EQ 0x55b80ba59eb0 <e25132> {g33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55b80ba59be0 <e25126> {g33} @dt=0x55b80b982a40@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x55b80bb7e450 <e25127> {g33} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x55b80bb7e570 <e22600> {g33} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5a3f0 <e22604> {g34} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: VARREF 0x55b80bb7e690 <e22602> {g34} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x55b80bb7e7b0 <e22603> {g34} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5b440 <e22613> {g35} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: OR 0x55b80bbfb700 <e25153> {g35} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55b80ba5ac30 <e25149> {g35} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55b80ba5a960 <e25140> {g35} @dt=0x55b80b982a40@(G/w6)  6'h8
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb7e8d0 <e25141> {g35} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:1:2: EQ 0x55b80ba5b280 <e25150> {g35} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55b80ba5afb0 <e25144> {g35} @dt=0x55b80b982a40@(G/w6)  6'h9
    1:2:2:2:2:1:2:2: VARREF 0x55b80bb7e9f0 <e25145> {g35} @dt=0x55b80b982a40@(G/w6)  funct [RV] <- VAR 0x55b80ba53600 <e22522> {g19} @dt=0x55b80b982a40@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x55b80bb7eb10 <e22612> {g35} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba5f830 <e5080> {g38}
    1:2:2:2:1: CONST 0x55b80ba5b730 <e22614> {g38} @dt=0x55b80b982a40@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55b80ba5c160 <e25300#> {g39} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcad40 <e22615> {g39} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7ec30 <e22616> {g39} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5c7f0 <e22620> {g40} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcb070 <e22618> {g40} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7ed50 <e22619> {g40} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5ce40 <e22623> {g41} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcb3a0 <e22621> {g41} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7ee70 <e22622> {g41} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5d490 <e22626> {g42} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcb6d0 <e22624> {g42} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7ef90 <e22625> {g42} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5db20 <e22629> {g43} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcba00 <e22627> {g43} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f0b0 <e22628> {g43} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5e170 <e22632> {g44} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcbd30 <e22630> {g44} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb7f1d0 <e22631> {g44} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5e800 <e22635> {g45} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcc060 <e22633> {g45} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f2f0 <e22634> {g45} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5ee50 <e22638> {g46} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba5eb80 <e22636> {g46} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b80bb7f410 <e22637> {g46} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba5f550 <e22641> {g47} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcc390 <e22639> {g47} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f530 <e22640> {g47} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba63a50 <e5187> {g55}
    1:2:2:2:1: CONST 0x55b80ba5f8f0 <e22642> {g55} @dt=0x55b80b982a40@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55b80ba602f0 <e25303#> {g56} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcc6c0 <e22643> {g56} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f650 <e22644> {g56} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba60980 <e22648> {g57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcc9f0 <e22646> {g57} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f770 <e22647> {g57} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba60fd0 <e22651> {g58} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbccd20 <e22649> {g58} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f890 <e22650> {g58} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba61620 <e22654> {g59} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcd050 <e22652> {g59} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7f9b0 <e22653> {g59} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba61cb0 <e22657> {g60} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcd380 <e22655> {g60} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7fad0 <e22656> {g60} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba62440 <e22660> {g61} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcd6b0 <e22658> {g61} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb7fbf0 <e22659> {g61} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba62ad0 <e22663> {g62} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcd9e0 <e22661> {g62} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7fd10 <e22662> {g62} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba63120 <e22666> {g63} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba62e50 <e22664> {g63} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b80bb7fe30 <e22665> {g63} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba63820 <e22669> {g64} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcdd10 <e22667> {g64} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7ff50 <e22668> {g64} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba67ac0 <e5294> {g67}
    1:2:2:2:1: CONST 0x55b80ba63b10 <e22670> {g67} @dt=0x55b80b982a40@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55b80ba644a0 <e25306#> {g68} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbce040 <e22671> {g68} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80070 <e22672> {g68} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba64b30 <e22676> {g69} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbce370 <e22674> {g69} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80190 <e22675> {g69} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba65180 <e22679> {g70} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbce6a0 <e22677> {g70} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb802b0 <e22678> {g70} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba657d0 <e22682> {g71} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbce9d0 <e22680> {g71} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb803d0 <e22681> {g71} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba65e60 <e22685> {g72} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbced00 <e22683> {g72} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb804f0 <e22684> {g72} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba664b0 <e22688> {g73} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcf030 <e22686> {g73} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb80610 <e22687> {g73} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba66b40 <e22691> {g74} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcf360 <e22689> {g74} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80730 <e22690> {g74} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba67190 <e22694> {g75} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba66ec0 <e22692> {g75} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b80bb80850 <e22693> {g75} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba67890 <e22697> {g76} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcf690 <e22695> {g76} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80970 <e22696> {g76} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba6bbd0 <e5401> {g80}
    1:2:2:2:1: CONST 0x55b80ba67b80 <e22698> {g80} @dt=0x55b80b982a40@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55b80ba685b0 <e25309#> {g81} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcf9c0 <e22699> {g81} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80a90 <e22700> {g81} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba68c40 <e22704> {g82} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbcfcf0 <e22702> {g82} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80bb0 <e22703> {g82} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba69290 <e22707> {g83} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd0020 <e22705> {g83} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80cd0 <e22706> {g83} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba698e0 <e22710> {g84} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd0350 <e22708> {g84} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80df0 <e22709> {g84} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba69f70 <e22713> {g85} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd0680 <e22711> {g85} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb80f10 <e22712> {g85} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6a5c0 <e22716> {g86} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd09b0 <e22714> {g86} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb81030 <e22715> {g86} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6ac50 <e22719> {g87} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd0ce0 <e22717> {g87} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81150 <e22718> {g87} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6b2a0 <e22722> {g88} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba6afd0 <e22720> {g88} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b80bb81270 <e22721> {g88} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6b9a0 <e22725> {g89} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd1010 <e22723> {g89} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81390 <e22724> {g89} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba6fd50 <e5508> {g91}
    1:2:2:2:1: CONST 0x55b80ba6bc90 <e22726> {g91} @dt=0x55b80b982a40@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55b80ba6c6c0 <e25312#> {g92} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd1340 <e22727> {g92} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb814b0 <e22728> {g92} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6cd50 <e22732> {g93} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd1670 <e22730> {g93} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb815d0 <e22731> {g93} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6d3a0 <e22735> {g94} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd19a0 <e22733> {g94} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb816f0 <e22734> {g94} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6d9f0 <e22738> {g95} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd1cd0 <e22736> {g95} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81810 <e22737> {g95} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6e080 <e22741> {g96} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd2000 <e22739> {g96} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81930 <e22740> {g96} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6e6d0 <e22744> {g97} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd2330 <e22742> {g97} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb81a50 <e22743> {g97} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6ed60 <e22747> {g98} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd2660 <e22745> {g98} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81b70 <e22746> {g98} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6f3b0 <e22750> {g99} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba6f0e0 <e22748> {g99} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b80bb81c90 <e22749> {g99} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba6fab0 <e22753> {g100} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd2990 <e22751> {g100} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81db0 <e22752> {g100} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba73f30 <e5615> {g105}
    1:2:2:2:1: CONST 0x55b80ba6fe10 <e22754> {g105} @dt=0x55b80b982a40@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55b80ba70810 <e25315#> {g106} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd2cc0 <e22755> {g106} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb81ed0 <e22756> {g106} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba70f40 <e22760> {g107} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd2ff0 <e22758> {g107} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb81ff0 <e22759> {g107} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba71590 <e22763> {g108} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd3320 <e22761> {g108} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82110 <e22762> {g108} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba71be0 <e22766> {g109} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd3650 <e22764> {g109} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb82230 <e22765> {g109} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba72270 <e22769> {g110} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd3980 <e22767> {g110} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82350 <e22768> {g110} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba728c0 <e22772> {g111} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd3cb0 <e22770> {g111} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82470 <e22771> {g111} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba72f50 <e22775> {g112} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd3fe0 <e22773> {g112} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82590 <e22774> {g112} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba735a0 <e22778> {g113} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba732d0 <e22776> {g113} @dt=0x55b80b982a40@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55b80bb826b0 <e22777> {g113} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba73c50 <e22781> {g114} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd4310 <e22779> {g114} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb827d0 <e22780> {g114} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba780c0 <e5722> {g123}
    1:2:2:2:1: CONST 0x55b80ba73ff0 <e22782> {g123} @dt=0x55b80b982a40@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x55b80ba749f0 <e25318#> {g124} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd4640 <e22783> {g124} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb828f0 <e22784> {g124} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba75080 <e22788> {g125} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd4970 <e22786> {g125} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82a10 <e22787> {g125} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba756d0 <e22791> {g126} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd4ca0 <e22789> {g126} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82b30 <e22790> {g126} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba75d20 <e22794> {g127} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd4fd0 <e22792> {g127} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb82c50 <e22793> {g127} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba763b0 <e22797> {g128} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd5300 <e22795> {g128} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82d70 <e22796> {g128} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba76a00 <e22800> {g129} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd5630 <e22798> {g129} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82e90 <e22799> {g129} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba77090 <e22803> {g130} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd5960 <e22801> {g130} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb82fb0 <e22802> {g130} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba776e0 <e22806> {g131} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba77410 <e22804> {g131} @dt=0x55b80b982a40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b80bb830d0 <e22805> {g131} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba77de0 <e22809> {g132} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd5c90 <e22807> {g132} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb831f0 <e22808> {g132} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba7c250 <e5829> {g139}
    1:2:2:2:1: CONST 0x55b80ba78180 <e22810> {g139} @dt=0x55b80b982a40@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55b80ba78b80 <e25321#> {g140} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd5fc0 <e22811> {g140} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb83310 <e22812> {g140} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba79210 <e22816> {g141} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd62f0 <e22814> {g141} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb83430 <e22815> {g141} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba79860 <e22819> {g142} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd6620 <e22817> {g142} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb83550 <e22818> {g142} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba79eb0 <e22822> {g143} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd6950 <e22820> {g143} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb83670 <e22821> {g143} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7a540 <e22825> {g144} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd6c80 <e22823> {g144} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb83790 <e22824> {g144} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7ab90 <e22828> {g145} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd6fb0 <e22826> {g145} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb838b0 <e22827> {g145} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7b220 <e22831> {g146} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd72e0 <e22829> {g146} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb839d0 <e22830> {g146} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7b870 <e22834> {g147} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba7b5a0 <e22832> {g147} @dt=0x55b80b982a40@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55b80bb83af0 <e22833> {g147} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7bf70 <e22837> {g148} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd7610 <e22835> {g148} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb83c10 <e22836> {g148} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba802b0 <e5936> {g156}
    1:2:2:2:1: CONST 0x55b80ba7c310 <e22838> {g156} @dt=0x55b80b982a40@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55b80ba7cd10 <e25324#> {g157} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd7940 <e22839> {g157} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb83d30 <e22840> {g157} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7d3a0 <e22844> {g158} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd7c70 <e22842> {g158} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb83e50 <e22843> {g158} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7d9f0 <e22847> {g159} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd7fa0 <e22845> {g159} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb83f70 <e22846> {g159} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7e040 <e22850> {g160} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd82d0 <e22848> {g160} @dt=0x55b80b9513a0@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b80bb84090 <e22849> {g160} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7e6d0 <e22853> {g161} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd8600 <e22851> {g161} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb841b0 <e22852> {g161} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7ed20 <e22856> {g162} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd8930 <e22854> {g162} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb842d0 <e22855> {g162} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7f3b0 <e22859> {g163} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd8c60 <e22857> {g163} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb843f0 <e22858> {g163} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba7fa00 <e22862> {g164} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba7f730 <e22860> {g164} @dt=0x55b80b982a40@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55b80bb84510 <e22861> {g164} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba80100 <e22865> {g165} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbd8f90 <e22863> {g165} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb84630 <e22864> {g165} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba84010 <e6037> {g170}
    1:2:2:2:2: ASSIGN 0x55b80ba80ae0 <e25327#> {g171} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba80810 <e22866> {g171} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84750 <e22867> {g171} @dt=0x55b80b9513a0@(G/w1)  register_write [LV] => VAR 0x55b80ba4cf80 <e22511> {g5} @dt=0x55b80b9513a0@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba81170 <e22871> {g172} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba80ea0 <e22869> {g172} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84870 <e22870> {g172} @dt=0x55b80b9513a0@(G/w1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e22512> {g6} @dt=0x55b80b9513a0@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba817c0 <e22874> {g173} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba814f0 <e22872> {g173} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84990 <e22873> {g173} @dt=0x55b80b9513a0@(G/w1)  memory_write [LV] => VAR 0x55b80ba4d900 <e22513> {g7} @dt=0x55b80b9513a0@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba81e10 <e22877> {g174} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba81b40 <e22875> {g174} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84ab0 <e22876> {g174} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e22514> {g8} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba824a0 <e22880> {g175} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba821d0 <e22878> {g175} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84bd0 <e22879> {g175} @dt=0x55b80b9513a0@(G/w1)  register_destination [LV] => VAR 0x55b80ba4e340 <e22515> {g9} @dt=0x55b80b9513a0@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba82af0 <e22883> {g176} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba82820 <e22881> {g176} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84cf0 <e22882> {g176} @dt=0x55b80b9513a0@(G/w1)  branch [LV] => VAR 0x55b80ba4e860 <e22516> {g10} @dt=0x55b80b9513a0@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba83180 <e22886> {g177} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba82eb0 <e22884> {g177} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb84e10 <e22885> {g177} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e22517> {g11} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba837d0 <e22889> {g178} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:2:1: CONST 0x55b80ba83500 <e22887> {g178} @dt=0x55b80b982a40@(G/w6)  6'bxxxxxx
    1:2:2:2:2:2: VARREF 0x55b80bb84f30 <e22888> {g178} @dt=0x55b80b982a40@(G/w6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e22518> {g12} @dt=0x55b80b982a40@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b80ba83ed0 <e22892> {g179} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80ba83c00 <e22890> {g179} @dt=0x55b80b9513a0@(G/w1)  1'bx
    1:2:2:2:2:2: VARREF 0x55b80bb85050 <e22891> {g179} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e22519> {g13} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1: MODULE 0x55b80ba86620 <e10628> {h1}  Comparator  L3
    1:2: VAR 0x55b80ba87770 <e22893> {h3} @dt=0x55b80b982a40@(G/w6)  op INPUT PORT
    1:2: VAR 0x55b80ba88970 <e22894> {h4} @dt=0x55b80b989580@(G/w5)  rt INPUT PORT
    1:2: VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2: VAR 0x55b80ba8adf0 <e22896> {h6} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2: VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2: ALWAYS 0x55b80ba94580 <e6399> {h9} [always_comb]
    1:2:2: CASE 0x55b80ba8b930 <e25357#> {h10}
    1:2:2:1: VARREF 0x55b80bb71850 <e22898> {h10} @dt=0x55b80b982a40@(G/w6)  op [RV] <- VAR 0x55b80ba87770 <e22893> {h3} @dt=0x55b80b982a40@(G/w6)  op INPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba8fa30 <e6277> {h11}
    1:2:2:2:1: CONST 0x55b80ba8bb10 <e22899> {h11} @dt=0x55b80b982a40@(G/w6)  6'h1
    1:2:2:2:2: IF 0x55b80ba8f850 <e25339#> {h12}
    1:2:2:2:2:1: OR 0x55b80bbfaf60 <e25028> {h12} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55b80ba8c650 <e25024> {h12} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55b80ba8c310 <e25015> {h12} @dt=0x55b80b989580@(G/w5)  5'h1
    1:2:2:2:2:1:1:2: VARREF 0x55b80bb7b990 <e25016> {h12} @dt=0x55b80b989580@(G/w5)  rt [RV] <- VAR 0x55b80ba88970 <e22894> {h4} @dt=0x55b80b989580@(G/w5)  rt INPUT PORT
    1:2:2:2:2:1:2: EQ 0x55b80ba8cc70 <e25025> {h12} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55b80ba8c980 <e25019> {h12} @dt=0x55b80b989580@(G/w5)  5'h11
    1:2:2:2:2:1:2:2: VARREF 0x55b80bb7bab0 <e25020> {h12} @dt=0x55b80b989580@(G/w5)  rt [RV] <- VAR 0x55b80ba88970 <e22894> {h4} @dt=0x55b80b989580@(G/w5)  rt INPUT PORT
    1:2:2:2:2:2: ASSIGN 0x55b80ba8dae0 <e25333#> {h13} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:2:1: LTES 0x55b80bbfb020 <e25041> {h13} @dt=0x55b80bbfb0e0@(G/nw1)
    1:2:2:2:2:2:1:1: CONST 0x55b80bbeb860 <e25034> {h13} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2:2:1:2: VARREF 0x55b80bb7bbd0 <e25035> {h13} @dt=0x55b80bbe76c0@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:2:2:2:2:2: VARREF 0x55b80bb7bcf0 <e22919> {h13} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:2:2:2:3: IF 0x55b80ba8f780 <e6273> {h15}
    1:2:2:2:2:3:1: OR 0x55b80bbfb1c0 <e25059> {h15} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:3:1:1: EQ 0x55b80ba8e200 <e25055> {h15} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:3:1:1:1: CONST 0x55b80ba8df10 <e25046> {h15} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:2:2:3:1:1:2: VARREF 0x55b80bb7be10 <e25047> {h15} @dt=0x55b80b989580@(G/w5)  rt [RV] <- VAR 0x55b80ba88970 <e22894> {h4} @dt=0x55b80b989580@(G/w5)  rt INPUT PORT
    1:2:2:2:2:3:1:2: EQ 0x55b80ba8e820 <e25056> {h15} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:3:1:2:1: CONST 0x55b80ba8e530 <e25050> {h15} @dt=0x55b80b989580@(G/w5)  5'h10
    1:2:2:2:2:3:1:2:2: VARREF 0x55b80bb7bf30 <e25051> {h15} @dt=0x55b80b989580@(G/w5)  rt [RV] <- VAR 0x55b80ba88970 <e22894> {h4} @dt=0x55b80b989580@(G/w5)  rt INPUT PORT
    1:2:2:2:2:3:2: ASSIGN 0x55b80ba8f640 <e25336#> {h16} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:3:2:1: GTS 0x55b80bbfb280 <e25069> {h16} @dt=0x55b80bbfb0e0@(G/nw1)
    1:2:2:2:2:3:2:1:1: CONST 0x55b80bbebab0 <e25065> {h16} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2:3:2:1:2: VARREF 0x55b80bb7c050 <e25066> {h16} @dt=0x55b80bbe76c0@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:2:2:2:3:2:2: VARREF 0x55b80bb7c170 <e22940> {h16} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba907d0 <e6296> {h19}
    1:2:2:2:1: CONST 0x55b80ba8faf0 <e22942> {h19} @dt=0x55b80b982a40@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55b80ba905c0 <e25342#> {h20} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: EQ 0x55b80ba904c0 <e22945> {h20} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55b80bb7c290 <e22943> {h20} @dt=0x55b80b9739e0@(G/w32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb7c3b0 <e22944> {h20} @dt=0x55b80b9739e0@(G/w32)  b [RV] <- VAR 0x55b80ba8adf0 <e22896> {h6} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb7c4d0 <e22946> {h20} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba915a0 <e6315> {h22}
    1:2:2:2:1: CONST 0x55b80ba90890 <e22948> {h22} @dt=0x55b80b982a40@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55b80ba91390 <e25345#> {h23} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: NEQ 0x55b80ba91290 <e22951> {h23} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55b80bb7c5f0 <e22949> {h23} @dt=0x55b80b9739e0@(G/w32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b80bb7c710 <e22950> {h23} @dt=0x55b80b9739e0@(G/w32)  b [RV] <- VAR 0x55b80ba8adf0 <e22896> {h6} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb7c830 <e22952> {h23} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba92860 <e6344> {h25}
    1:2:2:2:1: CONST 0x55b80ba91660 <e22954> {h25} @dt=0x55b80b982a40@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55b80ba92650 <e25348#> {h26} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: GTES 0x55b80bbfb340 <e25079> {h26} @dt=0x55b80bbfb0e0@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55b80bbebd00 <e25075> {h26} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55b80bb7c950 <e25076> {h26} @dt=0x55b80bbe76c0@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb7ca70 <e22967> {h26} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba93a50 <e6373> {h28}
    1:2:2:2:1: CONST 0x55b80ba92920 <e22969> {h28} @dt=0x55b80b982a40@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55b80ba93910 <e25351#> {h29} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: LTS 0x55b80bbfb400 <e25089> {h29} @dt=0x55b80bbfb0e0@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55b80bbebf50 <e25085> {h29} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55b80bb7cb90 <e25086> {h29} @dt=0x55b80bbe76c0@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bb7ccb0 <e22982> {h29} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80ba94440 <e6386> {h31}
    1:2:2:2:2: ASSIGN 0x55b80ba94300 <e25354#> {h32} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:2:1: CONST 0x55b80bbc77c0 <e22984> {h32} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b80bb7cdd0 <e22985> {h32} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1:2: ASSIGNW 0x55b80ba94c30 <e22991> {h36} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: EQ 0x55b80ba94b30 <e22989> {h36} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1: VARREF 0x55b80bb7cef0 <e22987> {h36} @dt=0x55b80b9739e0@(G/w32)  a [RV] <- VAR 0x55b80ba89bb0 <e22895> {h5} @dt=0x55b80b9739e0@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b80bb7d010 <e22988> {h36} @dt=0x55b80b9739e0@(G/w32)  b [RV] <- VAR 0x55b80ba8adf0 <e22896> {h6} @dt=0x55b80b9739e0@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x55b80bb7d130 <e22990> {h36} @dt=0x55b80b9513a0@(G/w1)  c [LV] => VAR 0x55b80ba8b330 <e22897> {h7} @dt=0x55b80b9513a0@(G/w1)  c OUTPUT PORT
    1: MODULE 0x55b80ba9b2a0 <e10629> {i1}  Hazard_Unit  L3
    1:2: VAR 0x55b80ba9b710 <e22992> {i2} @dt=0x55b80b9513a0@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b80ba9e9a0 <e22995> {i5} @dt=0x55b80b989580@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x55b80baa0e80 <e22997> {i7} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b80baa13e0 <e22998> {i8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b80baa1940 <e22999> {i9} @dt=0x55b80b9513a0@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b80baa3160 <e23001> {i11} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b80baa36c0 <e23002> {i12} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b80baa4920 <e23003> {i13} @dt=0x55b80b989580@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x55b80baa4f20 <e23004> {i14} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x55b80baa5530 <e23005> {i15} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2: VAR 0x55b80baa5b00 <e23006> {i17} @dt=0x55b80b9513a0@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x55b80baa6050 <e23007> {i18} @dt=0x55b80b9513a0@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x55b80baa6630 <e23008> {i19} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x55b80baa6c40 <e23009> {i20} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x55b80baa7230 <e23010> {i21} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x55b80baa8520 <e23011> {i22} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x55b80baa9850 <e23012> {i23} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x55b80baa9d50 <e23013> {i26} @dt=0x55b80b9513a0@(G/w1)  lwstall VAR
    1:2: VAR 0x55b80baaa180 <e23014> {i27} @dt=0x55b80b9513a0@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x55b80bab85f0 <e7139> {i29} [always_comb]
    1:2:2: IF 0x55b80baae050 <e25378#> {i31}
    1:2:2:1: AND 0x55b80bbf91d0 <e24685> {i31} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: AND 0x55b80bbf9110 <e24681> {i31} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b80baaaba0 <e24671> {i31} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b80bbf8ec0 <e24665> {i31} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b80bb76ba0 <e24657> {i31} @dt=0x55b80b989580@(G/w5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e22995> {i5} @dt=0x55b80b989580@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x55b80baab070 <e24672> {i31} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b80bb76cc0 <e23028> {i31} @dt=0x55b80b989580@(G/w5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e22995> {i5} @dt=0x55b80b989580@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b80bb76de0 <e23029> {i31} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb76f00 <e24682> {i31} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e23002> {i12} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x55b80baabc80 <e25360#> {i32} @dt=0x55b80b9bcdc0@(G/w2)
    1:2:2:2:1: CONST 0x55b80baab990 <e23034> {i32} @dt=0x55b80b9bcdc0@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x55b80bb77020 <e23035> {i32} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x55b80baa8520 <e23011> {i22} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3: IF 0x55b80baadf80 <e6857> {i33}
    1:2:2:3:1: AND 0x55b80bbf95a0 <e24724> {i33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1: AND 0x55b80bbf94e0 <e24720> {i33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x55b80baac3e0 <e24710> {i33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x55b80bbf9290 <e24704> {i33} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x55b80bb77140 <e24696> {i33} @dt=0x55b80b989580@(G/w5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e22995> {i5} @dt=0x55b80b989580@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x55b80baac900 <e24711> {i33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x55b80bb77260 <e23050> {i33} @dt=0x55b80b989580@(G/w5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e22995> {i5} @dt=0x55b80b989580@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x55b80bb77380 <e23051> {i33} @dt=0x55b80b989580@(G/w5)  write_register_writeback [RV] <- VAR 0x55b80baa4920 <e23003> {i13} @dt=0x55b80b989580@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x55b80bb774a0 <e24721> {i33} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [RV] <- VAR 0x55b80baa4f20 <e23004> {i14} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x55b80baad500 <e25363#> {i34} @dt=0x55b80b9bcdc0@(G/w2)
    1:2:2:3:2:1: CONST 0x55b80baad210 <e23056> {i34} @dt=0x55b80b9bcdc0@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x55b80bb775c0 <e23057> {i34} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x55b80baa8520 <e23011> {i22} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x55b80baade00 <e25366#> {i36} @dt=0x55b80b9bcdc0@(G/w2)
    1:2:2:3:3:1: CONST 0x55b80baadb10 <e23059> {i36} @dt=0x55b80b9bcdc0@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x55b80bb776e0 <e23060> {i36} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x55b80baa8520 <e23011> {i22} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2: IF 0x55b80bab1c50 <e6950> {i39}
    1:2:2:1: AND 0x55b80bbf9970 <e24763> {i39} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: AND 0x55b80bbf98b0 <e24759> {i39} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b80baae700 <e24749> {i39} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b80bbf9660 <e24743> {i39} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b80bb77800 <e24735> {i39} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x55b80baaebd0 <e24750> {i39} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b80bb77920 <e23075> {i39} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b80bb77a40 <e23076> {i39} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb77b60 <e24760> {i39} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e23002> {i12} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x55b80baaf7e0 <e25369#> {i40} @dt=0x55b80b9bcdc0@(G/w2)
    1:2:2:2:1: CONST 0x55b80baaf4f0 <e23081> {i40} @dt=0x55b80b9bcdc0@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x55b80bb77c80 <e23082> {i40} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x55b80baa9850 <e23012> {i23} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3: IF 0x55b80bab1b80 <e6946> {i41}
    1:2:2:3:1: AND 0x55b80bbf9d40 <e24802> {i41} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1: AND 0x55b80bbf9c80 <e24798> {i41} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x55b80baaff40 <e24788> {i41} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x55b80bbf9a30 <e24782> {i41} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x55b80bb77da0 <e24774> {i41} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x55b80bab0460 <e24789> {i41} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x55b80bb77ec0 <e23097> {i41} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x55b80bb77fe0 <e23098> {i41} @dt=0x55b80b989580@(G/w5)  write_register_writeback [RV] <- VAR 0x55b80baa4920 <e23003> {i13} @dt=0x55b80b989580@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x55b80bb78100 <e24799> {i41} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [RV] <- VAR 0x55b80baa4f20 <e23004> {i14} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x55b80bab10b0 <e25372#> {i42} @dt=0x55b80b9bcdc0@(G/w2)
    1:2:2:3:2:1: CONST 0x55b80bab0dc0 <e23103> {i42} @dt=0x55b80b9bcdc0@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x55b80bb78220 <e23104> {i42} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x55b80baa9850 <e23012> {i23} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x55b80bab1a00 <e25375#> {i44} @dt=0x55b80b9bcdc0@(G/w2)
    1:2:2:3:3:1: CONST 0x55b80bab1710 <e23106> {i44} @dt=0x55b80b9bcdc0@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x55b80bb78340 <e23107> {i44} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x55b80baa9850 <e23012> {i23} @dt=0x55b80b9bcdc0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2: ASSIGN 0x55b80bab2b50 <e23119> {i49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: AND 0x55b80bbf9ec0 <e24822> {i49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: OR 0x55b80bbf9e00 <e24818> {i49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: EQ 0x55b80bab21e0 <e24808> {i49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55b80bb78460 <e23109> {i49} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x55b80bb78580 <e23110> {i49} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x55b80bab2640 <e24809> {i49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b80bb786a0 <e23112> {i49} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b80bb787c0 <e23113> {i49} @dt=0x55b80b989580@(G/w5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e22996> {i6} @dt=0x55b80b989580@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb788e0 <e24819> {i49} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b80baa13e0 <e22998> {i8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x55b80bb78a00 <e23118> {i49} @dt=0x55b80b9513a0@(G/w1)  lwstall [LV] => VAR 0x55b80baa9d50 <e23013> {i26} @dt=0x55b80b9513a0@(G/w1)  lwstall VAR
    1:2:2: ASSIGN 0x55b80bab3d60 <e23140> {i54} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: AND 0x55b80bbfa290 <e24861> {i54} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: AND 0x55b80bbfa1d0 <e24857> {i54} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b80bab3440 <e24847> {i54} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b80bbf9f80 <e24841> {i54} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b80bb78b20 <e24833> {i54} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x55b80bab3910 <e24848> {i54} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b80bb78c40 <e23133> {i54} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b80bb78d60 <e23134> {i54} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb78e80 <e24858> {i54} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e23002> {i12} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x55b80bb78fa0 <e23139> {i54} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_1_decode [LV] => VAR 0x55b80baa6630 <e23008> {i19} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2: ASSIGN 0x55b80bab4ed0 <e23161> {i55} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: AND 0x55b80bbfa660 <e24900> {i55} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: AND 0x55b80bbfa5a0 <e24896> {i55} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b80bab45b0 <e24886> {i55} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b80bbfa350 <e24880> {i55} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b80bb790c0 <e24872> {i55} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x55b80bab4a80 <e24887> {i55} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b80bb791e0 <e23154> {i55} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b80bb79300 <e23155> {i55} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb79420 <e24897> {i55} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e23002> {i12} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x55b80bb79540 <e23160> {i55} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_2_decode [LV] => VAR 0x55b80baa6c40 <e23009> {i20} @dt=0x55b80b9513a0@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2: ASSIGN 0x55b80bab6e60 <e23186> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: OR 0x55b80bbfaba0 <e24970> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: AND 0x55b80bbfa8a0 <e24966> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: AND 0x55b80bbfa720 <e24926> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55b80bb79660 <e24906> {i57} @dt=0x55b80b9513a0@(G/w1)  branch_decode [RV] <- VAR 0x55b80ba9b710 <e22992> {i2} @dt=0x55b80b9513a0@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x55b80bb79780 <e24907> {i57} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [RV] <- VAR 0x55b80baa1940 <e22999> {i9} @dt=0x55b80b9513a0@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:2: OR 0x55b80bbfa7e0 <e24927> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1: EQ 0x55b80bab58f0 <e24916> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x55b80bb798a0 <e23165> {i57} @dt=0x55b80b989580@(G/w5)  write_register_execute [RV] <- VAR 0x55b80baa0e80 <e22997> {i7} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x55b80bb799c0 <e23166> {i57} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: EQ 0x55b80bab5d10 <e24917> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x55b80bb79ae0 <e23168> {i57} @dt=0x55b80b989580@(G/w5)  write_register_execute [RV] <- VAR 0x55b80baa0e80 <e22997> {i7} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:2:2: VARREF 0x55b80bb79c00 <e23169> {i57} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: AND 0x55b80bbfaae0 <e24967> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:2:1: AND 0x55b80bbfa960 <e24956> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x55b80bb79d20 <e24936> {i57} @dt=0x55b80b9513a0@(G/w1)  branch_decode [RV] <- VAR 0x55b80ba9b710 <e22992> {i2} @dt=0x55b80b9513a0@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80bb79e40 <e24937> {i57} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b80baa3160 <e23001> {i11} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:2: OR 0x55b80bbfaa20 <e24957> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:2:2:1: EQ 0x55b80bab6700 <e24946> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb79f60 <e23176> {i57} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7a080 <e23177> {i57} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e22993> {i3} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:2:2:2: EQ 0x55b80bab6b20 <e24947> {i57} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x55b80bb7a1a0 <e23179> {i57} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e23000> {i10} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:2:2: VARREF 0x55b80bb7a2c0 <e23180> {i57} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e22994> {i4} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:2:2: VARREF 0x55b80bb7a3e0 <e23185> {i57} @dt=0x55b80b9513a0@(G/w1)  branchstall [LV] => VAR 0x55b80baaa180 <e23014> {i27} @dt=0x55b80b9513a0@(G/w1)  branchstall VAR
    1:2:2: ASSIGN 0x55b80bab74d0 <e23191> {i60} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: OR 0x55b80bbfac60 <e24980> {i60} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: VARREF 0x55b80bb7a500 <e24976> {i60} @dt=0x55b80b9513a0@(G/w1)  branchstall [RV] <- VAR 0x55b80baaa180 <e23014> {i27} @dt=0x55b80b9513a0@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x55b80bb7a620 <e24977> {i60} @dt=0x55b80b9513a0@(G/w1)  lwstall [RV] <- VAR 0x55b80baa9d50 <e23013> {i26} @dt=0x55b80b9513a0@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x55b80bb7a740 <e23190> {i60} @dt=0x55b80b9513a0@(G/w1)  stall_fetch [LV] => VAR 0x55b80baa5b00 <e23006> {i17} @dt=0x55b80b9513a0@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2: ASSIGN 0x55b80bab7b00 <e23196> {i61} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: OR 0x55b80bbfad20 <e24990> {i61} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: VARREF 0x55b80bb7a860 <e24986> {i61} @dt=0x55b80b9513a0@(G/w1)  branchstall [RV] <- VAR 0x55b80baaa180 <e23014> {i27} @dt=0x55b80b9513a0@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x55b80bb71170 <e24987> {i61} @dt=0x55b80b9513a0@(G/w1)  lwstall [RV] <- VAR 0x55b80baa9d50 <e23013> {i26} @dt=0x55b80b9513a0@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x55b80bb71290 <e23195> {i61} @dt=0x55b80b9513a0@(G/w1)  stall_decode [LV] => VAR 0x55b80baa6050 <e23007> {i18} @dt=0x55b80b9513a0@(G/w1)  stall_decode OUTPUT PORT
    1:2:2: ASSIGN 0x55b80bab8480 <e23203> {i62} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: OR 0x55b80bbfaea0 <e25010> {i62} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: OR 0x55b80bbfade0 <e25006> {i62} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: VARREF 0x55b80bb713b0 <e24996> {i62} @dt=0x55b80b9513a0@(G/w1)  branchstall [RV] <- VAR 0x55b80baaa180 <e23014> {i27} @dt=0x55b80b9513a0@(G/w1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55b80bb714d0 <e24997> {i62} @dt=0x55b80b9513a0@(G/w1)  lwstall [RV] <- VAR 0x55b80baa9d50 <e23013> {i26} @dt=0x55b80b9513a0@(G/w1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55b80bb715f0 <e25007> {i62} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80baa5530 <e23005> {i15} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:2:2: VARREF 0x55b80bb71710 <e23202> {i62} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register [LV] => VAR 0x55b80baa7230 <e23010> {i21} @dt=0x55b80b9513a0@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x55b80bab9660 <e10630> {j1}  Left_Shift  L3
    1:2: VAR 0x55b80bab9e60 <e23214> {j3} @dt=0x55b80bbe76c0@(G/sw32)  shift_distance GPARAM
    1:2:3: CONST 0x55b80bbecf80 <e23213> {j3} @dt=0x55b80bbe76c0@(G/sw32)  32'sh2
    1:2: VAR 0x55b80babb0c0 <e23215> {j6} @dt=0x55b80b9739e0@(G/w32)  shift_input INPUT PORT
    1:2: VAR 0x55b80babc300 <e23216> {j7} @dt=0x55b80b9739e0@(G/w32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x55b80babca00 <e23221> {j10} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: SHIFTL 0x55b80babc940 <e23219> {j10} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: VARREF 0x55b80bb76840 <e23217> {j10} @dt=0x55b80b9739e0@(G/w32)  shift_input [RV] <- VAR 0x55b80babb0c0 <e23215> {j6} @dt=0x55b80b9739e0@(G/w32)  shift_input INPUT PORT
    1:2:1:2: CONST 0x55b80bbf8c70 <e24646> {j10} @dt=0x55b80bbe76c0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x55b80bb76a80 <e23220> {j10} @dt=0x55b80b9739e0@(G/w32)  shift_output [LV] => VAR 0x55b80babc300 <e23216> {j7} @dt=0x55b80b9739e0@(G/w32)  shift_output OUTPUT PORT
    1: MODULE 0x55b80bb9f1f0 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x55b80bb9f320 <e23232> {k3} @dt=0x55b80bbe76c0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b80bbed1d0 <e23231> {c309} @dt=0x55b80bbe76c0@(G/sw32)  32'sh5
    1:2: VAR 0x55b80bb9f6f0 <e23233> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2: VAR 0x55b80bb9f950 <e23234> {k7} @dt=0x55b80b989580@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x55b80bba01b0 <e23235> {k8} @dt=0x55b80b989580@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x55b80bba0a10 <e23236> {k10} @dt=0x55b80b989580@(G/w5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b80bba1270 <e23242> {k13} @dt=0x55b80b989580@(G/w5)
    1:2:1: COND 0x55b80bba1330 <e23240> {k13} @dt=0x55b80b989580@(G/w5)
    1:2:1:1: VARREF 0x55b80bba13f0 <e23237> {k13} @dt=0x55b80b9513a0@(G/w1)  control [RV] <- VAR 0x55b80bb9f6f0 <e23233> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b80bba1510 <e23238> {k13} @dt=0x55b80b989580@(G/w5)  input_1 [RV] <- VAR 0x55b80bba01b0 <e23235> {k8} @dt=0x55b80b989580@(G/w5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b80bba1630 <e23239> {k13} @dt=0x55b80b989580@(G/w5)  input_0 [RV] <- VAR 0x55b80bb9f950 <e23234> {k7} @dt=0x55b80b989580@(G/w5)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b80bba1750 <e23241> {k13} @dt=0x55b80b989580@(G/w5)  resolved [LV] => VAR 0x55b80bba0a10 <e23236> {k10} @dt=0x55b80b989580@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x55b80b950460 <e23253> {k3} @dt=0x55b80bbe76c0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b80bbed420 <e23252> {c189} @dt=0x55b80bbe76c0@(G/sw32)  32'sh20
    1:2: VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2: VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b80bb9ea00 <e23263> {k13} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: COND 0x55b80bb9eac0 <e23261> {k13} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: VARREF 0x55b80bb9eb80 <e23258> {k13} @dt=0x55b80b9513a0@(G/w1)  control [RV] <- VAR 0x55b80bb69440 <e23254> {k6} @dt=0x55b80b9513a0@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b80bb9eca0 <e23259> {k13} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80bb8ebe0 <e23256> {k8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b80bb9edc0 <e23260> {k13} @dt=0x55b80b9739e0@(G/w32)  input_0 [RV] <- VAR 0x55b80bb8e380 <e23255> {k7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b80bb9eee0 <e23262> {k13} @dt=0x55b80b9739e0@(G/w32)  resolved [LV] => VAR 0x55b80bb9e280 <e23257> {k10} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x55b80bba1a40 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x55b80bba1b70 <e23274> {l3} @dt=0x55b80bbe76c0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b80bbed670 <e23273> {c316} @dt=0x55b80bbe76c0@(G/sw32)  32'sh20
    1:2: VAR 0x55b80bba1f60 <e23275> {l6} @dt=0x55b80b9bcdc0@(G/w2)  control INPUT PORT
    1:2: VAR 0x55b80bba25e0 <e23276> {l7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x55b80bba85d0 <e23277> {l8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x55b80bba8b50 <e23278> {l9} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x55b80bba90d0 <e23279> {l10} @dt=0x55b80b9739e0@(G/w32)  input_3 INPUT PORT
    1:2: VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x55b80b986140 <e7624> {l15} [always_comb]
    1:2:2: CASE 0x55b80bab8a20 <e25381#> {l16}
    1:2:2:1: VARREF 0x55b80bba9bd0 <e23281> {l16} @dt=0x55b80b9bcdc0@(G/w2)  control [RV] <- VAR 0x55b80bba1f60 <e23275> {l6} @dt=0x55b80b9bcdc0@(G/w2)  control INPUT PORT
    1:2:2:2: CASEITEM 0x55b80bba9cf0 <e7582> {l17}
    1:2:2:2:1: CONST 0x55b80bba9db0 <e23282> {l17} @dt=0x55b80b9bcdc0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55b80bba9f20 <e23285> {l17} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bba9fe0 <e23283> {l17} @dt=0x55b80b9739e0@(G/w32)  input_0 [RV] <- VAR 0x55b80bba25e0 <e23276> {l7} @dt=0x55b80b9739e0@(G/w32)  input_0 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bbaa100 <e23284> {l17} @dt=0x55b80b9739e0@(G/w32)  resolved [LV] => VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80bbaa220 <e7595> {l18}
    1:2:2:2:1: CONST 0x55b80bbaa2e0 <e23286> {l18} @dt=0x55b80b9bcdc0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55b80bbaa450 <e23289> {l18} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bbaa510 <e23287> {l18} @dt=0x55b80b9739e0@(G/w32)  input_1 [RV] <- VAR 0x55b80bba85d0 <e23277> {l8} @dt=0x55b80b9739e0@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bbaa630 <e23288> {l18} @dt=0x55b80b9739e0@(G/w32)  resolved [LV] => VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80bbaa750 <e7608> {l19}
    1:2:2:2:1: CONST 0x55b80bbaa810 <e23290> {l19} @dt=0x55b80b9bcdc0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55b80bbaa980 <e23293> {l19} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bbaaa40 <e23291> {l19} @dt=0x55b80b9739e0@(G/w32)  input_2 [RV] <- VAR 0x55b80bba8b50 <e23278> {l9} @dt=0x55b80b9739e0@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bbaab60 <e23292> {l19} @dt=0x55b80b9739e0@(G/w32)  resolved [LV] => VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b80bbaac80 <e7621> {l20}
    1:2:2:2:1: CONST 0x55b80bbaad40 <e23294> {l20} @dt=0x55b80b9bcdc0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x55b80bbaaeb0 <e23297> {l20} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bbaaf70 <e23295> {l20} @dt=0x55b80b9739e0@(G/w32)  input_3 [RV] <- VAR 0x55b80bba90d0 <e23279> {l10} @dt=0x55b80b9739e0@(G/w32)  input_3 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b80bbab090 <e23296> {l20} @dt=0x55b80b9739e0@(G/w32)  resolved [LV] => VAR 0x55b80bba9650 <e23280> {l12} @dt=0x55b80b9739e0@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x55b80bad2d20 <e10633> {m1}  Program_Counter  L3
    1:2: VAR 0x55b80bad3190 <e23298> {m2} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80bad42d0 <e23299> {m3} @dt=0x55b80b9739e0@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x55b80bad47f0 <e23300> {m4} @dt=0x55b80b9513a0@(G/w1)  enable INPUT PORT
    1:2: VAR 0x55b80bad4d10 <e23301> {m5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b80bad5230 <e23302> {m6} @dt=0x55b80b9513a0@(G/w1)  halt OUTPUT PORT
    1:2: VAR 0x55b80bad64b0 <e23303> {m7} @dt=0x55b80b9739e0@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x55b80bad7210 <e7781> {m10} [always_comb]
    1:2:2: ASSIGN 0x55b80bad70d0 <e25384#> {m11} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1: EQ 0x55b80bad6fd0 <e23315> {m11} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: CONST 0x55b80bbed8c0 <e24611> {m11} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:1:2: VARREF 0x55b80bb74560 <e24612> {m11} @dt=0x55b80b9739e0@(G/w32)  address_output [RV] <- VAR 0x55b80bad64b0 <e23303> {m7} @dt=0x55b80b9739e0@(G/w32)  address_output OUTPUT PORT
    1:2:2:2: VARREF 0x55b80bb74680 <e23316> {m11} @dt=0x55b80b9513a0@(G/w1)  halt [LV] => VAR 0x55b80bad5230 <e23302> {m6} @dt=0x55b80b9513a0@(G/w1)  halt OUTPUT PORT
    1:2: ALWAYS 0x55b80bad9410 <e7780> {m13} [always_ff]
    1:2:1: SENTREE 0x55b80bad7810 <e7742> {m13}
    1:2:1:1: SENITEM 0x55b80bad74f0 <e7736> {m13} [POS]
    1:2:1:1:1: VARREF 0x55b80bb747a0 <e23318> {m13} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80bad3190 <e23298> {m2} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bad7750 <e7741> {m13} [POS]
    1:2:1:1:1: VARREF 0x55b80bb748c0 <e23319> {m13} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bad4d10 <e23301> {m5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2: IF 0x55b80bab8c10 <e25393#> {m14}
    1:2:2:1: VARREF 0x55b80bb749e0 <e23320> {m14} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bad4d10 <e23301> {m5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bad84b0 <e25387#> {m15} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bad81e0 <e23321> {m15} @dt=0x55b80b9739e0@(G/w32)  32'hbfc00000
    1:2:2:2:2: VARREF 0x55b80bb74b00 <e23322> {m15} @dt=0x55b80b9739e0@(G/w32)  address_output [LV] => VAR 0x55b80bad64b0 <e23303> {m7} @dt=0x55b80b9739e0@(G/w32)  address_output OUTPUT PORT
    1:2:2: IF 0x55b80bad9290 <e7778> {m17}
    1:2:2:1: AND 0x55b80bbf8bb0 <e24636> {m17} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: NOT 0x55b80bbf8a30 <e24632> {m17} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1:1: VARREF 0x55b80bb74c20 <e24616> {m17} @dt=0x55b80b9513a0@(G/w1)  enable [RV] <- VAR 0x55b80bad47f0 <e23300> {m4} @dt=0x55b80b9513a0@(G/w1)  enable INPUT PORT
    1:2:2:1:2: NOT 0x55b80bbf8af0 <e24633> {m17} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:2:1: VARREF 0x55b80bb74d40 <e24624> {m17} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bad4d10 <e23301> {m5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bad9150 <e25390#> {m18} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80bb74e60 <e23329> {m18} @dt=0x55b80b9739e0@(G/w32)  address_input [RV] <- VAR 0x55b80bad42d0 <e23299> {m3} @dt=0x55b80b9739e0@(G/w32)  address_input INPUT PORT
    1:2:2:2:2: VARREF 0x55b80bb74f80 <e23330> {m18} @dt=0x55b80b9739e0@(G/w32)  address_output [LV] => VAR 0x55b80bad64b0 <e23303> {m7} @dt=0x55b80b9739e0@(G/w32)  address_output OUTPUT PORT
    1: MODULE 0x55b80badc970 <e10634> {n2}  Register_File  L3
    1:2: VAR 0x55b80badce60 <e23332> {n3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80badd380 <e23333> {n4} @dt=0x55b80b9513a0@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x55b80badd8a0 <e23334> {n5} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output INPUT PORT
    1:2: VAR 0x55b80badddc0 <e23335> {n6} @dt=0x55b80b9513a0@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x55b80bade180 <e23336> {n6} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x55b80badf340 <e23337> {n7} @dt=0x55b80b989580@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x55b80badfb20 <e23338> {n7} @dt=0x55b80b989580@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x55b80bae0300 <e23339> {n7} @dt=0x55b80b989580@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x55b80bae1540 <e23340> {n8} @dt=0x55b80b9739e0@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x55b80bae1d20 <e23341> {n8} @dt=0x55b80b9739e0@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x55b80bae2500 <e23342> {n8} @dt=0x55b80b9739e0@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x55b80bae3770 <e23343> {n9} @dt=0x55b80b9739e0@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x55b80bae3f80 <e23344> {n9} @dt=0x55b80b9739e0@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55b80bae51f0 <e23345> {n10} @dt=0x55b80b9739e0@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x55b80bae6d60 <e16162> {n13} @dt=0x55b80bae6c80@(w32)u[31:0]  registers VAR
    1:2: VAR 0x55b80bae7eb0 <e23366> {n14} @dt=0x55b80b9739e0@(G/w32)  HI_reg VAR
    1:2: VAR 0x55b80bae85e0 <e23367> {n14} @dt=0x55b80b9739e0@(G/w32)  LO_reg VAR
    1:2: VAR 0x55b80bae9750 <e23368> {n15} @dt=0x55b80b9739e0@(G/w32)  read_data_1_pre_mux VAR
    1:2: VAR 0x55b80baea900 <e23369> {n16} @dt=0x55b80b9739e0@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b80baebc80 <e23397> {n20} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: COND 0x55b80baebbc0 <e23395> {n20} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: NEQ 0x55b80baeb2a0 <e23382> {n20} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1:1: CONST 0x55b80bbf8590 <e24587> {n20} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x55b80bb72280 <e24579> {n20} @dt=0x55b80b989580@(G/w5)  read_address_1 [RV] <- VAR 0x55b80badf340 <e23337> {n7} @dt=0x55b80b989580@(G/w5)  read_address_1 INPUT PORT
    1:2:1:2: ARRAYSEL 0x55b80bbbf230 <e23384> {n20} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:2:1: VARREF 0x55b80bb723a0 <e16221> {n20} @dt=0x55b80bae6c80@(w32)u[31:0]  registers [RV] <- VAR 0x55b80bae6d60 <e16162> {n13} @dt=0x55b80bae6c80@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b80bb724c0 <e23383> {n20} @dt=0x55b80b989580@(G/w5)  read_address_1 [RV] <- VAR 0x55b80badf340 <e23337> {n7} @dt=0x55b80b989580@(G/w5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x55b80bbee200 <e23394> {n20} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x55b80bb725e0 <e23396> {n20} @dt=0x55b80b9739e0@(G/w32)  read_data_1_pre_mux [LV] => VAR 0x55b80bae9750 <e23368> {n15} @dt=0x55b80b9739e0@(G/w32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x55b80baecf00 <e23425> {n21} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: COND 0x55b80baece40 <e23423> {n21} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: NEQ 0x55b80baec520 <e23410> {n21} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1:1: CONST 0x55b80bbf87e0 <e24606> {n21} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x55b80bb72700 <e24598> {n21} @dt=0x55b80b989580@(G/w5)  read_address_2 [RV] <- VAR 0x55b80badfb20 <e23338> {n7} @dt=0x55b80b989580@(G/w5)  read_address_2 INPUT PORT
    1:2:1:2: ARRAYSEL 0x55b80bbbf730 <e23412> {n21} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:2:1: VARREF 0x55b80bb72820 <e16262> {n21} @dt=0x55b80bae6c80@(w32)u[31:0]  registers [RV] <- VAR 0x55b80bae6d60 <e16162> {n13} @dt=0x55b80bae6c80@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b80bb72940 <e23411> {n21} @dt=0x55b80b989580@(G/w5)  read_address_2 [RV] <- VAR 0x55b80badfb20 <e23338> {n7} @dt=0x55b80b989580@(G/w5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x55b80bbee6a0 <e23422> {n21} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x55b80bb72a60 <e23424> {n21} @dt=0x55b80b9739e0@(G/w32)  read_data_2_pre_mux [LV] => VAR 0x55b80baea900 <e23369> {n16} @dt=0x55b80b9739e0@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b80baed760 <e23431> {n22} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: COND 0x55b80baed6a0 <e23429> {n22} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: VARREF 0x55b80bb72b80 <e23426> {n22} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output [RV] <- VAR 0x55b80badd8a0 <e23334> {n5} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b80bb72ca0 <e23427> {n22} @dt=0x55b80b9739e0@(G/w32)  LO_reg [RV] <- VAR 0x55b80bae85e0 <e23367> {n14} @dt=0x55b80b9739e0@(G/w32)  LO_reg VAR
    1:2:1:3: VARREF 0x55b80bb72dc0 <e23428> {n22} @dt=0x55b80b9739e0@(G/w32)  read_data_1_pre_mux [RV] <- VAR 0x55b80bae9750 <e23368> {n15} @dt=0x55b80b9739e0@(G/w32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x55b80bb72ee0 <e23430> {n22} @dt=0x55b80b9739e0@(G/w32)  read_data_1 [LV] => VAR 0x55b80bae3770 <e23343> {n9} @dt=0x55b80b9739e0@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x55b80baedfa0 <e23437> {n23} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: COND 0x55b80baedee0 <e23435> {n23} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: VARREF 0x55b80bb73000 <e23432> {n23} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output [RV] <- VAR 0x55b80badd8a0 <e23334> {n5} @dt=0x55b80b9513a0@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b80bb73120 <e23433> {n23} @dt=0x55b80b9739e0@(G/w32)  HI_reg [RV] <- VAR 0x55b80bae7eb0 <e23366> {n14} @dt=0x55b80b9739e0@(G/w32)  HI_reg VAR
    1:2:1:3: VARREF 0x55b80bb73240 <e23434> {n23} @dt=0x55b80b9739e0@(G/w32)  read_data_2_pre_mux [RV] <- VAR 0x55b80baea900 <e23369> {n16} @dt=0x55b80b9739e0@(G/w32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x55b80bb73360 <e23436> {n23} @dt=0x55b80b9739e0@(G/w32)  read_data_2 [LV] => VAR 0x55b80bae3f80 <e23344> {n9} @dt=0x55b80b9739e0@(G/w32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x55b80baee8a0 <e23440> {n24} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: ARRAYSEL 0x55b80bbbfc50 <e23438> {n24} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: VARREF 0x55b80bb73480 <e16314> {n24} @dt=0x55b80bae6c80@(w32)u[31:0]  registers [RV] <- VAR 0x55b80bae6d60 <e16162> {n13} @dt=0x55b80bae6c80@(w32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x55b80bbbfdf0 <e16334> {n24} @dt=0x55b80bbbfd10@(G/sw5)  5'h2
    1:2:2: VARREF 0x55b80bb735a0 <e23439> {n24} @dt=0x55b80b9739e0@(G/w32)  read_register_2 [LV] => VAR 0x55b80bae51f0 <e23345> {n10} @dt=0x55b80b9739e0@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x55b80baeec70 <e23441> {n29} @dt=0x55b80b9513a0@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x55b80baef400 <e23446> {n30} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: XOR 0x55b80baef340 <e23444> {n30} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1: VARREF 0x55b80bb736c0 <e23442> {n30} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80badce60 <e23332> {n3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b80bb737e0 <e23443> {n30} @dt=0x55b80b9513a0@(G/w1)  pipelined [RV] <- VAR 0x55b80badd380 <e23333> {n4} @dt=0x55b80b9513a0@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x55b80bb73900 <e23445> {n30} @dt=0x55b80b9513a0@(G/w1)  modified_write_clk [LV] => VAR 0x55b80baeec70 <e23441> {n29} @dt=0x55b80b9513a0@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x55b80baf11c0 <e8235> {n31} [always_ff]
    1:2:1: SENTREE 0x55b80baef850 <e8204> {n31}
    1:2:1:1: SENITEM 0x55b80baef790 <e8202> {n31} [POS]
    1:2:1:1:1: VARREF 0x55b80bb73a20 <e23447> {n31} @dt=0x55b80b9513a0@(G/w1)  modified_write_clk [RV] <- VAR 0x55b80baeec70 <e23441> {n29} @dt=0x55b80b9513a0@(G/w1)  modified_write_clk VAR
    1:2:2: IF 0x55b80baf03a0 <e25399#> {n32}
    1:2:2:1: VARREF 0x55b80bb73b40 <e23448> {n32} @dt=0x55b80b9513a0@(G/w1)  write_enable [RV] <- VAR 0x55b80badddc0 <e23335> {n6} @dt=0x55b80b9513a0@(G/w1)  write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80baf02a0 <e23452> {n32} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80bb73c60 <e23449> {n32} @dt=0x55b80b9739e0@(G/w32)  write_data [RV] <- VAR 0x55b80bae1540 <e23340> {n8} @dt=0x55b80b9739e0@(G/w32)  write_data INPUT PORT
    1:2:2:2:2: ARRAYSEL 0x55b80bbc0200 <e23451> {n32} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b80bb73d80 <e16359> {n32} @dt=0x55b80bae6c80@(w32)u[31:0]  registers [LV] => VAR 0x55b80bae6d60 <e16162> {n13} @dt=0x55b80bae6c80@(w32)u[31:0]  registers VAR
    1:2:2:2:2:2: VARREF 0x55b80bb73ea0 <e23450> {n32} @dt=0x55b80b989580@(G/w5)  write_address [RV] <- VAR 0x55b80bae0300 <e23339> {n7} @dt=0x55b80b989580@(G/w5)  write_address INPUT PORT
    1:2:2: IF 0x55b80baf10b0 <e8233> {n33}
    1:2:2:1: VARREF 0x55b80bb73fc0 <e23453> {n33} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_enable [RV] <- VAR 0x55b80bade180 <e23336> {n6} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80baf0b90 <e25396#> {n34} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80bb740e0 <e23454> {n34} @dt=0x55b80b9739e0@(G/w32)  HI_write_data [RV] <- VAR 0x55b80bae1d20 <e23341> {n8} @dt=0x55b80b9739e0@(G/w32)  HI_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x55b80bb74200 <e23455> {n34} @dt=0x55b80b9739e0@(G/w32)  HI_reg [LV] => VAR 0x55b80bae7eb0 <e23366> {n14} @dt=0x55b80b9739e0@(G/w32)  HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x55b80baf0f70 <e23459> {n35} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80bb74320 <e23457> {n35} @dt=0x55b80b9739e0@(G/w32)  LO_write_data [RV] <- VAR 0x55b80bae2500 <e23342> {n8} @dt=0x55b80b9739e0@(G/w32)  LO_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x55b80bb74440 <e23458> {n35} @dt=0x55b80b9739e0@(G/w32)  LO_reg [LV] => VAR 0x55b80bae85e0 <e23367> {n14} @dt=0x55b80b9739e0@(G/w32)  LO_reg VAR
    1: MODULE 0x55b80baf1ff0 <e10635> {o1}  Sign_Extension  L3
    1:2: VAR 0x55b80baf30e0 <e23460> {o3} @dt=0x55b80b9915a0@(G/w16)  short_input INPUT PORT
    1:2: VAR 0x55b80baf4320 <e23461> {o4} @dt=0x55b80b9739e0@(G/w32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x55b80baf5a10 <e23490> {o6} @dt=0x55b80b9739e0@(G/w32)
    1:2:1: CONCAT 0x55b80baf54e0 <e24567> {o6} @dt=0x55b80b9739e0@(G/w32)
    1:2:1:1: REPLICATE 0x55b80baf51a0 <e23484> {o6} @dt=0x55b80b9915a0@(G/w16)
    1:2:1:1:1: SEL 0x55b80bbbe910 <e23473> {o6} @dt=0x55b80b9513a0@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x55b80bb71f20 <e23462> {o6} @dt=0x55b80b9915a0@(G/w16)  short_input [RV] <- VAR 0x55b80baf30e0 <e23460> {o3} @dt=0x55b80b9915a0@(G/w16)  short_input INPUT PORT
    1:2:1:1:1:2: CONST 0x55b80bbbeba0 <e16057> {o6} @dt=0x55b80bbbeac0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x55b80bbee8f0 <e23472> {o6} @dt=0x55b80b9739e0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b80bbeeb40 <e23483> {o6} @dt=0x55b80bbe76c0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x55b80bb72040 <e23485> {o6} @dt=0x55b80b9915a0@(G/w16)  short_input [RV] <- VAR 0x55b80baf30e0 <e23460> {o3} @dt=0x55b80b9915a0@(G/w16)  short_input INPUT PORT
    1:2:2: VARREF 0x55b80bb72160 <e23489> {o6} @dt=0x55b80b9739e0@(G/w32)  extended_output [LV] => VAR 0x55b80baf4320 <e23461> {o4} @dt=0x55b80b9739e0@(G/w32)  extended_output OUTPUT PORT
    1: MODULE 0x55b80baf6fe0 <e10636> {p1}  Or_Gate  L3
    1:2: VAR 0x55b80baf74f0 <e23491> {p3} @dt=0x55b80b9513a0@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x55b80baf7a10 <e23492> {p4} @dt=0x55b80b9513a0@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x55b80baf7f70 <e23493> {p6} @dt=0x55b80b9513a0@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x55b80baf8650 <e23498> {p8} @dt=0x55b80b9513a0@(G/w1)
    1:2:1: OR 0x55b80bbf84d0 <e24562> {p8} @dt=0x55b80b9513a0@(G/w1)
    1:2:1:1: VARREF 0x55b80bb71bc0 <e24558> {p8} @dt=0x55b80b9513a0@(G/w1)  input_A [RV] <- VAR 0x55b80baf74f0 <e23491> {p3} @dt=0x55b80b9513a0@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x55b80bb71ce0 <e24559> {p8} @dt=0x55b80b9513a0@(G/w1)  input_B [RV] <- VAR 0x55b80baf7a10 <e23492> {p4} @dt=0x55b80b9513a0@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x55b80bb71e00 <e23497> {p8} @dt=0x55b80b9513a0@(G/w1)  output_C [LV] => VAR 0x55b80baf7f70 <e23493> {p6} @dt=0x55b80b9513a0@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x55b80bafefd0 <e10637> {q1}  Decode_Execute_Register  L3
    1:2: VAR 0x55b80baff440 <e23499> {q3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80baff860 <e23500> {q4} @dt=0x55b80b9513a0@(G/w1)  clear INPUT PORT
    1:2: VAR 0x55b80baffc80 <e23501> {q5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b80bb000a0 <e23502> {q7} @dt=0x55b80b9513a0@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x55b80bb00500 <e23503> {q8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x55b80bb00cb0 <e23504> {q9} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x55b80bb011b0 <e23505> {q10} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x55b80bb01710 <e23506> {q11} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode INPUT PORT
    1:2: VAR 0x55b80bb01c30 <e23507> {q12} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x55b80bb02eb0 <e23508> {q13} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x55b80bb04110 <e23509> {q14} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b80bb05350 <e23510> {q15} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b80bb06590 <e23511> {q16} @dt=0x55b80b989580@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x55b80bb077d0 <e23512> {q17} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x55b80bb07cf0 <e23513> {q18} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x55b80bb082e0 <e23514> {q20} @dt=0x55b80b9513a0@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x55b80bb08900 <e23515> {q21} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x55b80bb08ec0 <e23516> {q22} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x55b80bb09490 <e23517> {q23} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x55b80bb09ab0 <e23518> {q24} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0a0c0 <e23519> {q25} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0b3a0 <e23520> {q26} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0c600 <e23521> {q27} @dt=0x55b80b989580@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0d870 <e23522> {q28} @dt=0x55b80b989580@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0eae0 <e23523> {q29} @dt=0x55b80b989580@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0fde0 <e23524> {q30} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x55b80bb10400 <e23525> {q31} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x55b80bb11760 <e23526> {q34} @dt=0x55b80b9739e0@(G/w32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x55b80bb12a50 <e23527> {q35} @dt=0x55b80b9739e0@(G/w32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x55b80bb13d80 <e23528> {q37} @dt=0x55b80b9739e0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x55b80bb150b0 <e23529> {q38} @dt=0x55b80b9739e0@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x55b80bb22950 <e9282> {q42} [always_ff]
    1:2:1: SENTREE 0x55b80bb158a0 <e8935> {q42}
    1:2:1:1: SENITEM 0x55b80bb15550 <e8929> {q42} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6dff0 <e23530> {q42} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80baff440 <e23499> {q3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb157e0 <e8934> {q42} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6e110 <e23531> {q42} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80baffc80 <e23501> {q5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2: IF 0x55b80bb22800 <e25408#> {q43}
    1:2:2:1: OR 0x55b80bbf8410 <e24552> {q43} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:1:1: VARREF 0x55b80bb6e230 <e24548> {q43} @dt=0x55b80b9513a0@(G/w1)  clear [RV] <- VAR 0x55b80baff860 <e23500> {q4} @dt=0x55b80b9513a0@(G/w1)  clear INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb6e350 <e24549> {q43} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80baffc80 <e23501> {q5} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb16740 <e25402#> {q44} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbcb30 <e23535> {q44} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6e470 <e23536> {q44} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [LV] => VAR 0x55b80bb082e0 <e23514> {q20} @dt=0x55b80b9513a0@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb16e20 <e23540> {q45} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbce60 <e23538> {q45} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6e590 <e23539> {q45} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [LV] => VAR 0x55b80bb08900 <e23515> {q21} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb173a0 <e23543> {q46} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbd190 <e23541> {q46} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6e6b0 <e23542> {q46} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute [LV] => VAR 0x55b80bb08ec0 <e23516> {q22} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb179a0 <e23546> {q47} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbd4c0 <e23544> {q47} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6e7d0 <e23545> {q47} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute [LV] => VAR 0x55b80bb09490 <e23517> {q23} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb18050 <e23549> {q48} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbd7f0 <e23547> {q48} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6e8f0 <e23548> {q48} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute [LV] => VAR 0x55b80bb09ab0 <e23518> {q24} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb18700 <e23552> {q49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbdb20 <e23550> {q49} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6ea10 <e23551> {q49} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x55b80bb0a0c0 <e23519> {q25} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb193c0 <e23566> {q50} @dt=0x55b80b982a40@(G/w6)
    1:2:2:2:1: CONST 0x55b80bbf14e0 <e24145> {q50} @dt=0x55b80b982a40@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55b80bb6eb30 <e23565> {q50} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute [LV] => VAR 0x55b80bb0b3a0 <e23520> {q26} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1a040 <e23580> {q51} @dt=0x55b80b989580@(G/w5)
    1:2:2:2:1: CONST 0x55b80bbf1730 <e24157> {q51} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b80bb6ec50 <e23579> {q51} @dt=0x55b80b989580@(G/w5)  Rt_execute [LV] => VAR 0x55b80bb0d870 <e23522> {q28} @dt=0x55b80b989580@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1acf0 <e23594> {q52} @dt=0x55b80b989580@(G/w5)
    1:2:2:2:1: CONST 0x55b80bbf1980 <e24169> {q52} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b80bb6ed70 <e23593> {q52} @dt=0x55b80b989580@(G/w5)  Rd_execute [LV] => VAR 0x55b80bb0eae0 <e23523> {q29} @dt=0x55b80b989580@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1b9a0 <e23608> {q53} @dt=0x55b80b989580@(G/w5)
    1:2:2:2:1: CONST 0x55b80bbf1bd0 <e24181> {q53} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b80bb6ee90 <e23607> {q53} @dt=0x55b80b989580@(G/w5)  Rs_execute [LV] => VAR 0x55b80bb0c600 <e23521> {q27} @dt=0x55b80b989580@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1c6c0 <e23622> {q54} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf1e20 <e24193> {q54} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b80bb6efb0 <e23621> {q54} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute [LV] => VAR 0x55b80bb0fde0 <e23524> {q30} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1cd60 <e23625> {q55} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbe2b0 <e23623> {q55} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6f0d0 <e23624> {q55} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55b80bb10400 <e23525> {q31} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1dac0 <e23639> {q57} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf2070 <e24205> {q57} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b80bb6f1f0 <e23638> {q57} @dt=0x55b80b9739e0@(G/w32)  read_data_one_execute [LV] => VAR 0x55b80bb13d80 <e23528> {q37} @dt=0x55b80b9739e0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb1e7b0 <e23653> {q58} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf22c0 <e24217> {q58} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b80bb6f310 <e23652> {q58} @dt=0x55b80b9739e0@(G/w32)  read_data_two_execute [LV] => VAR 0x55b80bb150b0 <e23529> {q38} @dt=0x55b80b9739e0@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb1ee80 <e25405#> {q60} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6f430 <e23654> {q60} @dt=0x55b80b9513a0@(G/w1)  register_write_decode [RV] <- VAR 0x55b80bb000a0 <e23502> {q7} @dt=0x55b80b9513a0@(G/w1)  register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6f550 <e23655> {q60} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [LV] => VAR 0x55b80bb082e0 <e23514> {q20} @dt=0x55b80b9513a0@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb1f350 <e23659> {q61} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6f670 <e23657> {q61} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode [RV] <- VAR 0x55b80bb00500 <e23503> {q8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6f790 <e23658> {q61} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [LV] => VAR 0x55b80bb08900 <e23515> {q21} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb1f780 <e23662> {q62} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6f8b0 <e23660> {q62} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode [RV] <- VAR 0x55b80bb00cb0 <e23504> {q9} @dt=0x55b80b9513a0@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6f9d0 <e23661> {q62} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute [LV] => VAR 0x55b80bb08ec0 <e23516> {q22} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb1fbe0 <e23665> {q63} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6faf0 <e23663> {q63} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x55b80bb011b0 <e23505> {q10} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6fc10 <e23664> {q63} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute [LV] => VAR 0x55b80bb09490 <e23517> {q23} @dt=0x55b80b9513a0@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb200b0 <e23668> {q64} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6fd30 <e23666> {q64} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode [RV] <- VAR 0x55b80bb01710 <e23506> {q11} @dt=0x55b80b9513a0@(G/w1)  register_destination_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6fe50 <e23667> {q64} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute [LV] => VAR 0x55b80bb09ab0 <e23518> {q24} @dt=0x55b80b9513a0@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb20550 <e23671> {q65} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6ff70 <e23669> {q65} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x55b80bb01c30 <e23507> {q12} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb70090 <e23670> {q65} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x55b80bb0a0c0 <e23519> {q25} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb20980 <e23674> {q66} @dt=0x55b80b982a40@(G/w6)
    1:2:2:3:1: VARREF 0x55b80bb701b0 <e23672> {q66} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode [RV] <- VAR 0x55b80bb02eb0 <e23508> {q13} @dt=0x55b80b982a40@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb702d0 <e23673> {q66} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute [LV] => VAR 0x55b80bb0b3a0 <e23520> {q26} @dt=0x55b80b982a40@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb20d30 <e23677> {q67} @dt=0x55b80b989580@(G/w5)
    1:2:2:3:1: VARREF 0x55b80bb703f0 <e23675> {q67} @dt=0x55b80b989580@(G/w5)  Rs_decode [RV] <- VAR 0x55b80bb04110 <e23509> {q14} @dt=0x55b80b989580@(G/w5)  Rs_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb70510 <e23676> {q67} @dt=0x55b80b989580@(G/w5)  Rs_execute [LV] => VAR 0x55b80bb0c600 <e23521> {q27} @dt=0x55b80b989580@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb21110 <e23680> {q68} @dt=0x55b80b989580@(G/w5)
    1:2:2:3:1: VARREF 0x55b80bb70630 <e23678> {q68} @dt=0x55b80b989580@(G/w5)  Rt_decode [RV] <- VAR 0x55b80bb05350 <e23510> {q15} @dt=0x55b80b989580@(G/w5)  Rt_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb70750 <e23679> {q68} @dt=0x55b80b989580@(G/w5)  Rt_execute [LV] => VAR 0x55b80bb0d870 <e23522> {q28} @dt=0x55b80b989580@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb214f0 <e23683> {q69} @dt=0x55b80b989580@(G/w5)
    1:2:2:3:1: VARREF 0x55b80bb70870 <e23681> {q69} @dt=0x55b80b989580@(G/w5)  Rd_decode [RV] <- VAR 0x55b80bb06590 <e23511> {q16} @dt=0x55b80b989580@(G/w5)  Rd_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb70990 <e23682> {q69} @dt=0x55b80b989580@(G/w5)  Rd_execute [LV] => VAR 0x55b80bb0eae0 <e23523> {q29} @dt=0x55b80b989580@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb21910 <e23686> {q70} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb70ab0 <e23684> {q70} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode [RV] <- VAR 0x55b80bb077d0 <e23512> {q17} @dt=0x55b80b9739e0@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb70bd0 <e23685> {q70} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute [LV] => VAR 0x55b80bb0fde0 <e23524> {q30} @dt=0x55b80b9739e0@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb21e00 <e23689> {q71} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb70cf0 <e23687> {q71} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x55b80bb07cf0 <e23513> {q18} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb70e10 <e23688> {q71} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55b80bb10400 <e23525> {q31} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb22260 <e23692> {q73} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb70f30 <e23690> {q73} @dt=0x55b80b9739e0@(G/w32)  read_data_one_decode [RV] <- VAR 0x55b80bb11760 <e23526> {q34} @dt=0x55b80b9739e0@(G/w32)  read_data_one_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb71050 <e23691> {q73} @dt=0x55b80b9739e0@(G/w32)  read_data_one_execute [LV] => VAR 0x55b80bb13d80 <e23528> {q37} @dt=0x55b80b9739e0@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb226c0 <e23695> {q74} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb71980 <e23693> {q74} @dt=0x55b80b9739e0@(G/w32)  read_data_two_decode [RV] <- VAR 0x55b80bb12a50 <e23527> {q35} @dt=0x55b80b9739e0@(G/w32)  read_data_two_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb71aa0 <e23694> {q74} @dt=0x55b80b9739e0@(G/w32)  read_data_two_execute [LV] => VAR 0x55b80bb150b0 <e23529> {q38} @dt=0x55b80b9739e0@(G/w32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x55b80bb27740 <e10638> {r1}  Execute_Memory_Register  L3
    1:2: VAR 0x55b80bb27bb0 <e23696> {r3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80bb27fd0 <e23697> {r4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b80bb28410 <e23698> {r7} @dt=0x55b80b9513a0@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b80bb28870 <e23699> {r8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b80bb28cd0 <e23700> {r9} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x55b80bb29170 <e23701> {r10} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x55b80bb29750 <e23702> {r11} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x55b80bb29d90 <e23703> {r13} @dt=0x55b80b9513a0@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2a3b0 <e23704> {r14} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2a970 <e23705> {r15} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2af90 <e23706> {r16} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2b570 <e23707> {r17} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2c8c0 <e23708> {r20} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x55b80bb2dbb0 <e23709> {r21} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x55b80bb2eea0 <e23710> {r22} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x55b80bb30190 <e23711> {r23} @dt=0x55b80b9739e0@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x55b80bb31480 <e23712> {r24} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b80bb327b0 <e23713> {r26} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x55b80bb33aa0 <e23714> {r27} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x55b80bb34d90 <e23715> {r28} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x55b80bb36080 <e23716> {r29} @dt=0x55b80b9739e0@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x55b80bb373b0 <e23717> {r30} @dt=0x55b80b989580@(G/w5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x55b80bb3f3e0 <e9855> {r34} [always_ff]
    1:2:1: SENTREE 0x55b80bb37ba0 <e9679> {r34}
    1:2:1:1: SENITEM 0x55b80bb37850 <e9673> {r34} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6bad0 <e23718> {r34} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80bb27bb0 <e23696> {r3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb37ae0 <e9678> {r34} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6bbf0 <e23719> {r34} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bb27fd0 <e23697> {r4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2: IF 0x55b80bb3f290 <e25417#> {r35}
    1:2:2:1: VARREF 0x55b80bb6bd10 <e23720> {r35} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bb27fd0 <e23697> {r4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb38650 <e25411#> {r36} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbb5df0 <e23721> {r36} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6be30 <e23722> {r36} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [LV] => VAR 0x55b80bb29d90 <e23703> {r13} @dt=0x55b80b9513a0@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb38d30 <e23726> {r37} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbb6180 <e23724> {r37} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6bf50 <e23725> {r37} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [LV] => VAR 0x55b80bb2a3b0 <e23704> {r14} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb39390 <e23729> {r38} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbb6510 <e23727> {r38} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6c070 <e23728> {r38} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory [LV] => VAR 0x55b80bb2a970 <e23705> {r15} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb39a70 <e23732> {r39} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbbe20 <e23730> {r39} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6c190 <e23731> {r39} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x55b80bb2af90 <e23706> {r16} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb3a0f0 <e23735> {r40} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: CONST 0x55b80bbbc150 <e23733> {r40} @dt=0x55b80b9513a0@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b80bb6c2b0 <e23734> {r40} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55b80bb2b570 <e23707> {r17} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb3a780 <e23747> {r41} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbefdc0 <e23745> {r41} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55b80bb6c3d0 <e23746> {r41} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [LV] => VAR 0x55b80bb327b0 <e23713> {r26} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb3ae10 <e23759> {r42} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf0010 <e23757> {r42} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55b80bb6c4f0 <e23758> {r42} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x55b80bb33aa0 <e23714> {r27} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb3b4a0 <e23771> {r43} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf0260 <e23769> {r43} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55b80bb6c610 <e23770> {r43} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x55b80bb34d90 <e23715> {r28} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb3bb30 <e23783> {r44} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf04b0 <e23781> {r44} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55b80bb6c730 <e23782> {r44} @dt=0x55b80b9739e0@(G/w32)  write_data_memory [LV] => VAR 0x55b80bb36080 <e23716> {r29} @dt=0x55b80b9739e0@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb3c1c0 <e23786> {r45} @dt=0x55b80b989580@(G/w5)
    1:2:2:2:1: CONST 0x55b80bbbc800 <e23784> {r45} @dt=0x55b80b989580@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b80bb6c850 <e23785> {r45} @dt=0x55b80b989580@(G/w5)  write_register_memory [LV] => VAR 0x55b80bb373b0 <e23717> {r30} @dt=0x55b80b989580@(G/w5)  write_register_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3c890 <e25414#> {r48} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6c970 <e23787> {r48} @dt=0x55b80b9513a0@(G/w1)  register_write_execute [RV] <- VAR 0x55b80bb28410 <e23698> {r7} @dt=0x55b80b9513a0@(G/w1)  register_write_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6ca90 <e23788> {r48} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [LV] => VAR 0x55b80bb29d90 <e23703> {r13} @dt=0x55b80b9513a0@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3cd60 <e23792> {r49} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6cbb0 <e23790> {r49} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b80bb28870 <e23699> {r8} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6ccd0 <e23791> {r49} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [LV] => VAR 0x55b80bb2a3b0 <e23704> {r14} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3d190 <e23795> {r50} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6cdf0 <e23793> {r50} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute [RV] <- VAR 0x55b80bb28cd0 <e23700> {r9} @dt=0x55b80b9513a0@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6cf10 <e23794> {r50} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory [LV] => VAR 0x55b80bb2a970 <e23705> {r15} @dt=0x55b80b9513a0@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3d660 <e23798> {r51} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6d030 <e23796> {r51} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x55b80bb29170 <e23701> {r10} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6d150 <e23797> {r51} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x55b80bb2af90 <e23706> {r16} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3db00 <e23801> {r52} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80bb6d270 <e23799> {r52} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55b80bb29750 <e23702> {r11} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6d390 <e23800> {r52} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55b80bb2b570 <e23707> {r17} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3df90 <e23804> {r54} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6d4b0 <e23802> {r54} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute [RV] <- VAR 0x55b80bb2c8c0 <e23708> {r20} @dt=0x55b80b9739e0@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6d5d0 <e23803> {r54} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [LV] => VAR 0x55b80bb327b0 <e23713> {r26} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3e3f0 <e23807> {r55} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6d6f0 <e23805> {r55} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x55b80bb2dbb0 <e23709> {r21} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6d810 <e23806> {r55} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x55b80bb33aa0 <e23714> {r27} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3e850 <e23810> {r56} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6d930 <e23808> {r56} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x55b80bb2eea0 <e23710> {r22} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6da50 <e23809> {r56} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x55b80bb34d90 <e23715> {r28} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3ecb0 <e23813> {r57} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6db70 <e23811> {r57} @dt=0x55b80b9739e0@(G/w32)  write_data_execute [RV] <- VAR 0x55b80bb30190 <e23711> {r23} @dt=0x55b80b9739e0@(G/w32)  write_data_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6dc90 <e23812> {r57} @dt=0x55b80b9739e0@(G/w32)  write_data_memory [LV] => VAR 0x55b80bb36080 <e23716> {r29} @dt=0x55b80b9739e0@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb3f110 <e23816> {r58} @dt=0x55b80b989580@(G/w5)
    1:2:2:3:1: VARREF 0x55b80bb6ddb0 <e23814> {r58} @dt=0x55b80b989580@(G/w5)  write_register_execute [RV] <- VAR 0x55b80bb31480 <e23712> {r24} @dt=0x55b80b989580@(G/w5)  write_register_execute INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6ded0 <e23815> {r58} @dt=0x55b80b989580@(G/w5)  write_register_memory [LV] => VAR 0x55b80bb373b0 <e23717> {r30} @dt=0x55b80b989580@(G/w5)  write_register_memory OUTPUT PORT
    1: MODULE 0x55b80bb41fe0 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2: VAR 0x55b80bb42450 <e23817> {s3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80bb428f0 <e23818> {s4} @dt=0x55b80b9513a0@(G/w1)  enable INPUT PORT
    1:2: VAR 0x55b80bb42e10 <e23819> {s5} @dt=0x55b80b9513a0@(G/w1)  clear INPUT PORT
    1:2: VAR 0x55b80bb43330 <e23820> {s6} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b80bb44570 <e23821> {s8} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x55b80bb45800 <e23822> {s9} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x55b80bb46b30 <e23823> {s11} @dt=0x55b80b9739e0@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x55b80bb47e60 <e23824> {s12} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x55b80bb4d080 <e10112> {s16} [always_ff]
    1:2:1: SENTREE 0x55b80bb48670 <e10012> {s16}
    1:2:1:1: SENITEM 0x55b80bb48320 <e10006> {s16} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6ac30 <e23825> {s16} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80bb42450 <e23817> {s3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb485b0 <e10011> {s16} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6ad50 <e23826> {s16} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bb43330 <e23820> {s6} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2: IF 0x55b80bb4cf70 <e25432#> {s17}
    1:2:2:1: VARREF 0x55b80bb6ae70 <e23827> {s17} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bb43330 <e23820> {s6} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb496f0 <e25420#> {s18} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf0700 <e23837> {s18} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55b80bb6af90 <e23838> {s18} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [LV] => VAR 0x55b80bb46b30 <e23823> {s11} @dt=0x55b80b9739e0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb4a400 <e23853> {s19} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: CONST 0x55b80bbf1040 <e24121> {s19} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b80bb6b0b0 <e23852> {s19} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b80bb47e60 <e23824> {s12} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:3: IF 0x55b80bb4cea0 <e10107> {s21}
    1:2:2:3:1: NOT 0x55b80bbf58d0 <e24542> {s21} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1:1: VARREF 0x55b80bb6b1d0 <e24540> {s21} @dt=0x55b80b9513a0@(G/w1)  enable [RV] <- VAR 0x55b80bb428f0 <e23818> {s4} @dt=0x55b80b9513a0@(G/w1)  enable INPUT PORT
    1:2:2:3:2: IF 0x55b80bb4cd90 <e25429#> {s22}
    1:2:2:3:2:1: VARREF 0x55b80bb6b2f0 <e23856> {s22} @dt=0x55b80b9513a0@(G/w1)  clear [RV] <- VAR 0x55b80bb42e10 <e23819> {s5} @dt=0x55b80b9513a0@(G/w1)  clear INPUT PORT
    1:2:2:3:2:2: ASSIGNDLY 0x55b80bb4b3d0 <e25423#> {s23} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:2:2:1: CONST 0x55b80bbf0ba0 <e23866> {s23} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    1:2:2:3:2:2:2: VARREF 0x55b80bb6b410 <e23867> {s23} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [LV] => VAR 0x55b80bb46b30 <e23823> {s11} @dt=0x55b80b9739e0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:3:2:2: ASSIGNDLY 0x55b80bb4c0e0 <e23882> {s24} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:2:2:1: CONST 0x55b80bbf1290 <e24133> {s24} @dt=0x55b80b9739e0@(G/w32)  32'h0
    1:2:2:3:2:2:2: VARREF 0x55b80bb6b530 <e23881> {s24} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b80bb47e60 <e23824> {s12} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:3:2:3: ASSIGNDLY 0x55b80bb4c7b0 <e25426#> {s26} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x55b80bb6b650 <e23883> {s26} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch [RV] <- VAR 0x55b80bb44570 <e23821> {s8} @dt=0x55b80b9739e0@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:3:2:3:2: VARREF 0x55b80bb6b770 <e23884> {s26} @dt=0x55b80b9739e0@(G/w32)  instruction_decode [LV] => VAR 0x55b80bb46b30 <e23823> {s11} @dt=0x55b80b9739e0@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:3:2:3: ASSIGNDLY 0x55b80bb4cc50 <e23888> {s27} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x55b80bb6b890 <e23886> {s27} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b80bb45800 <e23822> {s9} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:3:2:3:2: VARREF 0x55b80bb6b9b0 <e23887> {s27} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b80bb47e60 <e23824> {s12} @dt=0x55b80b9739e0@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x55b80bb51e00 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2: VAR 0x55b80bb52270 <e23889> {t3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b80bb52690 <e23890> {t4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b80bb52ae0 <e23891> {t6} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b80bb52fc0 <e23892> {t7} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b80bb534d0 <e23893> {t8} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x55b80bb539b0 <e23894> {t9} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2: VAR 0x55b80bb53ff0 <e23895> {t11} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb54600 <e23896> {t12} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb54c10 <e23897> {t13} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb55220 <e23898> {t14} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb56560 <e23899> {t17} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x55b80bb57850 <e23900> {t18} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b80bb58b40 <e23901> {t19} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x55b80bb59b80 <e23902> {t20} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x55b80bb5ae40 <e23903> {t21} @dt=0x55b80b9739e0@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x55b80bb5c170 <e23904> {t23} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb5d490 <e23905> {t24} @dt=0x55b80b989580@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb5e790 <e23906> {t25} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb5fa80 <e23907> {t26} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb60d70 <e23908> {t27} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x55b80bb671e0 <e10605> {t30} [always_ff]
    1:2:1: SENTREE 0x55b80bb61560 <e10491> {t30}
    1:2:1:1: SENITEM 0x55b80bb61210 <e10485> {t30} [POS]
    1:2:1:1:1: VARREF 0x55b80b971410 <e23909> {t30} @dt=0x55b80b9513a0@(G/w1)  clk [RV] <- VAR 0x55b80bb52270 <e23889> {t3} @dt=0x55b80b9513a0@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb614a0 <e10490> {t30} [POS]
    1:2:1:1:1: VARREF 0x55b80b971530 <e23910> {t30} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bb52690 <e23890> {t4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2: IF 0x55b80bb67090 <e25441#> {t31}
    1:2:2:1: VARREF 0x55b80b971650 <e23911> {t31} @dt=0x55b80b9513a0@(G/w1)  reset [RV] <- VAR 0x55b80bb52690 <e23890> {t4} @dt=0x55b80b9513a0@(G/w1)  reset INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb61fc0 <e25435#> {t32} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: VARREF 0x55b80b971770 <e23912> {t32} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80bb52ae0 <e23891> {t6} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b971890 <e23913> {t32} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [LV] => VAR 0x55b80bb53ff0 <e23895> {t11} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb62490 <e23917> {t33} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: VARREF 0x55b80b971a00 <e23915> {t33} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b80bb52fc0 <e23892> {t7} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b971b20 <e23916> {t33} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback [LV] => VAR 0x55b80bb54600 <e23896> {t12} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb62930 <e23920> {t34} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: VARREF 0x55b80b971c40 <e23918> {t34} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x55b80bb534d0 <e23893> {t8} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b971d60 <e23919> {t34} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x55b80bb54c10 <e23897> {t13} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb62dc0 <e23923> {t35} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:2:1: VARREF 0x55b80b971e80 <e23921> {t35} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55b80bb539b0 <e23894> {t9} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b971fa0 <e23922> {t35} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x55b80bb55220 <e23898> {t14} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb63260 <e23926> {t37} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80b9720c0 <e23924> {t37} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80bb56560 <e23899> {t17} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b9721e0 <e23925> {t37} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback [LV] => VAR 0x55b80bb5c170 <e23904> {t23} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb636e0 <e23929> {t38} @dt=0x55b80b989580@(G/w5)
    1:2:2:2:1: VARREF 0x55b80b972300 <e23927> {t38} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80bb57850 <e23900> {t18} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b972420 <e23928> {t38} @dt=0x55b80b989580@(G/w5)  write_register_writeback [LV] => VAR 0x55b80bb5d490 <e23905> {t24} @dt=0x55b80b989580@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb63b40 <e23932> {t39} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80b972540 <e23930> {t39} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x55b80bb58b40 <e23901> {t19} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b972660 <e23931> {t39} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x55b80bb5e790 <e23906> {t25} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb63fa0 <e23935> {t40} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80b972780 <e23933> {t40} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x55b80bb59b80 <e23902> {t20} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b9728a0 <e23934> {t40} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x55b80bb5fa80 <e23907> {t26} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b80bb64400 <e23938> {t41} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:2:1: VARREF 0x55b80b9729c0 <e23936> {t41} @dt=0x55b80b9739e0@(G/w32)  read_data_memory [RV] <- VAR 0x55b80bb5ae40 <e23903> {t21} @dt=0x55b80b9739e0@(G/w32)  read_data_memory INPUT PORT
    1:2:2:2:2: VARREF 0x55b80b972ae0 <e23937> {t41} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback [LV] => VAR 0x55b80bb60d70 <e23908> {t27} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb64ad0 <e25438#> {t44} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80b972c00 <e23939> {t44} @dt=0x55b80b9513a0@(G/w1)  register_write_memory [RV] <- VAR 0x55b80bb52ae0 <e23891> {t6} @dt=0x55b80b9513a0@(G/w1)  register_write_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80b972d20 <e23940> {t44} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback [LV] => VAR 0x55b80bb53ff0 <e23895> {t11} @dt=0x55b80b9513a0@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb64fa0 <e23944> {t45} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80b972e40 <e23942> {t45} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b80bb52fc0 <e23892> {t7} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80b972f60 <e23943> {t45} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback [LV] => VAR 0x55b80bb54600 <e23896> {t12} @dt=0x55b80b9513a0@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb65440 <e23947> {t46} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80b973080 <e23945> {t46} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x55b80bb534d0 <e23893> {t8} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80b9731a0 <e23946> {t46} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x55b80bb54c10 <e23897> {t13} @dt=0x55b80b9513a0@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb658d0 <e23950> {t47} @dt=0x55b80b9513a0@(G/w1)
    1:2:2:3:1: VARREF 0x55b80b9732c0 <e23948> {t47} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55b80bb539b0 <e23894> {t9} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb69fd0 <e23949> {t47} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x55b80bb55220 <e23898> {t14} @dt=0x55b80b9513a0@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb65d70 <e23953> {t49} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6a0f0 <e23951> {t49} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b80bb56560 <e23899> {t17} @dt=0x55b80b9739e0@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6a210 <e23952> {t49} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback [LV] => VAR 0x55b80bb5c170 <e23904> {t23} @dt=0x55b80b9739e0@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb661f0 <e23956> {t50} @dt=0x55b80b989580@(G/w5)
    1:2:2:3:1: VARREF 0x55b80bb6a330 <e23954> {t50} @dt=0x55b80b989580@(G/w5)  write_register_memory [RV] <- VAR 0x55b80bb57850 <e23900> {t18} @dt=0x55b80b989580@(G/w5)  write_register_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6a450 <e23955> {t50} @dt=0x55b80b989580@(G/w5)  write_register_writeback [LV] => VAR 0x55b80bb5d490 <e23905> {t24} @dt=0x55b80b989580@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb66650 <e23959> {t51} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6a570 <e23957> {t51} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x55b80bb58b40 <e23901> {t19} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6a690 <e23958> {t51} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x55b80bb5e790 <e23906> {t25} @dt=0x55b80b9739e0@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb66ab0 <e23962> {t52} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6a7b0 <e23960> {t52} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x55b80bb59b80 <e23902> {t20} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6a8d0 <e23961> {t52} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x55b80bb5fa80 <e23907> {t26} @dt=0x55b80b9739e0@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b80bb66f10 <e23965> {t53} @dt=0x55b80b9739e0@(G/w32)
    1:2:2:3:1: VARREF 0x55b80bb6a9f0 <e23963> {t53} @dt=0x55b80b9739e0@(G/w32)  read_data_memory [RV] <- VAR 0x55b80bb5ae40 <e23903> {t21} @dt=0x55b80b9739e0@(G/w32)  read_data_memory INPUT PORT
    1:2:2:3:2: VARREF 0x55b80bb6ab10 <e23964> {t53} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback [LV] => VAR 0x55b80bb60d70 <e23908> {t27} @dt=0x55b80b9739e0@(G/w32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x55b80b93d5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55b80bbfb0e0 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80b9513a0 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80bbfb0e0 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80b9bcdc0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55b80b9c7130 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b80bbbeac0 <e16048> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b80b989580 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b80bbbfd10 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b80b982a40 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b80bbe1900 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b80b9915a0 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55b80b9c6d30 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55b80ba368e0 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55b80b9739e0 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80bbe76c0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80ba0fad0 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55b80bbde020 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80b973460 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b973760 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b982380 <e438> {c50} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b990420 <e772> {c70} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9c6b10 <e2020> {c185} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9c6d30 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55b80b9c7130 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b80b9c7360 <e2039> {c185} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9c8530 <e2067> {c189} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9fc400 <e2896> {c445} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba15db0 <e3347> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba1cba0 <e3565> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba1d1c0 <e3578> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba1d930 <e3590> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba368e0 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55b80ba8c4c0 <e6184> {h12} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baabb40 <e6804> {i32} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80bab9bf0 <e7148> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb69360 <e14987> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bab9d80 <e14995> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bb9f4a0 <e15003> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bba1cf0 <e15011> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bb52190 <e15124> {t3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb525b0 <e15127> {t4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb52a00 <e15130> {t6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb52ee0 <e15133> {t7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb533f0 <e15136> {t8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb538d0 <e15139> {t9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb53f10 <e15142> {t11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb54520 <e15145> {t12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb54b30 <e15148> {t13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb55140 <e15151> {t14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb56060 <e15154> {t17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb57350 <e15162> {t18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb58640 <e15170> {t19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb596a0 <e15178> {t20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5a940 <e15186> {t21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5bc70 <e15194> {t23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5cf90 <e15202> {t24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb5e290 <e15210> {t25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5f580 <e15218> {t26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb60870 <e15226> {t27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb42370 <e15295> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb42810 <e15298> {s4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb42d30 <e15301> {s5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb43250 <e15304> {s6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb44070 <e15307> {s8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb45300 <e15315> {s9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb46630 <e15323> {s11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb47960 <e15331> {s12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbb5950 <e15344> {s18} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb27ad0 <e15373> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb27ef0 <e15376> {r4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb28330 <e15379> {r7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb28790 <e15382> {r8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb28bf0 <e15385> {r9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb29090 <e15388> {r10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb29670 <e15391> {r11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb29cb0 <e15394> {r13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2a2d0 <e15397> {r14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2a890 <e15400> {r15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2aeb0 <e15403> {r16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2b490 <e15406> {r17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2c3c0 <e15409> {r20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb2d6b0 <e15417> {r21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb2e9a0 <e15425> {r22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb2fc90 <e15433> {r23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb30f80 <e15441> {r24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb322b0 <e15449> {r26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb335a0 <e15457> {r27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb34890 <e15465> {r28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb35b80 <e15473> {r29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb36eb0 <e15481> {r30} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baff360 <e15636> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baff780 <e15639> {q4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baffba0 <e15642> {q5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bafffc0 <e15645> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb00420 <e15648> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb008c0 <e15651> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb010d0 <e15654> {q10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb01630 <e15657> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb01b50 <e15660> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb029b0 <e15663> {q13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80bb03c10 <e15671> {q14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb04e50 <e15679> {q15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb06090 <e15687> {q16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb072d0 <e15695> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb07c10 <e15703> {q18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb08200 <e15706> {q20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb08820 <e15709> {q21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb08de0 <e15712> {q22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb093b0 <e15715> {q23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb099d0 <e15718> {q24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb09fe0 <e15721> {q25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb0aea0 <e15724> {q26} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80bb0c100 <e15732> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb0d370 <e15740> {q28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb0e5e0 <e15748> {q29} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb0f8e0 <e15756> {q30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb10320 <e15764> {q31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb11260 <e15767> {q34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb12550 <e15775> {q35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb13880 <e15783> {q37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb14bb0 <e15791> {q38} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80baf7410 <e15992> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baf7930 <e15995> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baf7e90 <e15998> {p6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baf2ca0 <e16005> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b80baf3e20 <e16013> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbe830 <e16029> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbeac0 <e16048> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b80bbbedf0 <e16060> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b80badcd80 <e16074> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80badd2a0 <e16077> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80badd7c0 <e16080> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baddce0 <e16083> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bade0a0 <e16086> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80badee40 <e16089> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80badf620 <e16097> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80badfe00 <e16105> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bae1040 <e16113> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae1820 <e16121> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae2000 <e16129> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae3270 <e16137> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae3a80 <e16145> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae4cf0 <e16153> {n10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55b80bae6c80 <e16170> {n13} @dt=this@(w32)u[31:0] refdt=0x55b80b9739e0(G/w32) [31:0]
    3:1:2: RANGE 0x55b80bae6680 <e7996> {n13}
    3:1:2:2: CONST 0x55b80bbedb10 <e23355> {n13} @dt=0x55b80bbe76c0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55b80bbedd60 <e23365> {n13} @dt=0x55b80bbe76c0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55b80bae6780 <e16164> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae79b0 <e16172> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae80e0 <e16180> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae9290 <e16188> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80baea440 <e16196> {n16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbf090 <e16208> {n20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbf2f0 <e16232> {n20} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bbbfd10 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baeeb90 <e16340> {n29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad30b0 <e16387> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad3dd0 <e16390> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bad4710 <e16398> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad4c30 <e16401> {m5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad5150 <e16404> {m6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad5fb0 <e16407> {m7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bba20e0 <e16432> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80bba2760 <e16440> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b98b780 <e16477> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a3730 <e16514> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9820e0 <e16551> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b98e760 <e16588> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb68640 <e16642> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb8e500 <e16645> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb8ed60 <e16682> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb8f0e0 <e16719> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb9f870 <e16767> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb9fad0 <e16770> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bba0330 <e16807> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bba0b90 <e16844> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bababe0 <e16892> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80babbe20 <e16900> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba9b630 <e16919> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba9c080 <e16922> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba9d280 <e16930> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba9e4c0 <e16938> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba9f700 <e16946> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa0980 <e16954> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa1300 <e16962> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa1860 <e16965> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa2700 <e16968> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa3080 <e16976> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa35e0 <e16979> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa4440 <e16982> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa4e40 <e16990> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa5450 <e16993> {i15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa5a20 <e16996> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa5f70 <e16999> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa6550 <e17002> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa6b60 <e17005> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa7150 <e17008> {i21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa8040 <e17011> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80baa9370 <e17019> {i23} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80baa9c70 <e17027> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baaa0a0 <e17030> {i27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba872f0 <e17215> {h3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba88490 <e17223> {h4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba896d0 <e17231> {h5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba8a910 <e17239> {h6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba8b250 <e17247> {h7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4b340 <e17462> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba4cea0 <e17470> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4d300 <e17473> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4d820 <e17476> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4dd40 <e17479> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4e260 <e17482> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4e780 <e17485> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4eca0 <e17488> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4f9c0 <e17491> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba502c0 <e17499> {g13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba51040 <e17502> {g17} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba52160 <e17510> {g18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba53180 <e17518> {g19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80bbc7d40 <e17535> {g22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba3f2a0 <e18914> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba3f7c0 <e18917> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba3fd20 <e18920> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba07cf0 <e18927> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba08e30 <e18935> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0a070 <e18943> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0b2f0 <e18951> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0c530 <e18959> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0d7d0 <e18967> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0e950 <e18975> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba0fad0 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba10c50 <e18991> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba119f0 <e18999> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba12b30 <e19007> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba13cb0 <e19015> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80bbda450 <e19122> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbde020 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80bbe1900 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b9fe870 <e20000> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9ff050 <e20008> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba00290 <e20016> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9513a0 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b80b9628f0 <e20037> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b963f30 <e20040> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9739e0 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9741a0 <e20051> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b974c80 <e20054> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b975b00 <e20062> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b976a20 <e20070> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b977260 <e20078> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b977680 <e20081> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b978260 <e20084> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b979260 <e20092> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9799c0 <e20100> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b979d00 <e20103> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b97aa20 <e20106> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97bba0 <e20114> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97ccc0 <e20122> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97de40 <e20130> {c36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97ef60 <e20138> {c37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97f780 <e20146> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b97fbc0 <e20149> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980020 <e20152> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980420 <e20155> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980880 <e20158> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980ce0 <e20161> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9810e0 <e20164> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9814e0 <e20167> {c47} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9818e0 <e20170> {c48} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b981ce0 <e20173> {c49} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b982a40 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b983260 <e20184> {c51} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b983660 <e20187> {c52} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9843a0 <e20190> {c57} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b985520 <e20198> {c58} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b986640 <e20206> {c59} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b987760 <e20214> {c61} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b989580 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b989c80 <e20277> {c63} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b98c7a0 <e20379> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b98cea0 <e20387> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b98f780 <e20489> {c69} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9915a0 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b80b9934b0 <e20599> {c74} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b994690 <e20607> {c75} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b995870 <e20615> {c76} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b996a20 <e20623> {c77} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b997c00 <e20631> {c78} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b998d80 <e20639> {c79} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9996a0 <e20647> {c83} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b999b60 <e20650> {c84} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b999ff0 <e20653> {c85} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99ad80 <e20656> {c86} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b99b630 <e20664> {c87} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99c3c0 <e20667> {c88} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b99cca0 <e20675> {c89} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99d130 <e20678> {c90} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99d620 <e20681> {c91} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99e420 <e20684> {c94} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b99f600 <e20692> {c95} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a07b0 <e20700> {c96} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a1960 <e20708> {c97} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a2b10 <e20716> {c98} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a3cc0 <e20724> {c99} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a4e70 <e20732> {c100} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a6020 <e20740> {c101} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a7170 <e20748> {c102} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9a82c0 <e20756> {c103} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9a9410 <e20764> {c104} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9aa5c0 <e20772> {c105} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9aaeb0 <e20780> {c108} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9abc40 <e20783> {c109} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9ac520 <e20791> {c110} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ac9b0 <e20794> {c111} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ace70 <e20797> {c112} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ad300 <e20800> {c113} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ae100 <e20803> {c116} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9af2b0 <e20811> {c117} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b0460 <e20819> {c118} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b1610 <e20827> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b27c0 <e20835> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b30e0 <e20843> {c123} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b35a0 <e20846> {c124} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b3a60 <e20849> {c125} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b3f50 <e20852> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b4d50 <e20855> {c129} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9b5f00 <e20863> {c130} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b70b0 <e20871> {c131} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b8260 <e20879> {c132} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b9410 <e20887> {c133} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9ba5c0 <e20895> {c134} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9bae50 <e20903> {c137} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bb280 <e20906> {c138} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bb710 <e20909> {c139} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bbba0 <e20912> {c140} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bc030 <e20915> {c141} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bcdc0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80b9bdf70 <e20926> {c143} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80b9be850 <e20934> {c144} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bbe76c0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbfb0e0 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
