Running: xsim.dir/tb_Collatz_VHDL_time_synth/xsimk.exe -simmode gui -wdb tb_Collatz_VHDL_time_synth.wdb -simrunnum 0 -socket 65166
Design successfully loaded
Design Loading Memory Usage: 8520 KB (Peak: 8520 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 9016 KB (Peak: 9016 KB)
Simulation CPU Usage: 15 ms
