#!
#i in:8 addr load clock
#o out:8
 addr $NOT t
 t load $AND l[0]
 addr load $AND l[1]
 in:8 l[0] clock $reg8bit n:8
 in:8 l[1] clock $reg8bit m:8
 n:8 m:8 addr $mux8bit out:8

