vendor_name = ModelSim
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/ula.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somadorcompleto.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador16bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador16bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux_2x1.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/instruction_register.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/display7seg.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador16bits_up_down.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/comparador4bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clk_PCIR.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/bin_bcd_4digit_conversor.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/banco_registradores.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/program_counter.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.mif
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.qip
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.mif
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.qip
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/lab06.vwf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/lab06.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/altsyncram_0a81.tdf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/altsyncram_tf92.tdf
design_name = lab06
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~2 , OPERATOR00|ULA000|SOM0000|H2|s~2, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~8 , OPERATOR00|ULA000|SOM0000|H2|s~8, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~14 , OPERATOR00|ULA000|SOM0000|H2|s~14, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~23 , OPERATOR00|ULA000|SOM0000|H2|s~23, lab06, 1
instance = comp, \DIVCLOCK|Add0~4 , DIVCLOCK|Add0~4, lab06, 1
instance = comp, \DIVCLOCK|Add0~8 , DIVCLOCK|Add0~8, lab06, 1
instance = comp, \DIVCLOCK|Add0~10 , DIVCLOCK|Add0~10, lab06, 1
instance = comp, \DIVCLOCK|Add0~18 , DIVCLOCK|Add0~18, lab06, 1
instance = comp, \DIVCLOCK|Add0~30 , DIVCLOCK|Add0~30, lab06, 1
instance = comp, \DIVCLOCK|Add0~32 , DIVCLOCK|Add0~32, lab06, 1
instance = comp, \BCD4CON|aux_bin~1 , BCD4CON|aux_bin~1, lab06, 1
instance = comp, \BCD4CON|aux_bin~4 , BCD4CON|aux_bin~4, lab06, 1
instance = comp, \BCD4CON|aux_bin~8 , BCD4CON|aux_bin~8, lab06, 1
instance = comp, \BCD4CON|aux_bin~11 , BCD4CON|aux_bin~11, lab06, 1
instance = comp, \BCD4CON|aux_bin~13 , BCD4CON|aux_bin~13, lab06, 1
instance = comp, \BCD4CON|aux_bin~22 , BCD4CON|aux_bin~22, lab06, 1
instance = comp, \BCD4CON|aux_bin~25 , BCD4CON|aux_bin~25, lab06, 1
instance = comp, \HEX000|outt[3]~10 , HEX000|outt[3]~10, lab06, 1
instance = comp, \HEX000|outt[4]~16 , HEX000|outt[4]~16, lab06, 1
instance = comp, \HEX000|outt[6]~17 , HEX000|outt[6]~17, lab06, 1
instance = comp, \HEX000|outt[4]~23 , HEX000|outt[4]~23, lab06, 1
instance = comp, \HEX000|outt[6]~26 , HEX000|outt[6]~26, lab06, 1
instance = comp, \HEX000|outt[6]~28 , HEX000|outt[6]~28, lab06, 1
instance = comp, \HEX000|outt[6]~29 , HEX000|outt[6]~29, lab06, 1
instance = comp, \HEX000|outt[6]~30 , HEX000|outt[6]~30, lab06, 1
instance = comp, \HEX000|outt[6]~32 , HEX000|outt[6]~32, lab06, 1
instance = comp, \HEX000|outt[6]~33 , HEX000|outt[6]~33, lab06, 1
instance = comp, \HEX000|outt[6]~34 , HEX000|outt[6]~34, lab06, 1
instance = comp, \HEX000|outt[6]~35 , HEX000|outt[6]~35, lab06, 1
instance = comp, \HEX000|outt[6]~36 , HEX000|outt[6]~36, lab06, 1
instance = comp, \HEX000|outt[6]~37 , HEX000|outt[6]~37, lab06, 1
instance = comp, \HEX000|outt[6]~38 , HEX000|outt[6]~38, lab06, 1
instance = comp, \HEX000|outt[6]~39 , HEX000|outt[6]~39, lab06, 1
instance = comp, \HEX000|outt[6]~40 , HEX000|outt[6]~40, lab06, 1
instance = comp, \HEX000|outt[6]~41 , HEX000|outt[6]~41, lab06, 1
instance = comp, \HEX000|outt[6]~47 , HEX000|outt[6]~47, lab06, 1
instance = comp, \HEX000|outt[6]~52 , HEX000|outt[6]~52, lab06, 1
instance = comp, \HEX000|outt[6]~53 , HEX000|outt[6]~53, lab06, 1
instance = comp, \HEX000|outt[6]~54 , HEX000|outt[6]~54, lab06, 1
instance = comp, \HEX000|outt[6]~56 , HEX000|outt[6]~56, lab06, 1
instance = comp, \HEX000|outt[6]~60 , HEX000|outt[6]~60, lab06, 1
instance = comp, \HEX000|outt[6]~61 , HEX000|outt[6]~61, lab06, 1
instance = comp, \HEX000|outt[6]~62 , HEX000|outt[6]~62, lab06, 1
instance = comp, \HEX000|outt[6]~63 , HEX000|outt[6]~63, lab06, 1
instance = comp, \HEX000|outt[6]~64 , HEX000|outt[6]~64, lab06, 1
instance = comp, \HEX000|outt[6]~65 , HEX000|outt[6]~65, lab06, 1
instance = comp, \BCD4CON|aux_bin~30 , BCD4CON|aux_bin~30, lab06, 1
instance = comp, \BCD4CON|aux_bin~33 , BCD4CON|aux_bin~33, lab06, 1
instance = comp, \BCD4CON|aux_bin~40 , BCD4CON|aux_bin~40, lab06, 1
instance = comp, \BCD4CON|aux_bin~43 , BCD4CON|aux_bin~43, lab06, 1
instance = comp, \BCD4CON|aux_bin~51 , BCD4CON|aux_bin~51, lab06, 1
instance = comp, \BCD4CON|aux_bin~53 , BCD4CON|aux_bin~53, lab06, 1
instance = comp, \HEX001|outt[4]~9 , HEX001|outt[4]~9, lab06, 1
instance = comp, \HEX001|outt[4]~10 , HEX001|outt[4]~10, lab06, 1
instance = comp, \HEX001|outt[4]~11 , HEX001|outt[4]~11, lab06, 1
instance = comp, \HEX001|outt[4]~15 , HEX001|outt[4]~15, lab06, 1
instance = comp, \HEX001|outt[4]~16 , HEX001|outt[4]~16, lab06, 1
instance = comp, \HEX001|outt[4]~18 , HEX001|outt[4]~18, lab06, 1
instance = comp, \HEX001|outt[4]~19 , HEX001|outt[4]~19, lab06, 1
instance = comp, \HEX001|outt[4]~20 , HEX001|outt[4]~20, lab06, 1
instance = comp, \HEX001|outt[6]~24 , HEX001|outt[6]~24, lab06, 1
instance = comp, \HEX001|outt[6]~26 , HEX001|outt[6]~26, lab06, 1
instance = comp, \HEX001|outt[6]~29 , HEX001|outt[6]~29, lab06, 1
instance = comp, \HEX001|outt[6]~30 , HEX001|outt[6]~30, lab06, 1
instance = comp, \HEX001|outt[4]~40 , HEX001|outt[4]~40, lab06, 1
instance = comp, \HEX001|outt[6]~43 , HEX001|outt[6]~43, lab06, 1
instance = comp, \HEX001|outt[6]~44 , HEX001|outt[6]~44, lab06, 1
instance = comp, \HEX001|outt[6]~45 , HEX001|outt[6]~45, lab06, 1
instance = comp, \HEX001|outt[6]~46 , HEX001|outt[6]~46, lab06, 1
instance = comp, \HEX001|outt[6]~47 , HEX001|outt[6]~47, lab06, 1
instance = comp, \HEX001|outt[6]~48 , HEX001|outt[6]~48, lab06, 1
instance = comp, \HEX001|outt[6]~50 , HEX001|outt[6]~50, lab06, 1
instance = comp, \HEX001|outt[6]~51 , HEX001|outt[6]~51, lab06, 1
instance = comp, \HEX001|outt[6]~52 , HEX001|outt[6]~52, lab06, 1
instance = comp, \HEX001|outt[6]~54 , HEX001|outt[6]~54, lab06, 1
instance = comp, \HEX001|outt[6]~58 , HEX001|outt[6]~58, lab06, 1
instance = comp, \HEX001|outt[6]~59 , HEX001|outt[6]~59, lab06, 1
instance = comp, \HEX001|outt[6]~60 , HEX001|outt[6]~60, lab06, 1
instance = comp, \HEX001|outt[6]~61 , HEX001|outt[6]~61, lab06, 1
instance = comp, \HEX001|outt[6]~62 , HEX001|outt[6]~62, lab06, 1
instance = comp, \BCD4CON|aux_bin~64 , BCD4CON|aux_bin~64, lab06, 1
instance = comp, \BCD4CON|aux_bin~71 , BCD4CON|aux_bin~71, lab06, 1
instance = comp, \BCD4CON|aux_bin~75 , BCD4CON|aux_bin~75, lab06, 1
instance = comp, \HEX002|outt[4]~7 , HEX002|outt[4]~7, lab06, 1
instance = comp, \HEX002|outt[4]~8 , HEX002|outt[4]~8, lab06, 1
instance = comp, \HEX002|outt[4]~15 , HEX002|outt[4]~15, lab06, 1
instance = comp, \HEX002|outt[4]~16 , HEX002|outt[4]~16, lab06, 1
instance = comp, \HEX002|outt[4]~17 , HEX002|outt[4]~17, lab06, 1
instance = comp, \HEX002|outt[4]~18 , HEX002|outt[4]~18, lab06, 1
instance = comp, \HEX002|outt[4]~19 , HEX002|outt[4]~19, lab06, 1
instance = comp, \HEX002|outt[4]~20 , HEX002|outt[4]~20, lab06, 1
instance = comp, \HEX002|outt[4]~28 , HEX002|outt[4]~28, lab06, 1
instance = comp, \HEX002|outt[4]~29 , HEX002|outt[4]~29, lab06, 1
instance = comp, \HEX002|outt[4]~30 , HEX002|outt[4]~30, lab06, 1
instance = comp, \HEX002|outt[6]~31 , HEX002|outt[6]~31, lab06, 1
instance = comp, \HEX002|outt[4]~32 , HEX002|outt[4]~32, lab06, 1
instance = comp, \HEX002|outt[4]~33 , HEX002|outt[4]~33, lab06, 1
instance = comp, \HEX002|outt[6]~43 , HEX002|outt[6]~43, lab06, 1
instance = comp, \HEX002|outt[6]~44 , HEX002|outt[6]~44, lab06, 1
instance = comp, \HEX002|outt[6]~45 , HEX002|outt[6]~45, lab06, 1
instance = comp, \HEX002|outt[6]~46 , HEX002|outt[6]~46, lab06, 1
instance = comp, \HEX002|outt[6]~47 , HEX002|outt[6]~47, lab06, 1
instance = comp, \HEX002|outt[6]~48 , HEX002|outt[6]~48, lab06, 1
instance = comp, \HEX002|outt[6]~50 , HEX002|outt[6]~50, lab06, 1
instance = comp, \HEX002|outt[6]~51 , HEX002|outt[6]~51, lab06, 1
instance = comp, \HEX002|outt[6]~52 , HEX002|outt[6]~52, lab06, 1
instance = comp, \HEX002|outt[6]~53 , HEX002|outt[6]~53, lab06, 1
instance = comp, \HEX002|outt[6]~54 , HEX002|outt[6]~54, lab06, 1
instance = comp, \HEX002|outt[6]~55 , HEX002|outt[6]~55, lab06, 1
instance = comp, \HEX002|outt[6]~56 , HEX002|outt[6]~56, lab06, 1
instance = comp, \HEX002|outt[6]~57 , HEX002|outt[6]~57, lab06, 1
instance = comp, \HEX002|outt[6]~59 , HEX002|outt[6]~59, lab06, 1
instance = comp, \HEX003|outt[3]~3 , HEX003|outt[3]~3, lab06, 1
instance = comp, \HEX003|outt[6]~19 , HEX003|outt[6]~19, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD0|qS , OPERATOR00|BANCOREG0|REG005|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD0|qS , OPERATOR00|BANCOREG0|REG009|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD0|qS , OPERATOR00|BANCOREG0|REG014|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD1|qS , OPERATOR00|BANCOREG0|REG012|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD1|qS , OPERATOR00|BANCOREG0|REG008|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD1|qS , OPERATOR00|BANCOREG0|REG005|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD1|qS , OPERATOR00|BANCOREG0|REG004|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD1|qS , OPERATOR00|BANCOREG0|REG002|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD2|qS , OPERATOR00|BANCOREG0|REG014|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD3|qS , OPERATOR00|BANCOREG0|REG003|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD3|qS , OPERATOR00|BANCOREG0|REG011|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD4|qS , OPERATOR00|BANCOREG0|REG003|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD4|qS , OPERATOR00|BANCOREG0|REG002|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD4|qS , OPERATOR00|BANCOREG0|REG011|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD4|qS , OPERATOR00|BANCOREG0|REG015|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD5|qS , OPERATOR00|BANCOREG0|REG008|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD5|qS , OPERATOR00|BANCOREG0|REG002|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD5|qS , OPERATOR00|BANCOREG0|REG000|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD5|qS , OPERATOR00|BANCOREG0|REG006|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD6|qS , OPERATOR00|BANCOREG0|REG005|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD6|qS , OPERATOR00|BANCOREG0|REG013|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD6|qS , OPERATOR00|BANCOREG0|REG003|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD6|qS , OPERATOR00|BANCOREG0|REG001|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD6|qS , OPERATOR00|BANCOREG0|REG014|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD6|qS , OPERATOR00|BANCOREG0|REG007|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD7|qS , OPERATOR00|BANCOREG0|REG005|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD7|qS , OPERATOR00|BANCOREG0|REG010|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD7|qS , OPERATOR00|BANCOREG0|REG002|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD7|qS , OPERATOR00|BANCOREG0|REG004|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD7|qS , OPERATOR00|BANCOREG0|REG000|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD7|qS , OPERATOR00|BANCOREG0|REG006|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD7|qS , OPERATOR00|BANCOREG0|REG013|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD7|qS , OPERATOR00|BANCOREG0|REG011|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD7|qS , OPERATOR00|BANCOREG0|REG009|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD7|qS , OPERATOR00|BANCOREG0|REG015|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD8|qS , OPERATOR00|BANCOREG0|REG003|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD8|qS , OPERATOR00|BANCOREG0|REG011|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD8|qS , OPERATOR00|BANCOREG0|REG013|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD8|qS , OPERATOR00|BANCOREG0|REG014|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD8|qS , OPERATOR00|BANCOREG0|REG015|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD9|qS , OPERATOR00|BANCOREG0|REG010|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD9|qS , OPERATOR00|BANCOREG0|REG008|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD9|qS , OPERATOR00|BANCOREG0|REG005|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD9|qS , OPERATOR00|BANCOREG0|REG000|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD9|qS , OPERATOR00|BANCOREG0|REG006|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD9|qS , OPERATOR00|BANCOREG0|REG015|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD10|qS , OPERATOR00|BANCOREG0|REG005|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD10|qS , OPERATOR00|BANCOREG0|REG013|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD10|qS , OPERATOR00|BANCOREG0|REG010|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD10|qS , OPERATOR00|BANCOREG0|REG008|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD10|qS , OPERATOR00|BANCOREG0|REG009|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD10|qS , OPERATOR00|BANCOREG0|REG014|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD10|qS , OPERATOR00|BANCOREG0|REG007|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD10|qS , OPERATOR00|BANCOREG0|REG006|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD10|qS , OPERATOR00|BANCOREG0|REG015|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD11|qS , OPERATOR00|BANCOREG0|REG003|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD11|qS , OPERATOR00|BANCOREG0|REG004|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD11|qS , OPERATOR00|BANCOREG0|REG013|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD11|qS , OPERATOR00|BANCOREG0|REG011|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD11|qS , OPERATOR00|BANCOREG0|REG015|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD12|qS , OPERATOR00|BANCOREG0|REG003|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD12|qS , OPERATOR00|BANCOREG0|REG004|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD12|qS , OPERATOR00|BANCOREG0|REG013|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD12|qS , OPERATOR00|BANCOREG0|REG009|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD13|qS , OPERATOR00|BANCOREG0|REG012|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD13|qS , OPERATOR00|BANCOREG0|REG005|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD13|qS , OPERATOR00|BANCOREG0|REG004|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD13|qS , OPERATOR00|BANCOREG0|REG002|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD14|qS , OPERATOR00|BANCOREG0|REG013|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD14|qS , OPERATOR00|BANCOREG0|REG000|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD14|qS , OPERATOR00|BANCOREG0|REG014|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD14|qS , OPERATOR00|BANCOREG0|REG006|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD15|qS , OPERATOR00|BANCOREG0|REG005|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD15|qS , OPERATOR00|BANCOREG0|REG003|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD15|qS , OPERATOR00|BANCOREG0|REG007|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD15|qS , OPERATOR00|BANCOREG0|REG004|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD15|qS , OPERATOR00|BANCOREG0|REG006|FFD15|qS, lab06, 1
instance = comp, \DIVCLOCK|cnt[9] , DIVCLOCK|cnt[9], lab06, 1
instance = comp, \DIVCLOCK|cnt[5] , DIVCLOCK|cnt[5], lab06, 1
instance = comp, \DIVCLOCK|cnt[4] , DIVCLOCK|cnt[4], lab06, 1
instance = comp, \DIVCLOCK|cnt[2] , DIVCLOCK|cnt[2], lab06, 1
instance = comp, \DIVCLOCK|Equal0~1 , DIVCLOCK|Equal0~1, lab06, 1
instance = comp, \DIVCLOCK|cnt[15] , DIVCLOCK|cnt[15], lab06, 1
instance = comp, \DIVCLOCK|cnt[16] , DIVCLOCK|cnt[16], lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~0 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~0, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~4 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~4, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~6 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~6, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD1|qS , OPERATOR00|ULA000|REG0A|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD2|qS , OPERATOR00|ULA000|REG0A|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD3|qS , OPERATOR00|ULA000|REG0A|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD4|qS , OPERATOR00|ULA000|REG0A|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD5|qS , OPERATOR00|ULA000|REG0A|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD6|qS , OPERATOR00|ULA000|REG0B|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD7|qS , OPERATOR00|ULA000|REG0B|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD8|qS , OPERATOR00|ULA000|REG0B|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD9|qS , OPERATOR00|ULA000|REG0B|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD10|qS , OPERATOR00|ULA000|REG0B|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD11|qS , OPERATOR00|ULA000|REG0A|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD12|qS , OPERATOR00|ULA000|REG0B|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD13|qS , OPERATOR00|ULA000|REG0B|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD14|qS , OPERATOR00|ULA000|REG0A|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD15|qS , OPERATOR00|ULA000|REG0A|FFD15|qS, lab06, 1
instance = comp, \DIVCLOCK|cnt~4 , DIVCLOCK|cnt~4, lab06, 1
instance = comp, \DIVCLOCK|cnt~6 , DIVCLOCK|cnt~6, lab06, 1
instance = comp, \DIVCLOCK|cnt~13 , DIVCLOCK|cnt~13, lab06, 1
instance = comp, \DIVCLOCK|cnt~14 , DIVCLOCK|cnt~14, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~0 , OPERATOR00|ULA000|REG0B|z[0]~0, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~1 , OPERATOR00|ULA000|REG0B|z[0]~1, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~4 , OPERATOR00|ULA000|REG0B|z[0]~4, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~7 , OPERATOR00|ULA000|REG0B|z[0]~7, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~14 , OPERATOR00|ULA000|REG0B|z[1]~14, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~15 , OPERATOR00|ULA000|REG0B|z[1]~15, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~17 , OPERATOR00|ULA000|REG0B|z[1]~17, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~18 , OPERATOR00|ULA000|REG0B|z[1]~18, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~27 , OPERATOR00|ULA000|REG0B|z[2]~27, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~32 , OPERATOR00|ULA000|REG0B|z[3]~32, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~37 , OPERATOR00|ULA000|REG0B|z[3]~37, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~44 , OPERATOR00|ULA000|REG0B|z[4]~44, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~45 , OPERATOR00|ULA000|REG0B|z[4]~45, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~52 , OPERATOR00|ULA000|REG0B|z[5]~52, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~54 , OPERATOR00|ULA000|REG0B|z[5]~54, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~60 , OPERATOR00|ULA000|REG0B|z[6]~60, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~61 , OPERATOR00|ULA000|REG0B|z[6]~61, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~62 , OPERATOR00|ULA000|REG0B|z[6]~62, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~63 , OPERATOR00|ULA000|REG0B|z[6]~63, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~64 , OPERATOR00|ULA000|REG0B|z[6]~64, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~65 , OPERATOR00|ULA000|REG0B|z[6]~65, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~66 , OPERATOR00|ULA000|REG0B|z[6]~66, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~67 , OPERATOR00|ULA000|REG0B|z[6]~67, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~68 , OPERATOR00|ULA000|REG0B|z[6]~68, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[6]~69 , OPERATOR00|ULA000|REG0B|z[6]~69, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~70 , OPERATOR00|ULA000|REG0B|z[7]~70, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~71 , OPERATOR00|ULA000|REG0B|z[7]~71, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~72 , OPERATOR00|ULA000|REG0B|z[7]~72, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~73 , OPERATOR00|ULA000|REG0B|z[7]~73, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~74 , OPERATOR00|ULA000|REG0B|z[7]~74, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~75 , OPERATOR00|ULA000|REG0B|z[7]~75, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~76 , OPERATOR00|ULA000|REG0B|z[7]~76, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~77 , OPERATOR00|ULA000|REG0B|z[7]~77, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~78 , OPERATOR00|ULA000|REG0B|z[7]~78, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[7]~79 , OPERATOR00|ULA000|REG0B|z[7]~79, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~80 , OPERATOR00|ULA000|REG0B|z[8]~80, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~81 , OPERATOR00|ULA000|REG0B|z[8]~81, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~82 , OPERATOR00|ULA000|REG0B|z[8]~82, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~83 , OPERATOR00|ULA000|REG0B|z[8]~83, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~84 , OPERATOR00|ULA000|REG0B|z[8]~84, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~85 , OPERATOR00|ULA000|REG0B|z[8]~85, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~86 , OPERATOR00|ULA000|REG0B|z[8]~86, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~87 , OPERATOR00|ULA000|REG0B|z[8]~87, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~88 , OPERATOR00|ULA000|REG0B|z[8]~88, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[8]~89 , OPERATOR00|ULA000|REG0B|z[8]~89, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~90 , OPERATOR00|ULA000|REG0B|z[9]~90, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~91 , OPERATOR00|ULA000|REG0B|z[9]~91, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~92 , OPERATOR00|ULA000|REG0B|z[9]~92, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~93 , OPERATOR00|ULA000|REG0B|z[9]~93, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~94 , OPERATOR00|ULA000|REG0B|z[9]~94, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~95 , OPERATOR00|ULA000|REG0B|z[9]~95, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~96 , OPERATOR00|ULA000|REG0B|z[9]~96, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~97 , OPERATOR00|ULA000|REG0B|z[9]~97, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~98 , OPERATOR00|ULA000|REG0B|z[9]~98, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[9]~99 , OPERATOR00|ULA000|REG0B|z[9]~99, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~100 , OPERATOR00|ULA000|REG0B|z[10]~100, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~101 , OPERATOR00|ULA000|REG0B|z[10]~101, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~102 , OPERATOR00|ULA000|REG0B|z[10]~102, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~103 , OPERATOR00|ULA000|REG0B|z[10]~103, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~104 , OPERATOR00|ULA000|REG0B|z[10]~104, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~105 , OPERATOR00|ULA000|REG0B|z[10]~105, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~106 , OPERATOR00|ULA000|REG0B|z[10]~106, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~107 , OPERATOR00|ULA000|REG0B|z[10]~107, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~108 , OPERATOR00|ULA000|REG0B|z[10]~108, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[10]~109 , OPERATOR00|ULA000|REG0B|z[10]~109, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~110 , OPERATOR00|ULA000|REG0B|z[11]~110, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~114 , OPERATOR00|ULA000|REG0B|z[11]~114, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~117 , OPERATOR00|ULA000|REG0B|z[11]~117, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~118 , OPERATOR00|ULA000|REG0B|z[11]~118, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~120 , OPERATOR00|ULA000|REG0B|z[12]~120, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~121 , OPERATOR00|ULA000|REG0B|z[12]~121, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~122 , OPERATOR00|ULA000|REG0B|z[12]~122, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~123 , OPERATOR00|ULA000|REG0B|z[12]~123, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~124 , OPERATOR00|ULA000|REG0B|z[12]~124, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~125 , OPERATOR00|ULA000|REG0B|z[12]~125, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~126 , OPERATOR00|ULA000|REG0B|z[12]~126, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~127 , OPERATOR00|ULA000|REG0B|z[12]~127, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~128 , OPERATOR00|ULA000|REG0B|z[12]~128, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[12]~129 , OPERATOR00|ULA000|REG0B|z[12]~129, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~130 , OPERATOR00|ULA000|REG0B|z[13]~130, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~131 , OPERATOR00|ULA000|REG0B|z[13]~131, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~132 , OPERATOR00|ULA000|REG0B|z[13]~132, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~133 , OPERATOR00|ULA000|REG0B|z[13]~133, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~134 , OPERATOR00|ULA000|REG0B|z[13]~134, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~135 , OPERATOR00|ULA000|REG0B|z[13]~135, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~136 , OPERATOR00|ULA000|REG0B|z[13]~136, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~137 , OPERATOR00|ULA000|REG0B|z[13]~137, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~138 , OPERATOR00|ULA000|REG0B|z[13]~138, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[13]~139 , OPERATOR00|ULA000|REG0B|z[13]~139, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~144 , OPERATOR00|ULA000|REG0B|z[14]~144, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~150 , OPERATOR00|ULA000|REG0B|z[15]~150, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~151 , OPERATOR00|ULA000|REG0B|z[15]~151, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~152 , OPERATOR00|ULA000|REG0B|z[15]~152, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~153 , OPERATOR00|ULA000|REG0B|z[15]~153, lab06, 1
instance = comp, \HEX000|outt[4]~72 , HEX000|outt[4]~72, lab06, 1
instance = comp, \HEX000|outt[6]~74 , HEX000|outt[6]~74, lab06, 1
instance = comp, \HEX002|outt[4]~69 , HEX002|outt[4]~69, lab06, 1
instance = comp, \HEX002|outt[4]~70 , HEX002|outt[4]~70, lab06, 1
instance = comp, \HEX000|outt[6]~75 , HEX000|outt[6]~75, lab06, 1
instance = comp, \HEX000|outt[6]~76 , HEX000|outt[6]~76, lab06, 1
instance = comp, \HEX000|outt[4]~79 , HEX000|outt[4]~79, lab06, 1
instance = comp, \HEX000|outt[4]~80 , HEX000|outt[4]~80, lab06, 1
instance = comp, \clk_27~I , clk_27, lab06, 1
instance = comp, \clock~clkctrl , clock~clkctrl, lab06, 1
instance = comp, \clk_27~clkctrl , clk_27~clkctrl, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD1|qS~feeder , OPERATOR00|ULA000|REG0A|FFD1|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD2|qS~feeder , OPERATOR00|ULA000|REG0A|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD3|qS~feeder , OPERATOR00|ULA000|REG0A|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD4|qS~feeder , OPERATOR00|ULA000|REG0A|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD11|qS~feeder , OPERATOR00|ULA000|REG0A|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD14|qS~feeder , OPERATOR00|ULA000|REG0A|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD0|qS~feeder , OPERATOR00|BANCOREG0|REG009|FFD0|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD1|qS~feeder , OPERATOR00|BANCOREG0|REG005|FFD1|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD1|qS~feeder , OPERATOR00|BANCOREG0|REG004|FFD1|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD6|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD6|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD6|qS~feeder , OPERATOR00|BANCOREG0|REG003|FFD6|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD6|qS~feeder , OPERATOR00|BANCOREG0|REG001|FFD6|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD6|qS~feeder , OPERATOR00|BANCOREG0|REG005|FFD6|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD7|qS~feeder , OPERATOR00|BANCOREG0|REG005|FFD7|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD7|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD7|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD8|qS~feeder , OPERATOR00|BANCOREG0|REG003|FFD8|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD8|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD8|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD8|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD8|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD8|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD8|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD9|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD9|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD9|qS~feeder , OPERATOR00|BANCOREG0|REG000|FFD9|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD9|qS~feeder , OPERATOR00|BANCOREG0|REG006|FFD9|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG010|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG008|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG007|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD11|qS~feeder , OPERATOR00|BANCOREG0|REG003|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD11|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD12|qS~feeder , OPERATOR00|BANCOREG0|REG009|FFD12|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD12|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD12|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD13|qS~feeder , OPERATOR00|BANCOREG0|REG004|FFD13|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD13|qS~feeder , OPERATOR00|BANCOREG0|REG002|FFD13|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD14|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD15|qS~feeder , OPERATOR00|BANCOREG0|REG006|FFD15|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD15|qS~feeder , OPERATOR00|BANCOREG0|REG003|FFD15|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|cnt[0]~1 , CONTROLLER00|CLOCKpcIR|cnt[0]~1, lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|cnt[0] , CONTROLLER00|CLOCKpcIR|cnt[0], lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|cnt[1]~0 , CONTROLLER00|CLOCKpcIR|cnt[1]~0, lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|cnt[1] , CONTROLLER00|CLOCKpcIR|cnt[1], lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|ax~0 , CONTROLLER00|CLOCKpcIR|ax~0, lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|ax , CONTROLLER00|CLOCKpcIR|ax, lab06, 1
instance = comp, \CONTROLLER00|CLOCKpcIR|ax~clkctrl , CONTROLLER00|CLOCKpcIR|ax~clkctrl, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD0|qS , CONTROLLER00|PC0|CONT0|reg|FFD0|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD1|qS , CONTROLLER00|PC0|CONT0|reg|FFD1|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD2|qS , CONTROLLER00|PC0|CONT0|reg|FFD2|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD3|qS , CONTROLLER00|PC0|CONT0|reg|FFD3|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|somador|H4|cout~0 , CONTROLLER00|PC0|CONT0|somador|H4|cout~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD4|qS , CONTROLLER00|PC0|CONT0|reg|FFD4|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD5|qS , CONTROLLER00|PC0|CONT0|reg|FFD5|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD6|qS , CONTROLLER00|PC0|CONT0|reg|FFD6|qS, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|somador|H7|cout~0 , CONTROLLER00|PC0|CONT0|somador|H7|cout~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0 , CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0, lab06, 1
instance = comp, \CONTROLLER00|PC0|CONT0|reg|FFD7|qS , CONTROLLER00|PC0|CONT0|reg|FFD7|qS, lab06, 1
instance = comp, \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 , INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD12|qS , CONTROLLER00|IR0|REGir|FFD12|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD15|qS , CONTROLLER00|IR0|REGir|FFD15|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD13|qS , CONTROLLER00|IR0|REGir|FFD13|qS, lab06, 1
instance = comp, \HEX004|Equal9~1 , HEX004|Equal9~1, lab06, 1
instance = comp, \DIVCLOCK|Add0~0 , DIVCLOCK|Add0~0, lab06, 1
instance = comp, \DIVCLOCK|cnt~9 , DIVCLOCK|cnt~9, lab06, 1
instance = comp, \DIVCLOCK|cnt[0] , DIVCLOCK|cnt[0], lab06, 1
instance = comp, \DIVCLOCK|Add0~2 , DIVCLOCK|Add0~2, lab06, 1
instance = comp, \DIVCLOCK|Add0~6 , DIVCLOCK|Add0~6, lab06, 1
instance = comp, \DIVCLOCK|cnt[3] , DIVCLOCK|cnt[3], lab06, 1
instance = comp, \DIVCLOCK|Add0~12 , DIVCLOCK|Add0~12, lab06, 1
instance = comp, \DIVCLOCK|cnt~5 , DIVCLOCK|cnt~5, lab06, 1
instance = comp, \DIVCLOCK|cnt[6] , DIVCLOCK|cnt[6], lab06, 1
instance = comp, \DIVCLOCK|Add0~14 , DIVCLOCK|Add0~14, lab06, 1
instance = comp, \DIVCLOCK|cnt[7] , DIVCLOCK|cnt[7], lab06, 1
instance = comp, \DIVCLOCK|Add0~16 , DIVCLOCK|Add0~16, lab06, 1
instance = comp, \DIVCLOCK|Add0~20 , DIVCLOCK|Add0~20, lab06, 1
instance = comp, \DIVCLOCK|cnt~7 , DIVCLOCK|cnt~7, lab06, 1
instance = comp, \DIVCLOCK|cnt[10] , DIVCLOCK|cnt[10], lab06, 1
instance = comp, \DIVCLOCK|Add0~22 , DIVCLOCK|Add0~22, lab06, 1
instance = comp, \DIVCLOCK|Add0~24 , DIVCLOCK|Add0~24, lab06, 1
instance = comp, \DIVCLOCK|cnt~10 , DIVCLOCK|cnt~10, lab06, 1
instance = comp, \DIVCLOCK|cnt[12] , DIVCLOCK|cnt[12], lab06, 1
instance = comp, \DIVCLOCK|Add0~26 , DIVCLOCK|Add0~26, lab06, 1
instance = comp, \DIVCLOCK|cnt~11 , DIVCLOCK|cnt~11, lab06, 1
instance = comp, \DIVCLOCK|cnt[13] , DIVCLOCK|cnt[13], lab06, 1
instance = comp, \DIVCLOCK|Equal0~3 , DIVCLOCK|Equal0~3, lab06, 1
instance = comp, \DIVCLOCK|cnt[1] , DIVCLOCK|cnt[1], lab06, 1
instance = comp, \DIVCLOCK|cnt~8 , DIVCLOCK|cnt~8, lab06, 1
instance = comp, \DIVCLOCK|cnt[11] , DIVCLOCK|cnt[11], lab06, 1
instance = comp, \DIVCLOCK|Equal0~2 , DIVCLOCK|Equal0~2, lab06, 1
instance = comp, \DIVCLOCK|cnt[8] , DIVCLOCK|cnt[8], lab06, 1
instance = comp, \DIVCLOCK|Equal0~0 , DIVCLOCK|Equal0~0, lab06, 1
instance = comp, \DIVCLOCK|Equal0~4 , DIVCLOCK|Equal0~4, lab06, 1
instance = comp, \DIVCLOCK|Add0~28 , DIVCLOCK|Add0~28, lab06, 1
instance = comp, \DIVCLOCK|cnt~12 , DIVCLOCK|cnt~12, lab06, 1
instance = comp, \DIVCLOCK|cnt[14] , DIVCLOCK|cnt[14], lab06, 1
instance = comp, \DIVCLOCK|Add0~34 , DIVCLOCK|Add0~34, lab06, 1
instance = comp, \DIVCLOCK|Add0~36 , DIVCLOCK|Add0~36, lab06, 1
instance = comp, \DIVCLOCK|Add0~38 , DIVCLOCK|Add0~38, lab06, 1
instance = comp, \DIVCLOCK|Add0~40 , DIVCLOCK|Add0~40, lab06, 1
instance = comp, \DIVCLOCK|Add0~42 , DIVCLOCK|Add0~42, lab06, 1
instance = comp, \DIVCLOCK|cnt[21] , DIVCLOCK|cnt[21], lab06, 1
instance = comp, \DIVCLOCK|Add0~44 , DIVCLOCK|Add0~44, lab06, 1
instance = comp, \DIVCLOCK|cnt~17 , DIVCLOCK|cnt~17, lab06, 1
instance = comp, \DIVCLOCK|cnt[22] , DIVCLOCK|cnt[22], lab06, 1
instance = comp, \DIVCLOCK|Add0~46 , DIVCLOCK|Add0~46, lab06, 1
instance = comp, \DIVCLOCK|cnt~18 , DIVCLOCK|cnt~18, lab06, 1
instance = comp, \DIVCLOCK|cnt[23] , DIVCLOCK|cnt[23], lab06, 1
instance = comp, \DIVCLOCK|cnt[20] , DIVCLOCK|cnt[20], lab06, 1
instance = comp, \DIVCLOCK|Equal0~6 , DIVCLOCK|Equal0~6, lab06, 1
instance = comp, \DIVCLOCK|cnt~16 , DIVCLOCK|cnt~16, lab06, 1
instance = comp, \DIVCLOCK|cnt[19] , DIVCLOCK|cnt[19], lab06, 1
instance = comp, \DIVCLOCK|cnt[17] , DIVCLOCK|cnt[17], lab06, 1
instance = comp, \DIVCLOCK|cnt~15 , DIVCLOCK|cnt~15, lab06, 1
instance = comp, \DIVCLOCK|cnt[18] , DIVCLOCK|cnt[18], lab06, 1
instance = comp, \DIVCLOCK|Equal0~5 , DIVCLOCK|Equal0~5, lab06, 1
instance = comp, \DIVCLOCK|ax~0 , DIVCLOCK|ax~0, lab06, 1
instance = comp, \DIVCLOCK|ax , DIVCLOCK|ax, lab06, 1
instance = comp, \DIVCLOCK|ax~clkctrl , DIVCLOCK|ax~clkctrl, lab06, 1
instance = comp, \~GND , ~GND, lab06, 1
instance = comp, \sw[0]~I , sw[0], lab06, 1
instance = comp, \sw[1]~I , sw[1], lab06, 1
instance = comp, \sw[2]~I , sw[2], lab06, 1
instance = comp, \sw[3]~I , sw[3], lab06, 1
instance = comp, \sw[4]~I , sw[4], lab06, 1
instance = comp, \sw[5]~I , sw[5], lab06, 1
instance = comp, \sw[6]~I , sw[6], lab06, 1
instance = comp, \sw[7]~I , sw[7], lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD0|qS~feeder , OPERATOR00|ULA000|REG0A|FFD0|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD14|qS , CONTROLLER00|IR0|REGir|FFD14|qS, lab06, 1
instance = comp, \HEX004|Equal9~0 , HEX004|Equal9~0, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD0|qS , OPERATOR00|ULA000|REG0A|FFD0|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD3|qS~feeder , CONTROLLER00|IR0|REGir|FFD3|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD3|qS , CONTROLLER00|IR0|REGir|FFD3|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD8|qS , CONTROLLER00|IR0|REGir|FFD8|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD10|qS , CONTROLLER00|IR0|REGir|FFD10|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD11|qS , CONTROLLER00|IR0|REGir|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD0|qS , OPERATOR00|BANCOREG0|REG015|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~3 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~3, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD0|qS , OPERATOR00|BANCOREG0|REG011|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~8 , OPERATOR00|ULA000|REG0B|z[0]~8, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD0|qS~feeder , CONTROLLER00|IR0|REGir|FFD0|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD0|qS , CONTROLLER00|IR0|REGir|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD0|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD0|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD9|qS , CONTROLLER00|IR0|REGir|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~5 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~5, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD0|qS , OPERATOR00|BANCOREG0|REG012|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD0|qS , OPERATOR00|BANCOREG0|REG004|FFD0|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD2|qS~feeder , CONTROLLER00|IR0|REGir|FFD2|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD2|qS , CONTROLLER00|IR0|REGir|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~5 , OPERATOR00|ULA000|REG0B|z[0]~5, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~2 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~2, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod~17 , OPERATOR00|BANCOREG0|DECODREG0|W_decod~17, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD0|qS , OPERATOR00|BANCOREG0|REG002|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~2 , OPERATOR00|ULA000|REG0B|z[0]~2, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~3 , OPERATOR00|ULA000|REG0B|z[0]~3, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~6 , OPERATOR00|ULA000|REG0B|z[0]~6, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[0]~9 , OPERATOR00|ULA000|REG0B|z[0]~9, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD0|qS , OPERATOR00|ULA000|REG0B|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|MUXSELECT|out0[0]~0 , OPERATOR00|MUXSELECT|out0[0]~0, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD0|qS~feeder , OPERATOR00|BANCOREG0|REG010|FFD0|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD0|qS , OPERATOR00|BANCOREG0|REG010|FFD0|qS, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_rd~0 , CONTROLLER00|RF_Rp_rd~0, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_rd~0clkctrl , CONTROLLER00|RF_Rp_rd~0clkctrl, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD7|qS , CONTROLLER00|IR0|REGir|FFD7|qS, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[3]~0 , CONTROLLER00|RF_Rp_addr[3]~0, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[3] , CONTROLLER00|RF_Rp_addr[3], lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD0|qS~feeder , OPERATOR00|BANCOREG0|REG003|FFD0|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~1 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~1, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD0|qS , OPERATOR00|BANCOREG0|REG003|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD0|qS~feeder , OPERATOR00|BANCOREG0|REG007|FFD0|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~12 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~12, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD0|qS , OPERATOR00|BANCOREG0|REG007|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~14 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~14, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD0|qS , OPERATOR00|BANCOREG0|REG006|FFD0|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD4|qS , CONTROLLER00|IR0|REGir|FFD4|qS, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[0]~1 , CONTROLLER00|RF_Rp_addr[0]~1, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[0] , CONTROLLER00|RF_Rp_addr[0], lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~8 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~8, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD0|qS , OPERATOR00|BANCOREG0|REG008|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD0|qS~feeder , OPERATOR00|BANCOREG0|REG001|FFD0|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~9 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~9, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD0|qS , OPERATOR00|BANCOREG0|REG001|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~10 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~10, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod~25 , OPERATOR00|BANCOREG0|DECODREG0|W_decod~25, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD0|qS , OPERATOR00|BANCOREG0|REG000|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD5|qS , CONTROLLER00|IR0|REGir|FFD5|qS, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[1]~2 , CONTROLLER00|RF_Rp_addr[1]~2, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[1] , CONTROLLER00|RF_Rp_addr[1], lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~7 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~7, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD0|qS , OPERATOR00|BANCOREG0|REG013|FFD0|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9 , OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD1|qS~feeder , CONTROLLER00|IR0|REGir|FFD1|qS~feeder, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD1|qS , CONTROLLER00|IR0|REGir|FFD1|qS, lab06, 1
instance = comp, \CONTROLLER00|IR0|REGir|FFD6|qS , CONTROLLER00|IR0|REGir|FFD6|qS, lab06, 1
instance = comp, \HEX004|Equal9~2 , HEX004|Equal9~2, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD2|qS , OPERATOR00|BANCOREG0|REG007|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD2|qS , OPERATOR00|BANCOREG0|REG005|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD2|qS~feeder , OPERATOR00|BANCOREG0|REG004|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD2|qS , OPERATOR00|BANCOREG0|REG004|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~20 , OPERATOR00|ULA000|REG0B|z[2]~20, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~21 , OPERATOR00|ULA000|REG0B|z[2]~21, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD2|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD2|qS , OPERATOR00|BANCOREG0|REG013|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~28 , OPERATOR00|ULA000|REG0B|z[2]~28, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD2|qS , OPERATOR00|BANCOREG0|REG003|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD2|qS , OPERATOR00|BANCOREG0|REG002|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD2|qS~feeder , OPERATOR00|BANCOREG0|REG001|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD2|qS , OPERATOR00|BANCOREG0|REG001|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD2|qS , OPERATOR00|BANCOREG0|REG000|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~24 , OPERATOR00|ULA000|REG0B|z[2]~24, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~25 , OPERATOR00|ULA000|REG0B|z[2]~25, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD2|qS , OPERATOR00|BANCOREG0|REG008|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD2|qS~feeder , OPERATOR00|BANCOREG0|REG010|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD2|qS , OPERATOR00|BANCOREG0|REG010|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~22 , OPERATOR00|ULA000|REG0B|z[2]~22, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~11 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~11, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD2|qS , OPERATOR00|BANCOREG0|REG009|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~23 , OPERATOR00|ULA000|REG0B|z[2]~23, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~26 , OPERATOR00|ULA000|REG0B|z[2]~26, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[2]~29 , OPERATOR00|ULA000|REG0B|z[2]~29, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD2|qS , OPERATOR00|ULA000|REG0B|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H1|s~0 , OPERATOR00|ULA000|SOM0000|H1|s~0, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|Equal15~13 , OPERATOR00|BANCOREG0|DECODREG0|Equal15~13, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28 , OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD1|qS , OPERATOR00|BANCOREG0|REG014|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD1|qS~feeder , OPERATOR00|BANCOREG0|REG010|FFD1|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD1|qS , OPERATOR00|BANCOREG0|REG010|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~10 , OPERATOR00|ULA000|REG0B|z[1]~10, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~11 , OPERATOR00|ULA000|REG0B|z[1]~11, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD1|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD1|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD1|qS , OPERATOR00|BANCOREG0|REG013|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD1|qS , OPERATOR00|BANCOREG0|REG009|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD1|qS , OPERATOR00|BANCOREG0|REG001|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~12 , OPERATOR00|ULA000|REG0B|z[1]~12, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~13 , OPERATOR00|ULA000|REG0B|z[1]~13, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~16 , OPERATOR00|ULA000|REG0B|z[1]~16, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[1]~19 , OPERATOR00|ULA000|REG0B|z[1]~19, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD1|qS , OPERATOR00|ULA000|REG0B|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~1 , OPERATOR00|ULA000|SOM0000|H2|s~1, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~5 , OPERATOR00|ULA000|SOM0000|H2|s~5, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD4|qS , OPERATOR00|BANCOREG0|REG012|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD4|qS , OPERATOR00|BANCOREG0|REG013|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~47 , OPERATOR00|ULA000|REG0B|z[4]~47, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD4|qS , OPERATOR00|BANCOREG0|REG014|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~48 , OPERATOR00|ULA000|REG0B|z[4]~48, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG010|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD4|qS , OPERATOR00|BANCOREG0|REG010|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG009|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD4|qS , OPERATOR00|BANCOREG0|REG009|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD4|qS , OPERATOR00|BANCOREG0|REG008|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~40 , OPERATOR00|ULA000|REG0B|z[4]~40, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~41 , OPERATOR00|ULA000|REG0B|z[4]~41, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG005|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD4|qS , OPERATOR00|BANCOREG0|REG005|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG004|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD4|qS , OPERATOR00|BANCOREG0|REG004|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD4|qS , OPERATOR00|BANCOREG0|REG006|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~42 , OPERATOR00|ULA000|REG0B|z[4]~42, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~43 , OPERATOR00|ULA000|REG0B|z[4]~43, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~46 , OPERATOR00|ULA000|REG0B|z[4]~46, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[4]~49 , OPERATOR00|ULA000|REG0B|z[4]~49, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD4|qS , OPERATOR00|ULA000|REG0B|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG006|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD3|qS , OPERATOR00|BANCOREG0|REG006|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD3|qS , OPERATOR00|BANCOREG0|REG014|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD3|qS , OPERATOR00|BANCOREG0|REG002|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD3|qS , OPERATOR00|BANCOREG0|REG010|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~30 , OPERATOR00|ULA000|REG0B|z[3]~30, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~31 , OPERATOR00|ULA000|REG0B|z[3]~31, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD3|qS , OPERATOR00|BANCOREG0|REG007|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD3|qS , OPERATOR00|BANCOREG0|REG015|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~38 , OPERATOR00|ULA000|REG0B|z[3]~38, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD3|qS , OPERATOR00|BANCOREG0|REG012|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD3|qS , OPERATOR00|BANCOREG0|REG008|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD3|qS , OPERATOR00|BANCOREG0|REG000|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD3|qS , OPERATOR00|BANCOREG0|REG004|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~34 , OPERATOR00|ULA000|REG0B|z[3]~34, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~35 , OPERATOR00|ULA000|REG0B|z[3]~35, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD3|qS , OPERATOR00|BANCOREG0|REG013|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD3|qS~feeder , OPERATOR00|BANCOREG0|REG009|FFD3|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD3|qS , OPERATOR00|BANCOREG0|REG009|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~33 , OPERATOR00|ULA000|REG0B|z[3]~33, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~36 , OPERATOR00|ULA000|REG0B|z[3]~36, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[3]~39 , OPERATOR00|ULA000|REG0B|z[3]~39, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD3|qS , OPERATOR00|ULA000|REG0B|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~11 , OPERATOR00|ULA000|SOM0000|H2|s~11, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~13 , OPERATOR00|ULA000|SOM0000|H2|s~13, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD4|qS , OPERATOR00|BANCOREG0|REG007|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD4|qS , OPERATOR00|BANCOREG0|REG000|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD4|qS~feeder , OPERATOR00|BANCOREG0|REG001|FFD4|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD4|qS , OPERATOR00|BANCOREG0|REG001|FFD4|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49 , OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD6|qS , OPERATOR00|ULA000|REG0A|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD5|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD5|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD5|qS , OPERATOR00|BANCOREG0|REG013|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD5|qS , OPERATOR00|BANCOREG0|REG001|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~50 , OPERATOR00|ULA000|REG0B|z[5]~50, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD5|qS~feeder , OPERATOR00|BANCOREG0|REG005|FFD5|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD5|qS , OPERATOR00|BANCOREG0|REG005|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~51 , OPERATOR00|ULA000|REG0B|z[5]~51, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD5|qS , OPERATOR00|BANCOREG0|REG011|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD5|qS , OPERATOR00|BANCOREG0|REG007|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD5|qS , OPERATOR00|BANCOREG0|REG003|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~57 , OPERATOR00|ULA000|REG0B|z[5]~57, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~58 , OPERATOR00|ULA000|REG0B|z[5]~58, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD5|qS , OPERATOR00|BANCOREG0|REG010|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD5|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD5|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD5|qS , OPERATOR00|BANCOREG0|REG014|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~53 , OPERATOR00|ULA000|REG0B|z[5]~53, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD5|qS~feeder , OPERATOR00|BANCOREG0|REG004|FFD5|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD5|qS , OPERATOR00|BANCOREG0|REG004|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD5|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD5|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD5|qS , OPERATOR00|BANCOREG0|REG012|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~55 , OPERATOR00|ULA000|REG0B|z[5]~55, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~56 , OPERATOR00|ULA000|REG0B|z[5]~56, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[5]~59 , OPERATOR00|ULA000|REG0B|z[5]~59, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD5|qS , OPERATOR00|ULA000|REG0B|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~17 , OPERATOR00|ULA000|SOM0000|H2|s~17, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[2]~3 , CONTROLLER00|RF_Rp_addr[2]~3, lab06, 1
instance = comp, \CONTROLLER00|RF_Rp_addr[2] , CONTROLLER00|RF_Rp_addr[2], lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD7|qS , OPERATOR00|ULA000|REG0A|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~20 , OPERATOR00|ULA000|SOM0000|H2|s~20, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD9|qS~feeder , OPERATOR00|ULA000|REG0A|FFD9|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD9|qS , OPERATOR00|ULA000|REG0A|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD8|qS , OPERATOR00|ULA000|REG0A|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~26 , OPERATOR00|ULA000|SOM0000|H2|s~26, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD10|qS~feeder , OPERATOR00|ULA000|REG0A|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD10|qS , OPERATOR00|ULA000|REG0A|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~29 , OPERATOR00|ULA000|SOM0000|H2|s~29, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD11|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD11|qS , OPERATOR00|BANCOREG0|REG014|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD11|qS~feeder , OPERATOR00|BANCOREG0|REG006|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD11|qS , OPERATOR00|BANCOREG0|REG006|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~111 , OPERATOR00|ULA000|REG0B|z[11]~111, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD11|qS~feeder , OPERATOR00|BANCOREG0|REG009|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD11|qS , OPERATOR00|BANCOREG0|REG009|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD11|qS , OPERATOR00|BANCOREG0|REG005|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~112 , OPERATOR00|ULA000|REG0B|z[11]~112, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~113 , OPERATOR00|ULA000|REG0B|z[11]~113, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD11|qS , OPERATOR00|BANCOREG0|REG008|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD11|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD11|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD11|qS , OPERATOR00|BANCOREG0|REG012|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~115 , OPERATOR00|ULA000|REG0B|z[11]~115, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~116 , OPERATOR00|ULA000|REG0B|z[11]~116, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[11]~119 , OPERATOR00|ULA000|REG0B|z[11]~119, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD11|qS , OPERATOR00|ULA000|REG0B|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~32 , OPERATOR00|ULA000|SOM0000|H2|s~32, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD12|qS~feeder , OPERATOR00|ULA000|REG0A|FFD12|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD12|qS , OPERATOR00|ULA000|REG0A|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~35 , OPERATOR00|ULA000|SOM0000|H2|s~35, lab06, 1
instance = comp, \DADOS|altsyncram_component|auto_generated|ram_block1a0 , DADOS|altsyncram_component|auto_generated|ram_block1a0, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD15|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD15|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD15|qS , OPERATOR00|BANCOREG0|REG014|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD15|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD15|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD15|qS , OPERATOR00|BANCOREG0|REG013|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD15|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD15|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD15|qS , OPERATOR00|BANCOREG0|REG012|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~157 , OPERATOR00|ULA000|REG0B|z[15]~157, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~158 , OPERATOR00|ULA000|REG0B|z[15]~158, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD15|qS , OPERATOR00|BANCOREG0|REG001|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD15|qS , OPERATOR00|BANCOREG0|REG000|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~154 , OPERATOR00|ULA000|REG0B|z[15]~154, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~155 , OPERATOR00|ULA000|REG0B|z[15]~155, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~156 , OPERATOR00|ULA000|REG0B|z[15]~156, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[15]~159 , OPERATOR00|ULA000|REG0B|z[15]~159, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD15|qS , OPERATOR00|ULA000|REG0B|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~147 , OPERATOR00|ULA000|REG0B|z[14]~147, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD14|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD14|qS , OPERATOR00|BANCOREG0|REG015|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~148 , OPERATOR00|ULA000|REG0B|z[14]~148, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD14|qS , OPERATOR00|BANCOREG0|REG005|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~140 , OPERATOR00|ULA000|REG0B|z[14]~140, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD14|qS~feeder , OPERATOR00|BANCOREG0|REG007|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD14|qS , OPERATOR00|BANCOREG0|REG007|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~141 , OPERATOR00|ULA000|REG0B|z[14]~141, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD14|qS , OPERATOR00|BANCOREG0|REG011|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD14|qS , OPERATOR00|BANCOREG0|REG009|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD14|qS~feeder , OPERATOR00|BANCOREG0|REG010|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD14|qS , OPERATOR00|BANCOREG0|REG010|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~142 , OPERATOR00|ULA000|REG0B|z[14]~142, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~143 , OPERATOR00|ULA000|REG0B|z[14]~143, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD14|qS , OPERATOR00|BANCOREG0|REG002|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD14|qS , OPERATOR00|BANCOREG0|REG003|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~145 , OPERATOR00|ULA000|REG0B|z[14]~145, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~146 , OPERATOR00|ULA000|REG0B|z[14]~146, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|z[14]~149 , OPERATOR00|ULA000|REG0B|z[14]~149, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0B|FFD14|qS , OPERATOR00|ULA000|REG0B|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|REG0A|FFD13|qS , OPERATOR00|ULA000|REG0A|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~38 , OPERATOR00|ULA000|SOM0000|H2|s~38, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~41 , OPERATOR00|ULA000|SOM0000|H2|s~41, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~44 , OPERATOR00|ULA000|SOM0000|H2|s~44, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~46 , OPERATOR00|ULA000|SOM0000|H2|s~46, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD15|qS , OPERATOR00|BANCOREG0|REG015|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD15|qS , OPERATOR00|BANCOREG0|REG011|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD15|qS , OPERATOR00|BANCOREG0|REG009|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD15|qS , OPERATOR00|BANCOREG0|REG002|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD15|qS , OPERATOR00|BANCOREG0|REG010|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD15|qS , OPERATOR00|BANCOREG0|REG008|FFD15|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159 , OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~43 , OPERATOR00|ULA000|SOM0000|H2|s~43, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD14|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD14|qS , OPERATOR00|BANCOREG0|REG012|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD14|qS , OPERATOR00|BANCOREG0|REG004|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD14|qS , OPERATOR00|BANCOREG0|REG001|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD14|qS~feeder , OPERATOR00|BANCOREG0|REG008|FFD14|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD14|qS , OPERATOR00|BANCOREG0|REG008|FFD14|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149 , OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~40 , OPERATOR00|ULA000|SOM0000|H2|s~40, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD13|qS , OPERATOR00|BANCOREG0|REG014|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD13|qS , OPERATOR00|BANCOREG0|REG010|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD13|qS , OPERATOR00|BANCOREG0|REG008|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD13|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD13|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD13|qS , OPERATOR00|BANCOREG0|REG015|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD13|qS , OPERATOR00|BANCOREG0|REG011|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD13|qS , OPERATOR00|BANCOREG0|REG009|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD13|qS~feeder , OPERATOR00|BANCOREG0|REG013|FFD13|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD13|qS , OPERATOR00|BANCOREG0|REG013|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD13|qS~feeder , OPERATOR00|BANCOREG0|REG006|FFD13|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD13|qS , OPERATOR00|BANCOREG0|REG006|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD13|qS , OPERATOR00|BANCOREG0|REG000|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD13|qS , OPERATOR00|BANCOREG0|REG003|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD13|qS , OPERATOR00|BANCOREG0|REG007|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD13|qS , OPERATOR00|BANCOREG0|REG001|FFD13|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139 , OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~37 , OPERATOR00|ULA000|SOM0000|H2|s~37, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD12|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD12|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD12|qS , OPERATOR00|BANCOREG0|REG015|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD12|qS , OPERATOR00|BANCOREG0|REG007|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD12|qS , OPERATOR00|BANCOREG0|REG014|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD12|qS , OPERATOR00|BANCOREG0|REG006|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD12|qS , OPERATOR00|BANCOREG0|REG010|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD12|qS , OPERATOR00|BANCOREG0|REG002|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD12|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD12|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD12|qS , OPERATOR00|BANCOREG0|REG011|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD12|qS , OPERATOR00|BANCOREG0|REG008|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD12|qS , OPERATOR00|BANCOREG0|REG001|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD12|qS , OPERATOR00|BANCOREG0|REG000|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD12|qS , OPERATOR00|BANCOREG0|REG005|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD12|qS , OPERATOR00|BANCOREG0|REG012|FFD12|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129 , OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~34 , OPERATOR00|ULA000|SOM0000|H2|s~34, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD11|qS , OPERATOR00|BANCOREG0|REG007|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD11|qS , OPERATOR00|BANCOREG0|REG001|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD11|qS , OPERATOR00|BANCOREG0|REG002|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD11|qS , OPERATOR00|BANCOREG0|REG000|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD11|qS , OPERATOR00|BANCOREG0|REG010|FFD11|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119 , OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~31 , OPERATOR00|ULA000|SOM0000|H2|s~31, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD10|qS , OPERATOR00|BANCOREG0|REG004|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD10|qS , OPERATOR00|BANCOREG0|REG012|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD10|qS , OPERATOR00|BANCOREG0|REG001|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD10|qS , OPERATOR00|BANCOREG0|REG000|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD10|qS , OPERATOR00|BANCOREG0|REG011|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD10|qS , OPERATOR00|BANCOREG0|REG002|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD10|qS~feeder , OPERATOR00|BANCOREG0|REG003|FFD10|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD10|qS , OPERATOR00|BANCOREG0|REG003|FFD10|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109 , OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~28 , OPERATOR00|ULA000|SOM0000|H2|s~28, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD9|qS , OPERATOR00|BANCOREG0|REG014|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD9|qS , OPERATOR00|BANCOREG0|REG012|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD9|qS , OPERATOR00|BANCOREG0|REG009|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG013|FFD9|qS , OPERATOR00|BANCOREG0|REG013|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD9|qS , OPERATOR00|BANCOREG0|REG011|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD9|qS~feeder , OPERATOR00|BANCOREG0|REG004|FFD9|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD9|qS , OPERATOR00|BANCOREG0|REG004|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD9|qS~feeder , OPERATOR00|BANCOREG0|REG002|FFD9|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD9|qS , OPERATOR00|BANCOREG0|REG002|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD9|qS , OPERATOR00|BANCOREG0|REG007|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD9|qS , OPERATOR00|BANCOREG0|REG003|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD9|qS , OPERATOR00|BANCOREG0|REG001|FFD9|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99 , OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~25 , OPERATOR00|ULA000|SOM0000|H2|s~25, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD8|qS~feeder , OPERATOR00|BANCOREG0|REG007|FFD8|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD8|qS , OPERATOR00|BANCOREG0|REG007|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD8|qS , OPERATOR00|BANCOREG0|REG006|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD8|qS , OPERATOR00|BANCOREG0|REG010|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD8|qS , OPERATOR00|BANCOREG0|REG002|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD8|qS , OPERATOR00|BANCOREG0|REG008|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD8|qS , OPERATOR00|BANCOREG0|REG009|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD8|qS , OPERATOR00|BANCOREG0|REG000|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD8|qS , OPERATOR00|BANCOREG0|REG001|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD8|qS , OPERATOR00|BANCOREG0|REG005|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD8|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD8|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD8|qS , OPERATOR00|BANCOREG0|REG012|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD8|qS , OPERATOR00|BANCOREG0|REG004|FFD8|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89 , OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~22 , OPERATOR00|ULA000|SOM0000|H2|s~22, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD7|qS , OPERATOR00|BANCOREG0|REG007|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD7|qS , OPERATOR00|BANCOREG0|REG001|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD7|qS , OPERATOR00|BANCOREG0|REG003|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD7|qS~feeder , OPERATOR00|BANCOREG0|REG014|FFD7|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG014|FFD7|qS , OPERATOR00|BANCOREG0|REG014|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD7|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD7|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD7|qS , OPERATOR00|BANCOREG0|REG012|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD7|qS , OPERATOR00|BANCOREG0|REG008|FFD7|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79 , OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~19 , OPERATOR00|ULA000|SOM0000|H2|s~19, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD6|qS , OPERATOR00|BANCOREG0|REG012|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG004|FFD6|qS , OPERATOR00|BANCOREG0|REG004|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD6|qS , OPERATOR00|BANCOREG0|REG015|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD6|qS , OPERATOR00|BANCOREG0|REG006|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD6|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD6|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD6|qS , OPERATOR00|BANCOREG0|REG011|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG010|FFD6|qS , OPERATOR00|BANCOREG0|REG010|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG002|FFD6|qS , OPERATOR00|BANCOREG0|REG002|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD6|qS~feeder , OPERATOR00|BANCOREG0|REG009|FFD6|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD6|qS , OPERATOR00|BANCOREG0|REG009|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD6|qS , OPERATOR00|BANCOREG0|REG000|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG008|FFD6|qS , OPERATOR00|BANCOREG0|REG008|FFD6|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69 , OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~16 , OPERATOR00|ULA000|SOM0000|H2|s~16, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD5|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD5|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD5|qS , OPERATOR00|BANCOREG0|REG015|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG009|FFD5|qS , OPERATOR00|BANCOREG0|REG009|FFD5|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59 , OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~10 , OPERATOR00|ULA000|SOM0000|H2|s~10, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG005|FFD3|qS , OPERATOR00|BANCOREG0|REG005|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG001|FFD3|qS , OPERATOR00|BANCOREG0|REG001|FFD3|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39 , OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~7 , OPERATOR00|ULA000|SOM0000|H2|s~7, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD2|qS~feeder , OPERATOR00|BANCOREG0|REG015|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD2|qS , OPERATOR00|BANCOREG0|REG015|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD2|qS , OPERATOR00|BANCOREG0|REG006|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD2|qS~feeder , OPERATOR00|BANCOREG0|REG012|FFD2|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG012|FFD2|qS , OPERATOR00|BANCOREG0|REG012|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD2|qS , OPERATOR00|BANCOREG0|REG011|FFD2|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29 , OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29, lab06, 1
instance = comp, \OPERATOR00|ULA000|SOM0000|H2|s~4 , OPERATOR00|ULA000|SOM0000|H2|s~4, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG015|FFD1|qS , OPERATOR00|BANCOREG0|REG015|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD1|qS~feeder , OPERATOR00|BANCOREG0|REG011|FFD1|qS~feeder, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG011|FFD1|qS , OPERATOR00|BANCOREG0|REG011|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG006|FFD1|qS , OPERATOR00|BANCOREG0|REG006|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG000|FFD1|qS , OPERATOR00|BANCOREG0|REG000|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG007|FFD1|qS , OPERATOR00|BANCOREG0|REG007|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|REG003|FFD1|qS , OPERATOR00|BANCOREG0|REG003|FFD1|qS, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16, lab06, 1
instance = comp, \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19 , OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19, lab06, 1
instance = comp, \sw17~I , sw17, lab06, 1
instance = comp, \BCD4CON|aux_bin~2 , BCD4CON|aux_bin~2, lab06, 1
instance = comp, \BCD4CON|aux_bin~0 , BCD4CON|aux_bin~0, lab06, 1
instance = comp, \BCD4CON|aux_bin~5 , BCD4CON|aux_bin~5, lab06, 1
instance = comp, \BCD4CON|aux_bin~3 , BCD4CON|aux_bin~3, lab06, 1
instance = comp, \BCD4CON|aux_bin~6 , BCD4CON|aux_bin~6, lab06, 1
instance = comp, \BCD4CON|aux_bin~7 , BCD4CON|aux_bin~7, lab06, 1
instance = comp, \BCD4CON|aux_bin~10 , BCD4CON|aux_bin~10, lab06, 1
instance = comp, \BCD4CON|aux_bin~9 , BCD4CON|aux_bin~9, lab06, 1
instance = comp, \BCD4CON|aux_bin~14 , BCD4CON|aux_bin~14, lab06, 1
instance = comp, \BCD4CON|aux_bin~12 , BCD4CON|aux_bin~12, lab06, 1
instance = comp, \BCD4CON|aux_bin~17 , BCD4CON|aux_bin~17, lab06, 1
instance = comp, \BCD4CON|aux_bin~16 , BCD4CON|aux_bin~16, lab06, 1
instance = comp, \BCD4CON|aux_bin~15 , BCD4CON|aux_bin~15, lab06, 1
instance = comp, \BCD4CON|aux_bin~20 , BCD4CON|aux_bin~20, lab06, 1
instance = comp, \BCD4CON|aux_bin~19 , BCD4CON|aux_bin~19, lab06, 1
instance = comp, \BCD4CON|aux_bin~23 , BCD4CON|aux_bin~23, lab06, 1
instance = comp, \BCD4CON|aux_bin~21 , BCD4CON|aux_bin~21, lab06, 1
instance = comp, \BCD4CON|aux_bin~26 , BCD4CON|aux_bin~26, lab06, 1
instance = comp, \BCD4CON|aux_bin~24 , BCD4CON|aux_bin~24, lab06, 1
instance = comp, \BCD4CON|aux_bin~29 , BCD4CON|aux_bin~29, lab06, 1
instance = comp, \BCD4CON|aux_bin~28 , BCD4CON|aux_bin~28, lab06, 1
instance = comp, \BCD4CON|bcd[1]~1 , BCD4CON|bcd[1]~1, lab06, 1
instance = comp, \BCD4CON|bcd[3]~2 , BCD4CON|bcd[3]~2, lab06, 1
instance = comp, \BCD4CON|bcd[2]~0 , BCD4CON|bcd[2]~0, lab06, 1
instance = comp, \HEX000|outt[0]~8 , HEX000|outt[0]~8, lab06, 1
instance = comp, \BCD4CON|aux_bin~27 , BCD4CON|aux_bin~27, lab06, 1
instance = comp, \HEX000|outt[1]~81 , HEX000|outt[1]~81, lab06, 1
instance = comp, \HEX000|outt[1]~82 , HEX000|outt[1]~82, lab06, 1
instance = comp, \HEX000|outt[2]~9 , HEX000|outt[2]~9, lab06, 1
instance = comp, \HEX000|outt[3]~11 , HEX000|outt[3]~11, lab06, 1
instance = comp, \HEX000|outt[3]~13 , HEX000|outt[3]~13, lab06, 1
instance = comp, \HEX000|outt[3]~12 , HEX000|outt[3]~12, lab06, 1
instance = comp, \HEX000|outt[3]~14 , HEX000|outt[3]~14, lab06, 1
instance = comp, \BCD4CON|aux_bin~18 , BCD4CON|aux_bin~18, lab06, 1
instance = comp, \HEX000|outt[4]~20 , HEX000|outt[4]~20, lab06, 1
instance = comp, \HEX000|outt[4]~21 , HEX000|outt[4]~21, lab06, 1
instance = comp, \HEX000|outt[4]~22 , HEX000|outt[4]~22, lab06, 1
instance = comp, \HEX000|outt[4]~19 , HEX000|outt[4]~19, lab06, 1
instance = comp, \HEX000|outt[4]~24 , HEX000|outt[4]~24, lab06, 1
instance = comp, \HEX000|outt[4]~25 , HEX000|outt[4]~25, lab06, 1
instance = comp, \HEX000|outt[6]~42 , HEX000|outt[6]~42, lab06, 1
instance = comp, \HEX000|outt[6]~43 , HEX000|outt[6]~43, lab06, 1
instance = comp, \HEX000|outt[6]~44 , HEX000|outt[6]~44, lab06, 1
instance = comp, \HEX000|outt[4]~15 , HEX000|outt[4]~15, lab06, 1
instance = comp, \HEX000|outt[4]~77 , HEX000|outt[4]~77, lab06, 1
instance = comp, \HEX000|outt[4]~78 , HEX000|outt[4]~78, lab06, 1
instance = comp, \HEX000|outt[4]~18 , HEX000|outt[4]~18, lab06, 1
instance = comp, \HEX000|outt[4]~45 , HEX000|outt[4]~45, lab06, 1
instance = comp, \HEX000|outt[5]~46 , HEX000|outt[5]~46, lab06, 1
instance = comp, \HEX000|outt[6]~31 , HEX000|outt[6]~31, lab06, 1
instance = comp, \HEX000|outt[6]~48 , HEX000|outt[6]~48, lab06, 1
instance = comp, \HEX000|outt[6]~73 , HEX000|outt[6]~73, lab06, 1
instance = comp, \HEX000|outt[6]~49 , HEX000|outt[6]~49, lab06, 1
instance = comp, \HEX000|outt[6]~50 , HEX000|outt[6]~50, lab06, 1
instance = comp, \HEX000|outt[6]~51 , HEX000|outt[6]~51, lab06, 1
instance = comp, \HEX000|outt[6]~55 , HEX000|outt[6]~55, lab06, 1
instance = comp, \HEX000|outt[6]~27 , HEX000|outt[6]~27, lab06, 1
instance = comp, \HEX000|outt[6]~57 , HEX000|outt[6]~57, lab06, 1
instance = comp, \HEX000|outt[6]~58 , HEX000|outt[6]~58, lab06, 1
instance = comp, \HEX000|outt[6]~59 , HEX000|outt[6]~59, lab06, 1
instance = comp, \HEX000|outt[6]~68 , HEX000|outt[6]~68, lab06, 1
instance = comp, \HEX000|outt[6]~66 , HEX000|outt[6]~66, lab06, 1
instance = comp, \HEX000|outt[6]~67 , HEX000|outt[6]~67, lab06, 1
instance = comp, \HEX000|outt[6]~69 , HEX000|outt[6]~69, lab06, 1
instance = comp, \HEX000|outt[6]~70 , HEX000|outt[6]~70, lab06, 1
instance = comp, \HEX000|outt[6]~71 , HEX000|outt[6]~71, lab06, 1
instance = comp, \BCD4CON|bcd[4]~4 , BCD4CON|bcd[4]~4, lab06, 1
instance = comp, \BCD4CON|aux_bin~56 , BCD4CON|aux_bin~56, lab06, 1
instance = comp, \BCD4CON|aux_bin~44 , BCD4CON|aux_bin~44, lab06, 1
instance = comp, \BCD4CON|aux_bin~32 , BCD4CON|aux_bin~32, lab06, 1
instance = comp, \BCD4CON|aux_bin~31 , BCD4CON|aux_bin~31, lab06, 1
instance = comp, \BCD4CON|aux_bin~34 , BCD4CON|aux_bin~34, lab06, 1
instance = comp, \BCD4CON|aux_bin~35 , BCD4CON|aux_bin~35, lab06, 1
instance = comp, \BCD4CON|aux_bin~36 , BCD4CON|aux_bin~36, lab06, 1
instance = comp, \BCD4CON|aux_bin~39 , BCD4CON|aux_bin~39, lab06, 1
instance = comp, \BCD4CON|aux_bin~38 , BCD4CON|aux_bin~38, lab06, 1
instance = comp, \BCD4CON|aux_bin~37 , BCD4CON|aux_bin~37, lab06, 1
instance = comp, \BCD4CON|aux_bin~42 , BCD4CON|aux_bin~42, lab06, 1
instance = comp, \BCD4CON|aux_bin~41 , BCD4CON|aux_bin~41, lab06, 1
instance = comp, \BCD4CON|aux_bin~46 , BCD4CON|aux_bin~46, lab06, 1
instance = comp, \BCD4CON|aux_bin~48 , BCD4CON|aux_bin~48, lab06, 1
instance = comp, \BCD4CON|aux_bin~47 , BCD4CON|aux_bin~47, lab06, 1
instance = comp, \BCD4CON|aux_bin~50 , BCD4CON|aux_bin~50, lab06, 1
instance = comp, \BCD4CON|aux_bin~52 , BCD4CON|aux_bin~52, lab06, 1
instance = comp, \BCD4CON|aux_bin~49 , BCD4CON|aux_bin~49, lab06, 1
instance = comp, \BCD4CON|aux_bin~54 , BCD4CON|aux_bin~54, lab06, 1
instance = comp, \BCD4CON|aux_bin~55 , BCD4CON|aux_bin~55, lab06, 1
instance = comp, \BCD4CON|aux_bin~59 , BCD4CON|aux_bin~59, lab06, 1
instance = comp, \BCD4CON|aux_bin~60 , BCD4CON|aux_bin~60, lab06, 1
instance = comp, \BCD4CON|aux_bin~57 , BCD4CON|aux_bin~57, lab06, 1
instance = comp, \BCD4CON|bcd[5]~3 , BCD4CON|bcd[5]~3, lab06, 1
instance = comp, \BCD4CON|bcd[7]~6 , BCD4CON|bcd[7]~6, lab06, 1
instance = comp, \BCD4CON|bcd[6]~5 , BCD4CON|bcd[6]~5, lab06, 1
instance = comp, \HEX001|outt[0]~0 , HEX001|outt[0]~0, lab06, 1
instance = comp, \BCD4CON|aux_bin~58 , BCD4CON|aux_bin~58, lab06, 1
instance = comp, \HEX001|outt[1]~71 , HEX001|outt[1]~71, lab06, 1
instance = comp, \HEX001|outt[1]~72 , HEX001|outt[1]~72, lab06, 1
instance = comp, \HEX001|outt[2]~1 , HEX001|outt[2]~1, lab06, 1
instance = comp, \HEX001|outt[3]~4 , HEX001|outt[3]~4, lab06, 1
instance = comp, \HEX001|outt[3]~2 , HEX001|outt[3]~2, lab06, 1
instance = comp, \HEX001|outt[3]~3 , HEX001|outt[3]~3, lab06, 1
instance = comp, \HEX001|outt[3]~5 , HEX001|outt[3]~5, lab06, 1
instance = comp, \BCD4CON|aux_bin~45 , BCD4CON|aux_bin~45, lab06, 1
instance = comp, \HEX001|outt[4]~12 , HEX001|outt[4]~12, lab06, 1
instance = comp, \HEX001|outt[4]~13 , HEX001|outt[4]~13, lab06, 1
instance = comp, \HEX001|outt[4]~7 , HEX001|outt[4]~7, lab06, 1
instance = comp, \HEX001|outt[4]~8 , HEX001|outt[4]~8, lab06, 1
instance = comp, \HEX001|outt[4]~14 , HEX001|outt[4]~14, lab06, 1
instance = comp, \HEX001|outt[4]~21 , HEX001|outt[4]~21, lab06, 1
instance = comp, \HEX001|outt[4]~17 , HEX001|outt[4]~17, lab06, 1
instance = comp, \HEX001|outt[6]~69 , HEX001|outt[6]~69, lab06, 1
instance = comp, \HEX001|outt[6]~33 , HEX001|outt[6]~33, lab06, 1
instance = comp, \HEX001|outt[6]~70 , HEX001|outt[6]~70, lab06, 1
instance = comp, \HEX001|outt[6]~28 , HEX001|outt[6]~28, lab06, 1
instance = comp, \HEX001|outt[6]~31 , HEX001|outt[6]~31, lab06, 1
instance = comp, \HEX001|outt[6]~32 , HEX001|outt[6]~32, lab06, 1
instance = comp, \HEX001|outt[6]~22 , HEX001|outt[6]~22, lab06, 1
instance = comp, \HEX001|outt[6]~23 , HEX001|outt[6]~23, lab06, 1
instance = comp, \HEX001|outt[6]~25 , HEX001|outt[6]~25, lab06, 1
instance = comp, \HEX001|outt[6]~27 , HEX001|outt[6]~27, lab06, 1
instance = comp, \HEX001|outt[6]~67 , HEX001|outt[6]~67, lab06, 1
instance = comp, \HEX001|outt[6]~68 , HEX001|outt[6]~68, lab06, 1
instance = comp, \HEX001|outt[4]~6 , HEX001|outt[4]~6, lab06, 1
instance = comp, \HEX001|outt[4]~34 , HEX001|outt[4]~34, lab06, 1
instance = comp, \HEX001|outt[5]~35 , HEX001|outt[5]~35, lab06, 1
instance = comp, \HEX001|outt[6]~65 , HEX001|outt[6]~65, lab06, 1
instance = comp, \HEX001|outt[6]~66 , HEX001|outt[6]~66, lab06, 1
instance = comp, \HEX001|outt[6]~38 , HEX001|outt[6]~38, lab06, 1
instance = comp, \HEX001|outt[6]~36 , HEX001|outt[6]~36, lab06, 1
instance = comp, \HEX001|outt[6]~37 , HEX001|outt[6]~37, lab06, 1
instance = comp, \HEX001|outt[6]~39 , HEX001|outt[6]~39, lab06, 1
instance = comp, \HEX001|outt[6]~41 , HEX001|outt[6]~41, lab06, 1
instance = comp, \HEX001|outt[6]~42 , HEX001|outt[6]~42, lab06, 1
instance = comp, \HEX001|outt[6]~49 , HEX001|outt[6]~49, lab06, 1
instance = comp, \HEX001|outt[6]~53 , HEX001|outt[6]~53, lab06, 1
instance = comp, \HEX001|outt[6]~55 , HEX001|outt[6]~55, lab06, 1
instance = comp, \HEX001|outt[6]~56 , HEX001|outt[6]~56, lab06, 1
instance = comp, \HEX001|outt[6]~57 , HEX001|outt[6]~57, lab06, 1
instance = comp, \HEX001|outt[6]~63 , HEX001|outt[6]~63, lab06, 1
instance = comp, \HEX001|outt[6]~64 , HEX001|outt[6]~64, lab06, 1
instance = comp, \BCD4CON|aux_bin~76 , BCD4CON|aux_bin~76, lab06, 1
instance = comp, \BCD4CON|aux_bin~62 , BCD4CON|aux_bin~62, lab06, 1
instance = comp, \BCD4CON|aux_bin~63 , BCD4CON|aux_bin~63, lab06, 1
instance = comp, \BCD4CON|aux_bin~61 , BCD4CON|aux_bin~61, lab06, 1
instance = comp, \BCD4CON|aux_bin~67 , BCD4CON|aux_bin~67, lab06, 1
instance = comp, \BCD4CON|aux_bin~66 , BCD4CON|aux_bin~66, lab06, 1
instance = comp, \BCD4CON|aux_bin~68 , BCD4CON|aux_bin~68, lab06, 1
instance = comp, \BCD4CON|aux_bin~69 , BCD4CON|aux_bin~69, lab06, 1
instance = comp, \BCD4CON|aux_bin~72 , BCD4CON|aux_bin~72, lab06, 1
instance = comp, \BCD4CON|aux_bin~70 , BCD4CON|aux_bin~70, lab06, 1
instance = comp, \BCD4CON|aux_bin~74 , BCD4CON|aux_bin~74, lab06, 1
instance = comp, \BCD4CON|aux_bin~73 , BCD4CON|aux_bin~73, lab06, 1
instance = comp, \BCD4CON|aux_bin~79 , BCD4CON|aux_bin~79, lab06, 1
instance = comp, \BCD4CON|aux_bin~80 , BCD4CON|aux_bin~80, lab06, 1
instance = comp, \BCD4CON|aux_bin~77 , BCD4CON|aux_bin~77, lab06, 1
instance = comp, \BCD4CON|bcd[11]~10 , BCD4CON|bcd[11]~10, lab06, 1
instance = comp, \BCD4CON|bcd[9]~7 , BCD4CON|bcd[9]~7, lab06, 1
instance = comp, \BCD4CON|bcd[8]~8 , BCD4CON|bcd[8]~8, lab06, 1
instance = comp, \BCD4CON|bcd[10]~9 , BCD4CON|bcd[10]~9, lab06, 1
instance = comp, \HEX002|outt[0]~0 , HEX002|outt[0]~0, lab06, 1
instance = comp, \BCD4CON|aux_bin~78 , BCD4CON|aux_bin~78, lab06, 1
instance = comp, \HEX002|outt[1]~71 , HEX002|outt[1]~71, lab06, 1
instance = comp, \HEX002|outt[1]~72 , HEX002|outt[1]~72, lab06, 1
instance = comp, \HEX002|outt[2]~1 , HEX002|outt[2]~1, lab06, 1
instance = comp, \HEX002|outt[3]~2 , HEX002|outt[3]~2, lab06, 1
instance = comp, \HEX002|outt[3]~4 , HEX002|outt[3]~4, lab06, 1
instance = comp, \HEX002|outt[3]~3 , HEX002|outt[3]~3, lab06, 1
instance = comp, \HEX002|outt[3]~5 , HEX002|outt[3]~5, lab06, 1
instance = comp, \BCD4CON|aux_bin~65 , BCD4CON|aux_bin~65, lab06, 1
instance = comp, \HEX002|outt[4]~9 , HEX002|outt[4]~9, lab06, 1
instance = comp, \HEX002|outt[4]~10 , HEX002|outt[4]~10, lab06, 1
instance = comp, \HEX002|outt[4]~11 , HEX002|outt[4]~11, lab06, 1
instance = comp, \HEX002|outt[4]~12 , HEX002|outt[4]~12, lab06, 1
instance = comp, \HEX002|outt[4]~13 , HEX002|outt[4]~13, lab06, 1
instance = comp, \HEX002|outt[4]~14 , HEX002|outt[4]~14, lab06, 1
instance = comp, \HEX002|outt[4]~21 , HEX002|outt[4]~21, lab06, 1
instance = comp, \HEX002|outt[4]~26 , HEX002|outt[4]~26, lab06, 1
instance = comp, \HEX002|outt[4]~24 , HEX002|outt[4]~24, lab06, 1
instance = comp, \HEX002|outt[4]~23 , HEX002|outt[4]~23, lab06, 1
instance = comp, \HEX002|outt[4]~25 , HEX002|outt[4]~25, lab06, 1
instance = comp, \HEX002|outt[4]~22 , HEX002|outt[4]~22, lab06, 1
instance = comp, \HEX002|outt[4]~27 , HEX002|outt[4]~27, lab06, 1
instance = comp, \HEX002|outt[4]~67 , HEX002|outt[4]~67, lab06, 1
instance = comp, \HEX002|outt[4]~68 , HEX002|outt[4]~68, lab06, 1
instance = comp, \HEX002|outt[4]~6 , HEX002|outt[4]~6, lab06, 1
instance = comp, \HEX002|outt[4]~34 , HEX002|outt[4]~34, lab06, 1
instance = comp, \HEX002|outt[5]~35 , HEX002|outt[5]~35, lab06, 1
instance = comp, \HEX002|outt[6]~65 , HEX002|outt[6]~65, lab06, 1
instance = comp, \HEX002|outt[6]~66 , HEX002|outt[6]~66, lab06, 1
instance = comp, \HEX002|outt[6]~36 , HEX002|outt[6]~36, lab06, 1
instance = comp, \HEX002|outt[6]~37 , HEX002|outt[6]~37, lab06, 1
instance = comp, \HEX002|outt[6]~38 , HEX002|outt[6]~38, lab06, 1
instance = comp, \HEX002|outt[6]~39 , HEX002|outt[6]~39, lab06, 1
instance = comp, \HEX002|outt[4]~40 , HEX002|outt[4]~40, lab06, 1
instance = comp, \HEX002|outt[6]~41 , HEX002|outt[6]~41, lab06, 1
instance = comp, \HEX002|outt[6]~42 , HEX002|outt[6]~42, lab06, 1
instance = comp, \HEX002|outt[6]~49 , HEX002|outt[6]~49, lab06, 1
instance = comp, \HEX002|outt[6]~61 , HEX002|outt[6]~61, lab06, 1
instance = comp, \HEX002|outt[6]~58 , HEX002|outt[6]~58, lab06, 1
instance = comp, \HEX002|outt[6]~60 , HEX002|outt[6]~60, lab06, 1
instance = comp, \HEX002|outt[6]~62 , HEX002|outt[6]~62, lab06, 1
instance = comp, \HEX002|outt[6]~63 , HEX002|outt[6]~63, lab06, 1
instance = comp, \HEX002|outt[6]~64 , HEX002|outt[6]~64, lab06, 1
instance = comp, \BCD4CON|LessThan10~0 , BCD4CON|LessThan10~0, lab06, 1
instance = comp, \BCD4CON|aux_bin~83 , BCD4CON|aux_bin~83, lab06, 1
instance = comp, \BCD4CON|aux_bin~82 , BCD4CON|aux_bin~82, lab06, 1
instance = comp, \BCD4CON|aux_bin~85 , BCD4CON|aux_bin~85, lab06, 1
instance = comp, \BCD4CON|aux_bin~86 , BCD4CON|aux_bin~86, lab06, 1
instance = comp, \BCD4CON|aux_bin~84 , BCD4CON|aux_bin~84, lab06, 1
instance = comp, \BCD4CON|bcd[13]~11 , BCD4CON|bcd[13]~11, lab06, 1
instance = comp, \BCD4CON|bcd[12]~13 , BCD4CON|bcd[12]~13, lab06, 1
instance = comp, \BCD4CON|bcd[14]~14 , BCD4CON|bcd[14]~14, lab06, 1
instance = comp, \BCD4CON|bcd[15]~12 , BCD4CON|bcd[15]~12, lab06, 1
instance = comp, \HEX003|outt[0]~1 , HEX003|outt[0]~1, lab06, 1
instance = comp, \HEX003|outt[4]~0 , HEX003|outt[4]~0, lab06, 1
instance = comp, \HEX003|outt[1]~22 , HEX003|outt[1]~22, lab06, 1
instance = comp, \HEX003|outt[1]~23 , HEX003|outt[1]~23, lab06, 1
instance = comp, \HEX003|outt[2]~2 , HEX003|outt[2]~2, lab06, 1
instance = comp, \HEX003|outt[3]~4 , HEX003|outt[3]~4, lab06, 1
instance = comp, \HEX003|outt[3]~5 , HEX003|outt[3]~5, lab06, 1
instance = comp, \HEX003|outt[3]~6 , HEX003|outt[3]~6, lab06, 1
instance = comp, \HEX003|outt[3]~7 , HEX003|outt[3]~7, lab06, 1
instance = comp, \HEX003|outt[4]~8 , HEX003|outt[4]~8, lab06, 1
instance = comp, \HEX003|outt[4]~14 , HEX003|outt[4]~14, lab06, 1
instance = comp, \HEX003|outt[4]~12 , HEX003|outt[4]~12, lab06, 1
instance = comp, \HEX003|outt[4]~13 , HEX003|outt[4]~13, lab06, 1
instance = comp, \HEX003|outt[4]~15 , HEX003|outt[4]~15, lab06, 1
instance = comp, \BCD4CON|aux_bin~81 , BCD4CON|aux_bin~81, lab06, 1
instance = comp, \HEX003|outt[4]~10 , HEX003|outt[4]~10, lab06, 1
instance = comp, \HEX003|outt[4]~9 , HEX003|outt[4]~9, lab06, 1
instance = comp, \HEX003|outt[4]~11 , HEX003|outt[4]~11, lab06, 1
instance = comp, \HEX003|outt[4]~16 , HEX003|outt[4]~16, lab06, 1
instance = comp, \HEX003|outt[5]~17 , HEX003|outt[5]~17, lab06, 1
instance = comp, \HEX003|outt[6]~18 , HEX003|outt[6]~18, lab06, 1
instance = comp, \HEX003|outt[6]~20 , HEX003|outt[6]~20, lab06, 1
instance = comp, \HEX003|outt[6]~21 , HEX003|outt[6]~21, lab06, 1
instance = comp, \HEX004|outt[0]~0 , HEX004|outt[0]~0, lab06, 1
instance = comp, \HEX004|outt[1]~1 , HEX004|outt[1]~1, lab06, 1
instance = comp, \HEX004|outt[3]~2 , HEX004|outt[3]~2, lab06, 1
instance = comp, \HEX004|outt[4]~3 , HEX004|outt[4]~3, lab06, 1
instance = comp, \HEX004|outt[5]~4 , HEX004|outt[5]~4, lab06, 1
instance = comp, \HEX004|outt[6]~5 , HEX004|outt[6]~5, lab06, 1
instance = comp, \ram_out_exibir[0]~I , ram_out_exibir[0], lab06, 1
instance = comp, \ram_out_exibir[1]~I , ram_out_exibir[1], lab06, 1
instance = comp, \ram_out_exibir[2]~I , ram_out_exibir[2], lab06, 1
instance = comp, \ram_out_exibir[3]~I , ram_out_exibir[3], lab06, 1
instance = comp, \ram_out_exibir[4]~I , ram_out_exibir[4], lab06, 1
instance = comp, \ram_out_exibir[5]~I , ram_out_exibir[5], lab06, 1
instance = comp, \ram_out_exibir[6]~I , ram_out_exibir[6], lab06, 1
instance = comp, \ram_out_exibir[7]~I , ram_out_exibir[7], lab06, 1
instance = comp, \ram_out_exibir[8]~I , ram_out_exibir[8], lab06, 1
instance = comp, \ram_out_exibir[9]~I , ram_out_exibir[9], lab06, 1
instance = comp, \ram_out_exibir[10]~I , ram_out_exibir[10], lab06, 1
instance = comp, \ram_out_exibir[11]~I , ram_out_exibir[11], lab06, 1
instance = comp, \ram_out_exibir[12]~I , ram_out_exibir[12], lab06, 1
instance = comp, \ram_out_exibir[13]~I , ram_out_exibir[13], lab06, 1
instance = comp, \ram_out_exibir[14]~I , ram_out_exibir[14], lab06, 1
instance = comp, \ram_out_exibir[15]~I , ram_out_exibir[15], lab06, 1
instance = comp, \out_display_ex[0]~I , out_display_ex[0], lab06, 1
instance = comp, \out_display_ex[1]~I , out_display_ex[1], lab06, 1
instance = comp, \out_display_ex[2]~I , out_display_ex[2], lab06, 1
instance = comp, \out_display_ex[3]~I , out_display_ex[3], lab06, 1
instance = comp, \out_display_ex[4]~I , out_display_ex[4], lab06, 1
instance = comp, \out_display_ex[5]~I , out_display_ex[5], lab06, 1
instance = comp, \out_display_ex[6]~I , out_display_ex[6], lab06, 1
instance = comp, \out_display_ex[7]~I , out_display_ex[7], lab06, 1
instance = comp, \out_display_ex[8]~I , out_display_ex[8], lab06, 1
instance = comp, \out_display_ex[9]~I , out_display_ex[9], lab06, 1
instance = comp, \out_display_ex[10]~I , out_display_ex[10], lab06, 1
instance = comp, \out_display_ex[11]~I , out_display_ex[11], lab06, 1
instance = comp, \out_display_ex[12]~I , out_display_ex[12], lab06, 1
instance = comp, \out_display_ex[13]~I , out_display_ex[13], lab06, 1
instance = comp, \out_display_ex[14]~I , out_display_ex[14], lab06, 1
instance = comp, \out_display_ex[15]~I , out_display_ex[15], lab06, 1
instance = comp, \opcode_ex[0]~I , opcode_ex[0], lab06, 1
instance = comp, \opcode_ex[1]~I , opcode_ex[1], lab06, 1
instance = comp, \opcode_ex[2]~I , opcode_ex[2], lab06, 1
instance = comp, \opcode_ex[3]~I , opcode_ex[3], lab06, 1
instance = comp, \ir_ex[0]~I , ir_ex[0], lab06, 1
instance = comp, \ir_ex[1]~I , ir_ex[1], lab06, 1
instance = comp, \ir_ex[2]~I , ir_ex[2], lab06, 1
instance = comp, \ir_ex[3]~I , ir_ex[3], lab06, 1
instance = comp, \ir_ex[4]~I , ir_ex[4], lab06, 1
instance = comp, \ir_ex[5]~I , ir_ex[5], lab06, 1
instance = comp, \ir_ex[6]~I , ir_ex[6], lab06, 1
instance = comp, \ir_ex[7]~I , ir_ex[7], lab06, 1
instance = comp, \ir_ex[8]~I , ir_ex[8], lab06, 1
instance = comp, \ir_ex[9]~I , ir_ex[9], lab06, 1
instance = comp, \ir_ex[10]~I , ir_ex[10], lab06, 1
instance = comp, \ir_ex[11]~I , ir_ex[11], lab06, 1
instance = comp, \ir_ex[12]~I , ir_ex[12], lab06, 1
instance = comp, \ir_ex[13]~I , ir_ex[13], lab06, 1
instance = comp, \ir_ex[14]~I , ir_ex[14], lab06, 1
instance = comp, \ir_ex[15]~I , ir_ex[15], lab06, 1
instance = comp, \pc_out_ex[0]~I , pc_out_ex[0], lab06, 1
instance = comp, \pc_out_ex[1]~I , pc_out_ex[1], lab06, 1
instance = comp, \pc_out_ex[2]~I , pc_out_ex[2], lab06, 1
instance = comp, \pc_out_ex[3]~I , pc_out_ex[3], lab06, 1
instance = comp, \pc_out_ex[4]~I , pc_out_ex[4], lab06, 1
instance = comp, \pc_out_ex[5]~I , pc_out_ex[5], lab06, 1
instance = comp, \pc_out_ex[6]~I , pc_out_ex[6], lab06, 1
instance = comp, \pc_out_ex[7]~I , pc_out_ex[7], lab06, 1
instance = comp, \ledg0~I , ledg0, lab06, 1
instance = comp, \hex0[0]~I , hex0[0], lab06, 1
instance = comp, \hex0[1]~I , hex0[1], lab06, 1
instance = comp, \hex0[2]~I , hex0[2], lab06, 1
instance = comp, \hex0[3]~I , hex0[3], lab06, 1
instance = comp, \hex0[4]~I , hex0[4], lab06, 1
instance = comp, \hex0[5]~I , hex0[5], lab06, 1
instance = comp, \hex0[6]~I , hex0[6], lab06, 1
instance = comp, \hex1[0]~I , hex1[0], lab06, 1
instance = comp, \hex1[1]~I , hex1[1], lab06, 1
instance = comp, \hex1[2]~I , hex1[2], lab06, 1
instance = comp, \hex1[3]~I , hex1[3], lab06, 1
instance = comp, \hex1[4]~I , hex1[4], lab06, 1
instance = comp, \hex1[5]~I , hex1[5], lab06, 1
instance = comp, \hex1[6]~I , hex1[6], lab06, 1
instance = comp, \hex2[0]~I , hex2[0], lab06, 1
instance = comp, \hex2[1]~I , hex2[1], lab06, 1
instance = comp, \hex2[2]~I , hex2[2], lab06, 1
instance = comp, \hex2[3]~I , hex2[3], lab06, 1
instance = comp, \hex2[4]~I , hex2[4], lab06, 1
instance = comp, \hex2[5]~I , hex2[5], lab06, 1
instance = comp, \hex2[6]~I , hex2[6], lab06, 1
instance = comp, \hex3[0]~I , hex3[0], lab06, 1
instance = comp, \hex3[1]~I , hex3[1], lab06, 1
instance = comp, \hex3[2]~I , hex3[2], lab06, 1
instance = comp, \hex3[3]~I , hex3[3], lab06, 1
instance = comp, \hex3[4]~I , hex3[4], lab06, 1
instance = comp, \hex3[5]~I , hex3[5], lab06, 1
instance = comp, \hex3[6]~I , hex3[6], lab06, 1
instance = comp, \hex4[0]~I , hex4[0], lab06, 1
instance = comp, \hex4[1]~I , hex4[1], lab06, 1
instance = comp, \hex4[2]~I , hex4[2], lab06, 1
instance = comp, \hex4[3]~I , hex4[3], lab06, 1
instance = comp, \hex4[4]~I , hex4[4], lab06, 1
instance = comp, \hex4[5]~I , hex4[5], lab06, 1
instance = comp, \hex4[6]~I , hex4[6], lab06, 1
