###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID eda25)
#  Generated on:      Fri Jan  6 19:47:02 2017
#  Design:            CHIP
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin LZSS/drop_reg/CK 
Endpoint:   LZSS/drop_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: drop_done       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.850
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.927
  Arrival Time                  5.115
  Slack Time                    1.189
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | drop_done ^  |         |       |   5.078 |    3.889 | 
     | ipad_don      | PAD ^ -> C ^ | PDIDGZ  | 0.037 |   5.115 |    3.926 | 
     | LZSS/drop_reg | D ^          | DFFSRXL | 0.001 |   5.115 |    3.927 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell    | Delay | Arrival | Required | 
     |               |              |           |       |  Time   |   Time   | 
     |---------------+--------------+-----------+-------+---------+----------| 
     |               | clk ^        |           |       |   3.578 |    4.767 | 
     | ipad_clk      | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.821 | 
     | clk_i__L1_I0  | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.857 | 
     | clk_i__L2_I0  | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    4.928 | 
     | clk_i__L3_I1  | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    4.977 | 
     | clk_i__L4_I8  | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.016 | 
     | LZSS/drop_reg | CK ^         | DFFSRXL   | 0.023 |   3.850 |    5.039 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin LZSS/data_queue_reg_7__1_/CK 
Endpoint:   LZSS/data_queue_reg_7__1_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[25]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.186
  Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[25] ^   |           |       |   5.078 |    3.825 | 
     | ipad_dat25                | PAD ^ -> C ^ | PDIDGZ    | 0.039 |   5.117 |    3.864 | 
     | LZSS/U55229               | B1 ^ -> Y v  | AOI2BB2X1 | 0.033 |   5.150 |    3.897 | 
     | LZSS/U55227               | B0 v -> Y ^  | OAI211X1  | 0.036 |   5.186 |    3.933 | 
     | LZSS/data_queue_reg_7__1_ | D ^          | DFFSRX1   | 0.000 |   5.186 |    3.933 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.831 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.885 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.921 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    4.992 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.041 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.081 | 
     | LZSS/data_queue_reg_7__1_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.106 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin LZSS/data_queue_reg_7__0_/CK 
Endpoint:   LZSS/data_queue_reg_7__0_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[24]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.188
  Slack Time                    1.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[24] ^   |           |       |   5.078 |    3.822 | 
     | ipad_dat24                | PAD ^ -> C ^ | PDIDGZ    | 0.043 |   5.121 |    3.866 | 
     | LZSS/U55219               | B0 ^ -> Y v  | AOI2BB2X1 | 0.032 |   5.153 |    3.898 | 
     | LZSS/U55217               | B0 v -> Y ^  | OAI211X1  | 0.035 |   5.188 |    3.933 | 
     | LZSS/data_queue_reg_7__0_ | D ^          | DFFSRX1   | 0.000 |   5.188 |    3.933 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.833 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.888 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.924 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    4.995 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.043 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.083 | 
     | LZSS/data_queue_reg_7__0_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.109 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin LZSS/data_queue_reg_7__3_/CK 
Endpoint:   LZSS/data_queue_reg_7__3_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[27]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.852
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.932
  Arrival Time                  5.190
  Slack Time                    1.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[27] ^   |           |       |   5.078 |    3.819 | 
     | ipad_dat27                | PAD ^ -> C ^ | PDIDGZ    | 0.038 |   5.115 |    3.857 | 
     | LZSS/U55235               | B1 ^ -> Y v  | AOI2BB2X1 | 0.036 |   5.151 |    3.893 | 
     | LZSS/U55233               | B0 v -> Y ^  | OAI211X1  | 0.039 |   5.190 |    3.932 | 
     | LZSS/data_queue_reg_7__3_ | D ^          | DFFSRX1   | 0.000 |   5.190 |    3.932 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.836 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.891 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.927 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    4.998 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.047 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.086 | 
     | LZSS/data_queue_reg_7__3_ | CK ^         | DFFSRX1   | 0.025 |   3.852 |    5.111 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin LZSS/data_queue_reg_7__2_/CK 
Endpoint:   LZSS/data_queue_reg_7__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[26]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.852
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.931
  Arrival Time                  5.192
  Slack Time                    1.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[26] ^   |           |       |   5.078 |    3.816 | 
     | ipad_dat26                | PAD ^ -> C ^ | PDIDGZ    | 0.037 |   5.114 |    3.853 | 
     | LZSS/U55232               | B1 ^ -> Y v  | AOI2BB2X1 | 0.031 |   5.145 |    3.883 | 
     | LZSS/U55230               | B0 v -> Y ^  | OAI211X1  | 0.047 |   5.192 |    3.931 | 
     | LZSS/data_queue_reg_7__2_ | D ^          | DFFSRX1   | 0.000 |   5.192 |    3.931 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.839 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.894 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.930 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.001 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.049 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.089 | 
     | LZSS/data_queue_reg_7__2_ | CK ^         | DFFSRX1   | 0.024 |   3.852 |    5.113 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin LZSS/data_queue_reg_6__7_/CK 
Endpoint:   LZSS/data_queue_reg_6__7_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[23]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.937
  Arrival Time                  5.199
  Slack Time                    1.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[23] ^   |          |       |   5.078 |    3.815 | 
     | ipad_dat23                | PAD ^ -> C ^ | PDIDGZ   | 0.039 |   5.116 |    3.854 | 
     | LZSS/U54870               | A1 ^ -> Y v  | AOI221XL | 0.043 |   5.160 |    3.897 | 
     | LZSS/U54869               | B v -> Y ^   | NAND2X1  | 0.040 |   5.199 |    3.937 | 
     | LZSS/data_queue_reg_6__7_ | D ^          | DFFSRX1  | 0.000 |   5.199 |    3.937 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.840 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    4.895 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.931 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.002 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.050 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.098 | 
     | LZSS/data_queue_reg_6__7_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.119 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin LZSS/data_queue_reg_6__5_/CK 
Endpoint:   LZSS/data_queue_reg_6__5_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[21]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.937
  Arrival Time                  5.202
  Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[21] ^   |          |       |   5.078 |    3.812 | 
     | ipad_dat21                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.859 | 
     | LZSS/U54862               | A1 ^ -> Y v  | AOI221XL | 0.039 |   5.164 |    3.899 | 
     | LZSS/U54861               | B v -> Y ^   | NAND2X1  | 0.038 |   5.202 |    3.937 | 
     | LZSS/data_queue_reg_6__5_ | D ^          | DFFSRX1  | 0.000 |   5.202 |    3.937 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.843 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    4.898 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.934 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.005 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.053 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.101 | 
     | LZSS/data_queue_reg_6__5_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.122 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin LZSS/data_queue_reg_6__4_/CK 
Endpoint:   LZSS/data_queue_reg_6__4_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[20]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.934
  Arrival Time                  5.213
  Slack Time                    1.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[20] ^   |          |       |   5.078 |    3.798 | 
     | ipad_dat20                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.845 | 
     | LZSS/U54858               | A1 ^ -> Y v  | AOI221XL | 0.048 |   5.172 |    3.893 | 
     | LZSS/U54857               | B v -> Y ^   | NAND2X1  | 0.041 |   5.213 |    3.934 | 
     | LZSS/data_queue_reg_6__4_ | D ^          | DFFSRX1  | 0.000 |   5.213 |    3.934 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.857 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.912 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.948 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.019 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.068 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.107 | 
     | LZSS/data_queue_reg_6__4_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.133 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin LZSS/data_queue_reg_7__4_/CK 
Endpoint:   LZSS/data_queue_reg_7__4_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[28]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.937
  Arrival Time                  5.218
  Slack Time                    1.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[28] ^   |           |       |   5.078 |    3.796 | 
     | ipad_dat28                | PAD ^ -> C ^ | PDIDGZ    | 0.057 |   5.135 |    3.853 | 
     | LZSS/U55238               | B1 ^ -> Y v  | AOI2BB2X1 | 0.046 |   5.180 |    3.899 | 
     | LZSS/U55236               | B0 v -> Y ^  | OAI211X1  | 0.038 |   5.218 |    3.937 | 
     | LZSS/data_queue_reg_7__4_ | D ^          | DFFSRX1   | 0.000 |   5.218 |    3.937 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.859 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    4.914 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.950 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.021 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.069 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.117 | 
     | LZSS/data_queue_reg_7__4_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.139 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin LZSS/data_queue_reg_8__4_/CK 
Endpoint:   LZSS/data_queue_reg_8__4_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[20]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.216
  Slack Time                    1.284
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[20] ^   |          |       |   5.078 |    3.794 | 
     | ipad_dat20                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.841 | 
     | LZSS/U55193               | C0 ^ -> Y v  | AOI222XL | 0.048 |   5.173 |    3.890 | 
     | LZSS/U55192               | C0 v -> Y ^  | OAI221XL | 0.043 |   5.216 |    3.933 | 
     | LZSS/data_queue_reg_8__4_ | D ^          | DFFSRX1  | 0.000 |   5.216 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.861 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.916 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.952 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.023 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.072 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.111 | 
     | LZSS/data_queue_reg_8__4_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.137 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin LZSS/data_queue_reg_6__6_/CK 
Endpoint:   LZSS/data_queue_reg_6__6_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[22]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.219
  Slack Time                    1.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[22] ^   |          |       |   5.078 |    3.792 | 
     | ipad_dat22                | PAD ^ -> C ^ | PDIDGZ   | 0.046 |   5.123 |    3.838 | 
     | LZSS/U54866               | A1 ^ -> Y v  | AOI221XL | 0.049 |   5.172 |    3.886 | 
     | LZSS/U54865               | B v -> Y ^   | NAND2X1  | 0.047 |   5.219 |    3.933 | 
     | LZSS/data_queue_reg_6__6_ | D ^          | DFFSRX1  | 0.000 |   5.219 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.863 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.918 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.954 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.025 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.074 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.113 | 
     | LZSS/data_queue_reg_6__6_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.139 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin LZSS/data_queue_reg_6__2_/CK 
Endpoint:   LZSS/data_queue_reg_6__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[18]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.219
  Slack Time                    1.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[18] ^   |          |       |   5.078 |    3.791 | 
     | ipad_dat18                | PAD ^ -> C ^ | PDIDGZ   | 0.051 |   5.129 |    3.842 | 
     | LZSS/U54850               | A1 ^ -> Y v  | AOI221XL | 0.050 |   5.178 |    3.892 | 
     | LZSS/U54849               | B v -> Y ^   | NAND2X1  | 0.041 |   5.219 |    3.933 | 
     | LZSS/data_queue_reg_6__2_ | D ^          | DFFSRX1  | 0.000 |   5.219 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.864 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.919 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.955 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.026 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.074 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.114 | 
     | LZSS/data_queue_reg_6__2_ | CK ^         | DFFSRX1   | 0.025 |   3.853 |    5.139 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin LZSS/data_queue_reg_8__7_/CK 
Endpoint:   LZSS/data_queue_reg_8__7_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[23]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.932
  Arrival Time                  5.220
  Slack Time                    1.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[23] ^   |          |       |   5.078 |    3.790 | 
     | ipad_dat23                | PAD ^ -> C ^ | PDIDGZ   | 0.039 |   5.116 |    3.828 | 
     | LZSS/U55199               | C0 ^ -> Y v  | AOI222XL | 0.047 |   5.163 |    3.875 | 
     | LZSS/U55198               | C0 v -> Y ^  | OAI221XL | 0.057 |   5.220 |    3.932 | 
     | LZSS/data_queue_reg_8__7_ | D ^          | DFFSRX1  | 0.000 |   5.220 |    3.932 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.866 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.921 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.956 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.028 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.076 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.116 | 
     | LZSS/data_queue_reg_8__7_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.142 | 
     +-----------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin LZSS/data_queue_reg_6__1_/CK 
Endpoint:   LZSS/data_queue_reg_6__1_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[17]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.221
  Slack Time                    1.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[17] ^   |          |       |   5.078 |    3.789 | 
     | ipad_dat17                | PAD ^ -> C ^ | PDIDGZ   | 0.052 |   5.129 |    3.841 | 
     | LZSS/U54846               | A1 ^ -> Y v  | AOI221XL | 0.049 |   5.178 |    3.890 | 
     | LZSS/U54845               | B v -> Y ^   | NAND2X1  | 0.043 |   5.221 |    3.933 | 
     | LZSS/data_queue_reg_6__1_ | D ^          | DFFSRX1  | 0.000 |   5.221 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.866 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.921 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.957 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.028 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.076 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.116 | 
     | LZSS/data_queue_reg_6__1_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.142 | 
     +-----------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin LZSS/data_queue_reg_7__6_/CK 
Endpoint:   LZSS/data_queue_reg_7__6_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[30]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.936
  Arrival Time                  5.225
  Slack Time                    1.289
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[30] ^   |           |       |   5.078 |    3.789 | 
     | ipad_dat30                | PAD ^ -> C ^ | PDIDGZ    | 0.058 |   5.136 |    3.847 | 
     | LZSS/U55244               | B1 ^ -> Y v  | AOI2BB2X1 | 0.049 |   5.185 |    3.896 | 
     | LZSS/U55242               | B0 v -> Y ^  | OAI211X1  | 0.040 |   5.225 |    3.936 | 
     | LZSS/data_queue_reg_7__6_ | D ^          | DFFSRX1   | 0.000 |   5.225 |    3.936 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.866 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.921 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.957 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.028 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.077 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.124 | 
     | LZSS/data_queue_reg_7__6_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.146 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin LZSS/data_queue_reg_8__5_/CK 
Endpoint:   LZSS/data_queue_reg_8__5_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[21]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.223
  Slack Time                    1.291
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[21] ^   |          |       |   5.078 |    3.787 | 
     | ipad_dat21                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.834 | 
     | LZSS/U55195               | C0 ^ -> Y v  | AOI222XL | 0.051 |   5.175 |    3.885 | 
     | LZSS/U55194               | C0 v -> Y ^  | OAI221XL | 0.048 |   5.223 |    3.933 | 
     | LZSS/data_queue_reg_8__5_ | D ^          | DFFSRX1  | 0.000 |   5.223 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.868 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.923 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.959 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.030 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.079 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.118 | 
     | LZSS/data_queue_reg_8__5_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.144 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin LZSS/data_queue_reg_7__5_/CK 
Endpoint:   LZSS/data_queue_reg_7__5_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[29]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.936
  Arrival Time                  5.228
  Slack Time                    1.292
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | data[29] ^   |           |       |   5.078 |    3.786 | 
     | ipad_dat29                | PAD ^ -> C ^ | PDIDGZ    | 0.061 |   5.138 |    3.846 | 
     | LZSS/U55241               | B1 ^ -> Y v  | AOI2BB2X1 | 0.049 |   5.188 |    3.896 | 
     | LZSS/U55239               | B0 v -> Y ^  | OAI211X1  | 0.041 |   5.228 |    3.936 | 
     | LZSS/data_queue_reg_7__5_ | D ^          | DFFSRX1   | 0.000 |   5.228 |    3.936 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.870 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.924 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.960 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.031 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.080 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.128 | 
     | LZSS/data_queue_reg_7__5_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.149 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin LZSS/data_queue_reg_7__7_/CK 
Endpoint:   LZSS/data_queue_reg_7__7_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[23]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.936
  Arrival Time                  5.230
  Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[23] ^   |          |       |   5.078 |    3.784 | 
     | ipad_dat23                | PAD ^ -> C ^ | PDIDGZ   | 0.039 |   5.116 |    3.823 | 
     | LZSS/U55246               | C1 ^ -> Y v  | AOI222XL | 0.061 |   5.178 |    3.885 | 
     | LZSS/U55245               | C0 v -> Y ^  | OAI211X1 | 0.052 |   5.230 |    3.936 | 
     | LZSS/data_queue_reg_7__7_ | D ^          | DFFSRX1  | 0.000 |   5.230 |    3.936 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.871 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.926 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.961 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.033 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.081 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.129 | 
     | LZSS/data_queue_reg_7__7_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.150 | 
     +-----------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin LZSS/data_queue_reg_6__0_/CK 
Endpoint:   LZSS/data_queue_reg_6__0_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[0]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.226
  Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[0] ^    |          |       |   5.078 |    3.784 | 
     | ipad_dat00                | PAD ^ -> C ^ | PDIDGZ   | 0.050 |   5.127 |    3.834 | 
     | LZSS/U54875               | C1 ^ -> Y v  | AOI222XL | 0.061 |   5.189 |    3.896 | 
     | LZSS/U54873               | A v -> Y ^   | NAND2X1  | 0.038 |   5.226 |    3.933 | 
     | LZSS/data_queue_reg_6__0_ | D ^          | DFFSRX1  | 0.000 |   5.226 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.871 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.926 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.961 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.033 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.081 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.121 | 
     | LZSS/data_queue_reg_6__0_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.147 | 
     +-----------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin LZSS/data_queue_reg_8__6_/CK 
Endpoint:   LZSS/data_queue_reg_8__6_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[22]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.932
  Arrival Time                  5.226
  Slack Time                    1.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[22] ^   |          |       |   5.078 |    3.784 | 
     | ipad_dat22                | PAD ^ -> C ^ | PDIDGZ   | 0.046 |   5.123 |    3.830 | 
     | LZSS/U55197               | C0 ^ -> Y v  | AOI222XL | 0.050 |   5.173 |    3.880 | 
     | LZSS/U55196               | C0 v -> Y ^  | OAI221XL | 0.053 |   5.226 |    3.932 | 
     | LZSS/data_queue_reg_8__6_ | D ^          | DFFSRX1  | 0.000 |   5.226 |    3.932 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.871 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.926 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.962 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.033 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.081 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.121 | 
     | LZSS/data_queue_reg_8__6_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.147 | 
     +-----------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin LZSS/data_queue_reg_6__3_/CK 
Endpoint:   LZSS/data_queue_reg_6__3_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[3]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.852
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.932
  Arrival Time                  5.227
  Slack Time                    1.295
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[3] ^    |          |       |   5.078 |    3.783 | 
     | ipad_dat03                | PAD ^ -> C ^ | PDIDGZ   | 0.052 |   5.129 |    3.835 | 
     | LZSS/U54855               | C1 ^ -> Y v  | AOI222XL | 0.062 |   5.192 |    3.897 | 
     | LZSS/U54853               | A v -> Y ^   | NAND2X1  | 0.035 |   5.227 |    3.932 | 
     | LZSS/data_queue_reg_6__3_ | D ^          | DFFSRX1  | 0.000 |   5.227 |    3.932 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.872 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.927 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.963 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.034 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.083 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.122 | 
     | LZSS/data_queue_reg_6__3_ | CK ^         | DFFSRX1   | 0.025 |   3.852 |    5.147 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin LZSS/state_reg_0_/CK 
Endpoint:   LZSS/state_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: data_valid          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.851
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.928
  Arrival Time                  5.227
  Slack Time                    1.298
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | data_valid ^ |         |       |   5.078 |    3.779 | 
     | ipad_val          | PAD ^ -> C ^ | PDIDGZ  | 0.034 |   5.112 |    3.813 | 
     | LZSS/U55225       | B ^ -> Y v   | NAND2X1 | 0.038 |   5.150 |    3.852 | 
     | LZSS/U53963       | A1 v -> Y ^  | OAI22XL | 0.077 |   5.227 |    3.928 | 
     | LZSS/state_reg_0_ | D ^          | DFFSRX1 | 0.000 |   5.227 |    3.928 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     |                   | clk ^        |           |       |   3.578 |    4.876 | 
     | ipad_clk          | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.931 | 
     | clk_i__L1_I0      | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.967 | 
     | clk_i__L2_I0      | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.038 | 
     | clk_i__L3_I1      | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.086 | 
     | clk_i__L4_I8      | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.126 | 
     | LZSS/state_reg_0_ | CK ^         | DFFSRX1   | 0.023 |   3.851 |    5.149 | 
     +---------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin LZSS/data_queue_reg_8__2_/CK 
Endpoint:   LZSS/data_queue_reg_8__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[18]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.931
  Arrival Time                  5.237
  Slack Time                    1.306
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[18] ^   |          |       |   5.078 |    3.772 | 
     | ipad_dat18                | PAD ^ -> C ^ | PDIDGZ   | 0.051 |   5.129 |    3.823 | 
     | LZSS/U55189               | C0 ^ -> Y v  | AOI222XL | 0.053 |   5.182 |    3.877 | 
     | LZSS/U55188               | C0 v -> Y ^  | OAI221XL | 0.055 |   5.237 |    3.931 | 
     | LZSS/data_queue_reg_8__2_ | D ^          | DFFSRX1  | 0.000 |   5.237 |    3.931 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.883 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.938 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.974 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.045 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.093 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.133 | 
     | LZSS/data_queue_reg_8__2_ | CK ^         | DFFSRX1   | 0.025 |   3.853 |    5.158 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin LZSS/state_reg_1_/CK 
Endpoint:   LZSS/state_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_valid          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.851
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.947
  Arrival Time                  5.257
  Slack Time                    1.310
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     |                   | data_valid ^ |           |       |   5.078 |    3.767 | 
     | ipad_val          | PAD ^ -> C ^ | PDIDGZ    | 0.034 |   5.112 |    3.801 | 
     | LZSS/U55225       | B ^ -> Y v   | NAND2X1   | 0.038 |   5.150 |    3.840 | 
     | LZSS/U55223       | B0 v -> Y ^  | AOI2BB2X1 | 0.068 |   5.218 |    3.908 | 
     | LZSS/U55221       | A1 ^ -> Y v  | OAI211X1  | 0.039 |   5.257 |    3.947 | 
     | LZSS/state_reg_1_ | D v          | DFFSRX1   | 0.000 |   5.257 |    3.947 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                   |              |           |       |  Time   |   Time   | 
     |-------------------+--------------+-----------+-------+---------+----------| 
     |                   | clk ^        |           |       |   3.578 |    4.888 | 
     | ipad_clk          | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.943 | 
     | clk_i__L1_I0      | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.979 | 
     | clk_i__L2_I0      | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.050 | 
     | clk_i__L3_I1      | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.098 | 
     | clk_i__L4_I8      | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.138 | 
     | LZSS/state_reg_1_ | CK ^         | DFFSRX1   | 0.023 |   3.851 |    5.161 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin LZSS/data_queue_reg_8__0_/CK 
Endpoint:   LZSS/data_queue_reg_8__0_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[0]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.932
  Arrival Time                  5.245
  Slack Time                    1.313
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[0] ^    |          |       |   5.078 |    3.765 | 
     | ipad_dat00                | PAD ^ -> C ^ | PDIDGZ   | 0.050 |   5.127 |    3.815 | 
     | LZSS/U55201               | B0 ^ -> Y v  | AOI222XL | 0.057 |   5.184 |    3.871 | 
     | LZSS/U55200               | C0 v -> Y ^  | OAI221XL | 0.060 |   5.245 |    3.932 | 
     | LZSS/data_queue_reg_8__0_ | D ^          | DFFSRX1  | 0.000 |   5.245 |    3.932 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.890 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.945 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.981 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.052 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.101 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.140 | 
     | LZSS/data_queue_reg_8__0_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.166 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin LZSS/data_queue_reg_8__1_/CK 
Endpoint:   LZSS/data_queue_reg_8__1_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[1]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.931
  Arrival Time                  5.251
  Slack Time                    1.320
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[1] ^    |          |       |   5.078 |    3.758 | 
     | ipad_dat01                | PAD ^ -> C ^ | PDIDGZ   | 0.051 |   5.129 |    3.809 | 
     | LZSS/U55187               | B0 ^ -> Y v  | AOI222XL | 0.058 |   5.186 |    3.867 | 
     | LZSS/U55186               | C0 v -> Y ^  | OAI221XL | 0.065 |   5.251 |    3.931 | 
     | LZSS/data_queue_reg_8__1_ | D ^          | DFFSRX1  | 0.000 |   5.251 |    3.931 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.897 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.952 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.988 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.059 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.108 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.147 | 
     | LZSS/data_queue_reg_8__1_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.173 | 
     +-----------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin LZSS/data_queue_reg_8__3_/CK 
Endpoint:   LZSS/data_queue_reg_8__3_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[19]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.852
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.930
  Arrival Time                  5.255
  Slack Time                    1.325
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[19] ^   |          |       |   5.078 |    3.752 | 
     | ipad_dat19                | PAD ^ -> C ^ | PDIDGZ   | 0.050 |   5.128 |    3.802 | 
     | LZSS/U55191               | C0 ^ -> Y v  | AOI222XL | 0.055 |   5.183 |    3.857 | 
     | LZSS/U55190               | C0 v -> Y ^  | OAI221XL | 0.072 |   5.255 |    3.930 | 
     | LZSS/data_queue_reg_8__3_ | D ^          | DFFSRX1  | 0.000 |   5.255 |    3.930 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    4.903 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    4.958 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    4.994 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.065 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.113 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.153 | 
     | LZSS/data_queue_reg_8__3_ | CK ^         | DFFSRX1   | 0.025 |   3.852 |    5.178 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin LZSS/data_queue_reg_5__2_/CK 
Endpoint:   LZSS/data_queue_reg_5__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[2]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.356
  Slack Time                    1.423
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[2] ^    |          |       |   5.078 |    3.655 | 
     | ipad_dat02                | PAD ^ -> C ^ | PDIDGZ   | 0.051 |   5.129 |    3.706 | 
     | LZSS/U43570               | A ^ -> Y v   | CLKINVX1 | 0.081 |   5.210 |    3.787 | 
     | LZSS/U55148               | A0 v -> Y ^  | OAI22XL  | 0.073 |   5.283 |    3.860 | 
     | LZSS/U55145               | B ^ -> Y ^   | OR4X1    | 0.073 |   5.356 |    3.933 | 
     | LZSS/data_queue_reg_5__2_ | D ^          | DFFSRX1  | 0.000 |   5.356 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.001 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.056 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.091 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.163 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.211 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.251 | 
     | LZSS/data_queue_reg_5__2_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.276 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin LZSS/data_queue_reg_5__3_/CK 
Endpoint:   LZSS/data_queue_reg_5__3_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[3]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.372
  Slack Time                    1.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[3] ^    |          |       |   5.078 |    3.639 | 
     | ipad_dat03                | PAD ^ -> C ^ | PDIDGZ   | 0.052 |   5.129 |    3.690 | 
     | LZSS/U43571               | A ^ -> Y v   | CLKINVX1 | 0.090 |   5.220 |    3.781 | 
     | LZSS/U55152               | A0 v -> Y ^  | OAI22XL  | 0.083 |   5.303 |    3.864 | 
     | LZSS/U55149               | B ^ -> Y ^   | OR4X1    | 0.069 |   5.372 |    3.933 | 
     | LZSS/data_queue_reg_5__3_ | D ^          | DFFSRX1  | 0.000 |   5.372 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.017 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.071 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.107 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.178 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.227 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.266 | 
     | LZSS/data_queue_reg_5__3_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.292 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin LZSS/data_queue_reg_5__6_/CK 
Endpoint:   LZSS/data_queue_reg_5__6_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[6]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.934
  Arrival Time                  5.373
  Slack Time                    1.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[6] ^    |          |       |   5.078 |    3.638 | 
     | ipad_dat06                | PAD ^ -> C ^ | PDIDGZ   | 0.055 |   5.132 |    3.693 | 
     | LZSS/U43574               | A ^ -> Y v   | CLKINVX1 | 0.089 |   5.221 |    3.782 | 
     | LZSS/U55164               | A0 v -> Y ^  | OAI22XL  | 0.083 |   5.304 |    3.865 | 
     | LZSS/U55161               | B ^ -> Y ^   | OR4X1    | 0.069 |   5.373 |    3.934 | 
     | LZSS/data_queue_reg_5__6_ | D ^          | DFFSRX1  | 0.000 |   5.373 |    3.934 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.017 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.072 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.108 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.179 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.227 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.267 | 
     | LZSS/data_queue_reg_5__6_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.293 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin LZSS/data_queue_reg_5__0_/CK 
Endpoint:   LZSS/data_queue_reg_5__0_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[0]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.382
  Slack Time                    1.449
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[0] ^    |          |       |   5.078 |    3.629 | 
     | ipad_dat00                | PAD ^ -> C ^ | PDIDGZ   | 0.050 |   5.127 |    3.679 | 
     | LZSS/U43576               | A ^ -> Y v   | CLKINVX1 | 0.083 |   5.211 |    3.762 | 
     | LZSS/U55172               | A0 v -> Y ^  | OAI22XL  | 0.094 |   5.305 |    3.856 | 
     | LZSS/U55169               | B ^ -> Y ^   | OR4X1    | 0.077 |   5.382 |    3.933 | 
     | LZSS/data_queue_reg_5__0_ | D ^          | DFFSRX1  | 0.000 |   5.382 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.026 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.081 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.117 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.188 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.237 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.276 | 
     | LZSS/data_queue_reg_5__0_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.302 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin LZSS/data_queue_reg_5__1_/CK 
Endpoint:   LZSS/data_queue_reg_5__1_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[25]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.853
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.382
  Slack Time                    1.449
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[25] ^   |          |       |   5.078 |    3.629 | 
     | ipad_dat25                | PAD ^ -> C ^ | PDIDGZ   | 0.039 |   5.117 |    3.668 | 
     | LZSS/U55202               | A ^ -> Y v   | CLKINVX1 | 0.100 |   5.217 |    3.768 | 
     | LZSS/U55142               | A0 v -> Y ^  | OAI22XL  | 0.091 |   5.308 |    3.859 | 
     | LZSS/U55141               | D ^ -> Y ^   | OR4X1    | 0.075 |   5.382 |    3.933 | 
     | LZSS/data_queue_reg_5__1_ | D ^          | DFFSRX1  | 0.000 |   5.382 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.027 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.082 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.117 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.189 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.237 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.277 | 
     | LZSS/data_queue_reg_5__1_ | CK ^         | DFFSRX1   | 0.026 |   3.853 |    5.302 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin LZSS/data_queue_reg_5__7_/CK 
Endpoint:   LZSS/data_queue_reg_5__7_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[15]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.937
  Arrival Time                  5.388
  Slack Time                    1.451
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[15] ^   |          |       |   5.078 |    3.627 | 
     | ipad_dat15                | PAD ^ -> C ^ | PDIDGZ   | 0.052 |   5.130 |    3.679 | 
     | LZSS/U55216               | A ^ -> Y v   | CLKINVX1 | 0.093 |   5.223 |    3.772 | 
     | LZSS/U55167               | A0 v -> Y ^  | OAI22XL  | 0.086 |   5.309 |    3.859 | 
     | LZSS/U55165               | C ^ -> Y ^   | OR4X1    | 0.078 |   5.388 |    3.937 | 
     | LZSS/data_queue_reg_5__7_ | D ^          | DFFSRX1  | 0.000 |   5.388 |    3.937 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.029 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.083 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.119 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.190 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.239 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.287 | 
     | LZSS/data_queue_reg_5__7_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.308 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin LZSS/data_queue_reg_4__7_/CK 
Endpoint:   LZSS/data_queue_reg_4__7_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[15]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.934
  Arrival Time                  5.389
  Slack Time                    1.455
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[15] ^   |          |       |   5.078 |    3.623 | 
     | ipad_dat15                | PAD ^ -> C ^ | PDIDGZ   | 0.052 |   5.130 |    3.675 | 
     | LZSS/U55216               | A ^ -> Y v   | CLKINVX1 | 0.093 |   5.223 |    3.768 | 
     | LZSS/U54998               | A0 v -> Y ^  | OAI22XL  | 0.085 |   5.308 |    3.853 | 
     | LZSS/U54997               | D ^ -> Y ^   | OR4X1    | 0.081 |   5.389 |    3.934 | 
     | LZSS/data_queue_reg_4__7_ | D ^          | DFFSRX2  | 0.000 |   5.389 |    3.934 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.032 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.087 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.123 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.194 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.243 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.282 | 
     | LZSS/data_queue_reg_4__7_ | CK ^         | DFFSRX2   | 0.026 |   3.854 |    5.309 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin LZSS/data_queue_reg_5__4_/CK 
Endpoint:   LZSS/data_queue_reg_5__4_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[4]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.388
  Slack Time                    1.455
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[4] ^    |          |       |   5.078 |    3.622 | 
     | ipad_dat04                | PAD ^ -> C ^ | PDIDGZ   | 0.056 |   5.133 |    3.678 | 
     | LZSS/U43572               | A ^ -> Y v   | CLKINVX1 | 0.091 |   5.224 |    3.769 | 
     | LZSS/U55156               | A0 v -> Y ^  | OAI22XL  | 0.086 |   5.310 |    3.854 | 
     | LZSS/U55153               | B ^ -> Y ^   | OR4X1    | 0.079 |   5.388 |    3.933 | 
     | LZSS/data_queue_reg_5__4_ | D ^          | DFFSRX1  | 0.000 |   5.388 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.033 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.088 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.124 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.195 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.243 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.283 | 
     | LZSS/data_queue_reg_5__4_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.309 | 
     +-----------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin LZSS/data_queue_reg_5__5_/CK 
Endpoint:   LZSS/data_queue_reg_5__5_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[21]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.936
  Arrival Time                  5.399
  Slack Time                    1.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[21] ^   |          |       |   5.078 |    3.615 | 
     | ipad_dat21                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.662 | 
     | LZSS/U43566               | A ^ -> Y v   | CLKINVX1 | 0.073 |   5.197 |    3.734 | 
     | LZSS/U55158               | B0 v -> Y ^  | OAI22XL  | 0.115 |   5.313 |    3.850 | 
     | LZSS/U55157               | D ^ -> Y ^   | OR4X1    | 0.086 |   5.399 |    3.936 | 
     | LZSS/data_queue_reg_5__5_ | D ^          | DFFSRX1  | 0.000 |   5.399 |    3.936 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.041 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    5.095 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.131 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.202 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.251 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.299 | 
     | LZSS/data_queue_reg_5__5_ | CK ^         | DFFSRX1   | 0.021 |   3.857 |    5.320 | 
     +-----------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin LZSS/data_queue_reg_4__3_/CK 
Endpoint:   LZSS/data_queue_reg_4__3_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[27]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.850
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.926
  Arrival Time                  5.394
  Slack Time                    1.468
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[27] ^   |          |       |   5.078 |    3.609 | 
     | ipad_dat27                | PAD ^ -> C ^ | PDIDGZ   | 0.038 |   5.115 |    3.647 | 
     | LZSS/U55204               | A ^ -> Y v   | CLKINVX1 | 0.093 |   5.208 |    3.740 | 
     | LZSS/U55015               | C0 v -> Y ^  | OAI222XL | 0.100 |   5.308 |    3.840 | 
     | LZSS/U55013               | C ^ -> Y ^   | OR4X1    | 0.086 |   5.394 |    3.926 | 
     | LZSS/data_queue_reg_4__3_ | D ^          | DFFSRXL  | 0.000 |   5.394 |    3.926 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.046 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.101 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.137 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.208 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.256 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.296 | 
     | LZSS/data_queue_reg_4__3_ | CK ^         | DFFSRXL   | 0.022 |   3.850 |    5.318 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin LZSS/data_queue_reg_4__6_/CK 
Endpoint:   LZSS/data_queue_reg_4__6_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[14]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.854
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.933
  Arrival Time                  5.403
  Slack Time                    1.470
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[14] ^   |          |       |   5.078 |    3.608 | 
     | ipad_dat14                | PAD ^ -> C ^ | PDIDGZ   | 0.054 |   5.132 |    3.662 | 
     | LZSS/U55215               | A ^ -> Y v   | CLKINVX1 | 0.100 |   5.232 |    3.763 | 
     | LZSS/U55002               | A0 v -> Y ^  | OAI22XL  | 0.088 |   5.321 |    3.851 | 
     | LZSS/U55001               | D ^ -> Y ^   | OR4X1    | 0.082 |   5.403 |    3.933 | 
     | LZSS/data_queue_reg_4__6_ | D ^          | DFFSRX1  | 0.000 |   5.403 |    3.933 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.047 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.102 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.138 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.209 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.258 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.297 | 
     | LZSS/data_queue_reg_4__6_ | CK ^         | DFFSRX1   | 0.026 |   3.854 |    5.323 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin LZSS/data_queue_reg_3__4_/CK 
Endpoint:   LZSS/data_queue_reg_3__4_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[20]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.845
+ Hold                         -0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.919
  Arrival Time                  5.391
  Slack Time                    1.472
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[20] ^   |          |       |   5.078 |    3.606 | 
     | ipad_dat20                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.653 | 
     | LZSS/U43565               | A ^ -> Y v   | CLKINVX1 | 0.085 |   5.209 |    3.737 | 
     | LZSS/U55118               | C0 v -> Y ^  | OAI222XL | 0.098 |   5.307 |    3.835 | 
     | LZSS/U55117               | C ^ -> Y ^   | OR4X1    | 0.084 |   5.391 |    3.919 | 
     | LZSS/data_queue_reg_3__4_ | D ^          | DFFRX2   | 0.000 |   5.391 |    3.919 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.050 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.105 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.140 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.212 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.260 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.300 | 
     | LZSS/data_queue_reg_3__4_ | CK ^         | DFFRX2    | 0.018 |   3.845 |    5.317 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin LZSS/data_queue_reg_3__3_/CK 
Endpoint:   LZSS/data_queue_reg_3__3_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[19]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.848
+ Hold                         -0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.922
  Arrival Time                  5.396
  Slack Time                    1.474
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[19] ^   |          |       |   5.078 |    3.603 | 
     | ipad_dat19                | PAD ^ -> C ^ | PDIDGZ   | 0.050 |   5.128 |    3.653 | 
     | LZSS/U43564               | A ^ -> Y v   | CLKINVX1 | 0.080 |   5.208 |    3.733 | 
     | LZSS/U55122               | C0 v -> Y ^  | OAI222XL | 0.107 |   5.315 |    3.840 | 
     | LZSS/U55121               | C ^ -> Y ^   | OR4X1    | 0.082 |   5.396 |    3.922 | 
     | LZSS/data_queue_reg_3__3_ | D ^          | DFFRX2   | 0.000 |   5.396 |    3.922 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.052 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.107 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.143 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.214 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.262 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.302 | 
     | LZSS/data_queue_reg_3__3_ | CK ^         | DFFRX2    | 0.020 |   3.848 |    5.322 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin LZSS/data_queue_reg_4__5_/CK 
Endpoint:   LZSS/data_queue_reg_4__5_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[21]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.937
  Arrival Time                  5.412
  Slack Time                    1.475
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[21] ^   |          |       |   5.078 |    3.603 | 
     | ipad_dat21                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.650 | 
     | LZSS/U43566               | A ^ -> Y v   | CLKINVX1 | 0.073 |   5.197 |    3.722 | 
     | LZSS/U55007               | A0 v -> Y ^  | OAI222XL | 0.128 |   5.326 |    3.851 | 
     | LZSS/U55005               | C ^ -> Y ^   | OR4X1    | 0.086 |   5.412 |    3.937 | 
     | LZSS/data_queue_reg_4__5_ | D ^          | DFFSRX2  | 0.000 |   5.412 |    3.937 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.053 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.108 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.143 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.215 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.263 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.311 | 
     | LZSS/data_queue_reg_4__5_ | CK ^         | DFFSRX2   | 0.021 |   3.857 |    5.332 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin LZSS/data_queue_reg_3__5_/CK 
Endpoint:   LZSS/data_queue_reg_3__5_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[21]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.845
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.913
  Arrival Time                  5.389
  Slack Time                    1.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[21] ^   |          |       |   5.078 |    3.601 | 
     | ipad_dat21                | PAD ^ -> C ^ | PDIDGZ   | 0.047 |   5.125 |    3.648 | 
     | LZSS/U43566               | A ^ -> Y v   | CLKINVX1 | 0.073 |   5.197 |    3.721 | 
     | LZSS/U55114               | C0 v -> Y ^  | OAI222XL | 0.088 |   5.286 |    3.809 | 
     | LZSS/U55113               | C ^ -> Y ^   | OR4X1    | 0.103 |   5.389 |    3.913 | 
     | LZSS/data_queue_reg_3__5_ | D ^          | DFFRX4   | 0.000 |   5.389 |    3.913 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.054 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.109 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.145 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.216 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.264 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.304 | 
     | LZSS/data_queue_reg_3__5_ | CK ^         | DFFRX4    | 0.018 |   3.845 |    5.322 | 
     +-----------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin LZSS/data_queue_reg_3__7_/CK 
Endpoint:   LZSS/data_queue_reg_3__7_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[23]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.927
  Arrival Time                  5.404
  Slack Time                    1.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[23] ^   |          |       |   5.078 |    3.601 | 
     | ipad_dat23                | PAD ^ -> C ^ | PDIDGZ   | 0.039 |   5.116 |    3.639 | 
     | LZSS/U43568               | A ^ -> Y v   | CLKINVX1 | 0.082 |   5.199 |    3.722 | 
     | LZSS/U55106               | C0 v -> Y ^  | OAI222XL | 0.115 |   5.314 |    3.837 | 
     | LZSS/U55105               | C ^ -> Y ^   | OR4X1    | 0.090 |   5.404 |    3.927 | 
     | LZSS/data_queue_reg_3__7_ | D ^          | DFFRX4   | 0.000 |   5.404 |    3.927 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.055 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    5.109 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.145 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.216 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.265 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.313 | 
     | LZSS/data_queue_reg_3__7_ | CK ^         | DFFRX4    | 0.021 |   3.857 |    5.334 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin LZSS/data_queue_reg_4__2_/CK 
Endpoint:   LZSS/data_queue_reg_4__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[26]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.850
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.930
  Arrival Time                  5.410
  Slack Time                    1.480
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[26] ^   |          |       |   5.078 |    3.597 | 
     | ipad_dat26                | PAD ^ -> C ^ | PDIDGZ   | 0.037 |   5.114 |    3.634 | 
     | LZSS/U55203               | A ^ -> Y v   | CLKINVX1 | 0.097 |   5.211 |    3.731 | 
     | LZSS/U55019               | C0 v -> Y ^  | OAI222XL | 0.108 |   5.319 |    3.839 | 
     | LZSS/U55017               | C ^ -> Y ^   | OR4X1    | 0.091 |   5.410 |    3.930 | 
     | LZSS/data_queue_reg_4__2_ | D ^          | DFFSRX2  | 0.000 |   5.410 |    3.930 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.058 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    5.113 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.149 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.220 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.268 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.308 | 
     | LZSS/data_queue_reg_4__2_ | CK ^         | DFFSRX2   | 0.022 |   3.850 |    5.330 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin LZSS/data_queue_reg_3__1_/CK 
Endpoint:   LZSS/data_queue_reg_3__1_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[17]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.847
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.908
  Arrival Time                  5.398
  Slack Time                    1.490
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[17] ^   |          |       |   5.078 |    3.588 | 
     | ipad_dat17                | PAD ^ -> C ^ | PDIDGZ   | 0.052 |   5.129 |    3.640 | 
     | LZSS/U43562               | A ^ -> Y v   | CLKINVX1 | 0.079 |   5.208 |    3.719 | 
     | LZSS/U55130               | C0 v -> Y ^  | OAI222XL | 0.095 |   5.303 |    3.813 | 
     | LZSS/U55129               | C ^ -> Y ^   | OR4X1    | 0.095 |   5.398 |    3.908 | 
     | LZSS/data_queue_reg_3__1_ | D ^          | DFFRX1   | 0.000 |   5.398 |    3.908 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.067 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.122 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.158 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.229 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.278 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.317 | 
     | LZSS/data_queue_reg_3__1_ | CK ^         | DFFRX1    | 0.020 |   3.847 |    5.337 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin LZSS/data_queue_reg_3__0_/CK 
Endpoint:   LZSS/data_queue_reg_3__0_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[16]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.849
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.926
  Arrival Time                  5.422
  Slack Time                    1.496
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[16] ^   |          |       |   5.078 |    3.582 | 
     | ipad_dat16                | PAD ^ -> C ^ | PDIDGZ   | 0.054 |   5.131 |    3.635 | 
     | LZSS/U43577               | A ^ -> Y v   | CLKINVX1 | 0.081 |   5.212 |    3.716 | 
     | LZSS/U55134               | C0 v -> Y ^  | OAI222XL | 0.088 |   5.300 |    3.805 | 
     | LZSS/U55133               | C ^ -> Y ^   | OR4X1    | 0.121 |   5.422 |    3.926 | 
     | LZSS/data_queue_reg_3__0_ | D ^          | DFFSRX2  | 0.000 |   5.422 |    3.926 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.073 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.128 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.164 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.235 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.284 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.323 | 
     | LZSS/data_queue_reg_3__0_ | CK ^         | DFFSRX2   | 0.021 |   3.849 |    5.345 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin LZSS/data_queue_reg_3__6_/CK 
Endpoint:   LZSS/data_queue_reg_3__6_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[22]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.848
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.925
  Arrival Time                  5.425
  Slack Time                    1.499
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[22] ^   |          |       |   5.078 |    3.578 | 
     | ipad_dat22                | PAD ^ -> C ^ | PDIDGZ   | 0.046 |   5.123 |    3.624 | 
     | LZSS/U43567               | A ^ -> Y v   | CLKINVX1 | 0.082 |   5.205 |    3.706 | 
     | LZSS/U55110               | C0 v -> Y ^  | OAI222XL | 0.094 |   5.299 |    3.800 | 
     | LZSS/U55109               | C ^ -> Y ^   | OR4X1    | 0.125 |   5.424 |    3.925 | 
     | LZSS/data_queue_reg_3__6_ | D ^          | DFFSRX2  | 0.000 |   5.425 |    3.925 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.077 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.132 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.167 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.239 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.287 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.327 | 
     | LZSS/data_queue_reg_3__6_ | CK ^         | DFFSRX2   | 0.021 |   3.848 |    5.347 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin LZSS/data_queue_reg_3__2_/CK 
Endpoint:   LZSS/data_queue_reg_3__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[18]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.847
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.908
  Arrival Time                  5.416
  Slack Time                    1.508
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[18] ^   |          |       |   5.078 |    3.569 | 
     | ipad_dat18                | PAD ^ -> C ^ | PDIDGZ   | 0.051 |   5.129 |    3.620 | 
     | LZSS/U43563               | A ^ -> Y v   | CLKINVX1 | 0.086 |   5.214 |    3.706 | 
     | LZSS/U55126               | C0 v -> Y ^  | OAI222XL | 0.105 |   5.319 |    3.811 | 
     | LZSS/U55125               | C ^ -> Y ^   | OR4X1    | 0.097 |   5.416 |    3.908 | 
     | LZSS/data_queue_reg_3__2_ | D ^          | DFFRX1   | 0.000 |   5.416 |    3.908 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.086 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    5.141 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.176 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.248 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.296 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.336 | 
     | LZSS/data_queue_reg_3__2_ | CK ^         | DFFRX1    | 0.019 |   3.847 |    5.355 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin LZSS/data_queue_reg_4__4_/CK 
Endpoint:   LZSS/data_queue_reg_4__4_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[4]                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.857
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.937
  Arrival Time                  5.447
  Slack Time                    1.510
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[4] ^    |          |       |   5.078 |    3.568 | 
     | ipad_dat04                | PAD ^ -> C ^ | PDIDGZ   | 0.056 |   5.133 |    3.623 | 
     | LZSS/U43572               | A ^ -> Y v   | CLKINVX1 | 0.091 |   5.224 |    3.714 | 
     | LZSS/U55010               | B0 v -> Y ^  | OAI22XL  | 0.125 |   5.349 |    3.839 | 
     | LZSS/U55009               | D ^ -> Y ^   | OR4X1    | 0.098 |   5.447 |    3.936 | 
     | LZSS/data_queue_reg_4__4_ | D ^          | DFFSRX2  | 0.000 |   5.447 |    3.937 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.088 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.632 |    5.143 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.178 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.739 |    5.250 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.298 | 
     | clk_i__L4_I7              | A v -> Y ^   | CLKINVX12 | 0.048 |   3.836 |    5.346 | 
     | LZSS/data_queue_reg_4__4_ | CK ^         | DFFSRX2   | 0.021 |   3.857 |    5.367 | 
     +-----------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin LZSS/data_queue_reg_4__1_/CK 
Endpoint:   LZSS/data_queue_reg_4__1_/D (^) checked with  leading edge of 'clk'
Beginpoint: data[25]                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Analysis View: av_func_mode_min
Other End Arrival Time          3.850
+ Hold                         -0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 3.924
  Arrival Time                  5.438
  Slack Time                    1.514
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.578
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.078
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                           |              |          |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+---------+----------| 
     |                           | data[25] ^   |          |       |   5.078 |    3.564 | 
     | ipad_dat25                | PAD ^ -> C ^ | PDIDGZ   | 0.039 |   5.117 |    3.603 | 
     | LZSS/U55202               | A ^ -> Y v   | CLKINVX1 | 0.100 |   5.217 |    3.703 | 
     | LZSS/U55023               | C0 v -> Y ^  | OAI222XL | 0.102 |   5.319 |    3.805 | 
     | LZSS/U55021               | C ^ -> Y ^   | OR4X1    | 0.119 |   5.437 |    3.924 | 
     | LZSS/data_queue_reg_4__1_ | D ^          | DFFSRX4  | 0.000 |   5.438 |    3.924 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   3.578
     = Beginpoint Arrival Time            3.578
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     |                           | clk ^        |           |       |   3.578 |    5.091 | 
     | ipad_clk                  | PAD ^ -> C ^ | PDIDGZ    | 0.055 |   3.633 |    5.146 | 
     | clk_i__L1_I0              | A ^ -> Y v   | CLKINVX20 | 0.036 |   3.668 |    5.182 | 
     | clk_i__L2_I0              | A v -> Y ^   | CLKINVX20 | 0.071 |   3.740 |    5.253 | 
     | clk_i__L3_I1              | A ^ -> Y v   | CLKINVX20 | 0.049 |   3.788 |    5.302 | 
     | clk_i__L4_I8              | A v -> Y ^   | CLKINVX16 | 0.040 |   3.828 |    5.341 | 
     | LZSS/data_queue_reg_4__1_ | CK ^         | DFFSRX4   | 0.022 |   3.850 |    5.364 | 
     +-----------------------------------------------------------------------------------+ 

