<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>boards/mulle/include/periph_conf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6c8313236d9db5b969ca7d150fe527de.html">boards</a></li><li class="navelem"><a class="el" href="dir_983ed7f9e46e2ea475e8b87dcdf41771.html">mulle</a></li><li class="navelem"><a class="el" href="dir_637bd86c1f9c9304f9b33af0ea10d3c3.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h File Reference<div class="ingroups"><a class="el" href="group__board__mulle.html">Eistec Mulle</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;periph_cpu.h&quot;</code><br />
</div>
<p><a href="boards_2mulle_2include_2periph__conf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock system configuration</div></td></tr>
<tr class="memitem:a7df8822bbe0de1ad2ff88bf803a51bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a7df8822bbe0de1ad2ff88bf803a51bf3">KINETIS_CPU_USE_MCG</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a7df8822bbe0de1ad2ff88bf803a51bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8070487bb7fd5848921d7567d7602ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aa8070487bb7fd5848921d7567d7602ba">KINETIS_MCG_USE_ERC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa8070487bb7fd5848921d7567d7602ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020774aa92fa872d5e8f5cd43c26e5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a020774aa92fa872d5e8f5cd43c26e5a2">KINETIS_MCG_USE_PLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a020774aa92fa872d5e8f5cd43c26e5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef534d45c65c7b90ce32348d065aa56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a9ef534d45c65c7b90ce32348d065aa56">KINETIS_MCG_DCO_RANGE</a>&#160;&#160;&#160;(96000000U)</td></tr>
<tr class="separator:a9ef534d45c65c7b90ce32348d065aa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31578e941d37d0db61f53d629d760844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a31578e941d37d0db61f53d629d760844">KINETIS_MCG_ERC_OSCILLATOR</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a31578e941d37d0db61f53d629d760844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5f7db81088d967ef120a9230fc6b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#afe5f7db81088d967ef120a9230fc6b33">KINETIS_MCG_ERC_FRDIV</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afe5f7db81088d967ef120a9230fc6b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb584f317f3a4cb38b6cae879230531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a1bb584f317f3a4cb38b6cae879230531">KINETIS_MCG_ERC_RANGE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1bb584f317f3a4cb38b6cae879230531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae403c5b526ef33de19f7a6428cfdc72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ae403c5b526ef33de19f7a6428cfdc72c">KINETIS_MCG_ERC_FREQ</a>&#160;&#160;&#160;(32768U)</td></tr>
<tr class="separator:ae403c5b526ef33de19f7a6428cfdc72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf80ae1c70da6f1932185345fb089ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>&#160;&#160;&#160;8000000u</td></tr>
<tr class="separator:acf80ae1c70da6f1932185345fb089ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab701f4ea593c322e0f7a3ee5f0572834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>&#160;&#160;&#160;32768u</td></tr>
<tr class="separator:ab701f4ea593c322e0f7a3ee5f0572834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925e4835a9fdb52f03bd354d62d6ba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a>&#160;&#160;&#160;32768u</td></tr>
<tr class="separator:a925e4835a9fdb52f03bd354d62d6ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741ad9275688de8051f4bebd98a682bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a>&#160;&#160;&#160;4000000u</td></tr>
<tr class="separator:a741ad9275688de8051f4bebd98a682bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87431195115b66c4874dc05a6eae554f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>&#160;&#160;&#160;(<a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a> * 2929u)</td></tr>
<tr class="separator:a87431195115b66c4874dc05a6eae554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b8fb0bde3602f542629a3a73f3cb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a47b8fb0bde3602f542629a3a73f3cb96">CLOCK_BUSCLOCK</a>&#160;&#160;&#160;(<a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a> / 2)</td></tr>
<tr class="separator:a47b8fb0bde3602f542629a3a73f3cb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Timer configuration</div></td></tr>
<tr class="memitem:a5f68f194b32c0deea003fa8a56a848e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a5f68f194b32c0deea003fa8a56a848e5">PIT_NUMOF</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a5f68f194b32c0deea003fa8a56a848e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3c916098ef9d754a85e9d65d6fb34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a4d3c916098ef9d754a85e9d65d6fb34e">PIT_CONFIG</a></td></tr>
<tr class="separator:a4d3c916098ef9d754a85e9d65d6fb34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af404dfea11a245ccd77baec388c2da5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af404dfea11a245ccd77baec388c2da5a">LPTMR_NUMOF</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:af404dfea11a245ccd77baec388c2da5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403e041dff680770a6206018e406f72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a403e041dff680770a6206018e406f72c">LPTMR_CONFIG</a></td></tr>
<tr class="separator:a403e041dff680770a6206018e406f72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">TIMER_NUMOF</a>&#160;&#160;&#160;((<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#a5f68f194b32c0deea003fa8a56a848e5">PIT_NUMOF</a>) + (<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#af404dfea11a245ccd77baec388c2da5a">LPTMR_NUMOF</a>))</td></tr>
<tr class="separator:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422423244be42d00a0fbc27cdc1798f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a422423244be42d00a0fbc27cdc1798f5">PIT_BASECLOCK</a>&#160;&#160;&#160;(<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#a47b8fb0bde3602f542629a3a73f3cb96">CLOCK_BUSCLOCK</a>)</td></tr>
<tr class="separator:a422423244be42d00a0fbc27cdc1798f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb29abf2831ba91f87ee10a7450de9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aaeb29abf2831ba91f87ee10a7450de9f">PIT_CLOCKGATE</a>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC6, <a class="el" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae">SIM_SCGC6_PIT_SHIFT</a>))</td></tr>
<tr class="separator:aaeb29abf2831ba91f87ee10a7450de9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c7a21c9d38b2e3cfaf660b70e59272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aa1c7a21c9d38b2e3cfaf660b70e59272">PIT_ISR_0</a>&#160;&#160;&#160;<a class="el" href="kw2x_2vectors_8c.html#affba067025d60b561b3dd740b30afe49">isr_pit1</a></td></tr>
<tr class="separator:aa1c7a21c9d38b2e3cfaf660b70e59272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fb8843db54b7373933bfe8b817a930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab1fb8843db54b7373933bfe8b817a930">PIT_ISR_1</a>&#160;&#160;&#160;<a class="el" href="kw2x_2vectors_8c.html#a0900fc0a11e92a2a909f09b5e39ed282">isr_pit3</a></td></tr>
<tr class="separator:ab1fb8843db54b7373933bfe8b817a930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92b3018f33615954594e9ea395991d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aa92b3018f33615954594e9ea395991d1">LPTMR_ISR_0</a>&#160;&#160;&#160;<a class="el" href="kw2x_2vectors_8c.html#a7befe079d2cd7e1685322cef813f4e10">isr_lptmr0</a></td></tr>
<tr class="separator:aa92b3018f33615954594e9ea395991d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UART configuration</div></td></tr>
<tr class="memitem:a850405f2aaa352ad264346531f0e6230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230">UART_NUMOF</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a850405f2aaa352ad264346531f0e6230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1daeefb24c97883fb801bee8a72fda3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a1daeefb24c97883fb801bee8a72fda3c">UART_0_EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a1daeefb24c97883fb801bee8a72fda3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ed65952eb61b96d531cb2bd56f5114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ad2ed65952eb61b96d531cb2bd56f5114">UART_1_EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad2ed65952eb61b96d531cb2bd56f5114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8788ab19b623194e7c9e783ad64b0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ae8788ab19b623194e7c9e783ad64b0d9">UART_2_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae8788ab19b623194e7c9e783ad64b0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824306f809673d5293fd200b79a0140e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a824306f809673d5293fd200b79a0140e">UART_3_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a824306f809673d5293fd200b79a0140e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a504703eabeb3a4f0fe69998b77446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a38a504703eabeb3a4f0fe69998b77446">UART_4_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a38a504703eabeb3a4f0fe69998b77446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167b9436613206825d105fee53d246ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a167b9436613206825d105fee53d246ee">UART_IRQ_PRIO</a>&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td></tr>
<tr class="separator:a167b9436613206825d105fee53d246ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e13315eb3c430e36d19cbec5be6c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ad9e13315eb3c430e36d19cbec5be6c2b">UART_0_DEV</a>&#160;&#160;&#160;<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a></td></tr>
<tr class="separator:ad9e13315eb3c430e36d19cbec5be6c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c179955e61cfb5805ae943b5841efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a09c179955e61cfb5805ae943b5841efb">UART_0_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">SIM_SCGC4_UART1_SHIFT</a>) = 1)</td></tr>
<tr class="separator:a09c179955e61cfb5805ae943b5841efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e4fcbe594e13b3dbd523bb56e9851a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a86e4fcbe594e13b3dbd523bb56e9851a">UART_0_CLKDIS</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">SIM_SCGC4_UART1_SHIFT</a>) = 0)</td></tr>
<tr class="separator:a86e4fcbe594e13b3dbd523bb56e9851a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b9be466bbaf9f15f027d6b777c23fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a41b9be466bbaf9f15f027d6b777c23fb">UART_0_CLK</a>&#160;&#160;&#160;(<a class="el" href="system___m_k60_d10_8h.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a>)</td></tr>
<tr class="separator:a41b9be466bbaf9f15f027d6b777c23fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2b8b85ef8d840b829d13c8fae3fca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ade2b8b85ef8d840b829d13c8fae3fca0">UART_0_IRQ_CHAN</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></td></tr>
<tr class="separator:ade2b8b85ef8d840b829d13c8fae3fca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713e03d19734d793baee3d1cc25c2dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a713e03d19734d793baee3d1cc25c2dbb">UART_0_ISR</a>&#160;&#160;&#160;<a class="el" href="k60_2vectors_8c.html#ad510837b7788e0ce654d2dda578c9531">isr_uart1_status</a></td></tr>
<tr class="separator:a713e03d19734d793baee3d1cc25c2dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b917f8775e3cd17307b7592981e4ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a1b917f8775e3cd17307b7592981e4ba2">UART_0_PORT_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">SIM_SCGC5_PORTC_SHIFT</a>) = 1)</td></tr>
<tr class="separator:a1b917f8775e3cd17307b7592981e4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd37b7a15850d066c9c75f62459c40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a3dd37b7a15850d066c9c75f62459c40e">UART_0_PORT</a>&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a></td></tr>
<tr class="separator:a3dd37b7a15850d066c9c75f62459c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b103d30343c6b2a7a14a6d2e10a451d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a9b103d30343c6b2a7a14a6d2e10a451d">UART_0_TX_PIN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a9b103d30343c6b2a7a14a6d2e10a451d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfea5d9974b4daff3707010ecf6e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aabfea5d9974b4daff3707010ecf6e682">UART_0_RX_PIN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aabfea5d9974b4daff3707010ecf6e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70d81a133238d85d82f9a0b59bd3af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ae70d81a133238d85d82f9a0b59bd3af1">UART_0_AF</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ae70d81a133238d85d82f9a0b59bd3af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b08a205500b4fe7cfb6b40377dff67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aa9b08a205500b4fe7cfb6b40377dff67">UART_0_TX_PCR_MUX</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:aa9b08a205500b4fe7cfb6b40377dff67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac468d0dcf8dbaeb6e7b9f62676e8bf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ac468d0dcf8dbaeb6e7b9f62676e8bf2a">UART_0_RX_PCR_MUX</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ac468d0dcf8dbaeb6e7b9f62676e8bf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9002bb11aed8ce6652fd332dc308b57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a9002bb11aed8ce6652fd332dc308b57a">UART_1_DEV</a>&#160;&#160;&#160;<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a></td></tr>
<tr class="separator:a9002bb11aed8ce6652fd332dc308b57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54346d36fedb4d5aae7e493eb8d53b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a54346d36fedb4d5aae7e493eb8d53b4e">UART_1_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">SIM_SCGC4_UART0_SHIFT</a>) = 1)</td></tr>
<tr class="separator:a54346d36fedb4d5aae7e493eb8d53b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5911c1c9d3a03d3d27c1a97e7386096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af5911c1c9d3a03d3d27c1a97e7386096">UART_1_CLKDIS</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">SIM_SCGC4_UART0_SHIFT</a>) = 0)</td></tr>
<tr class="separator:af5911c1c9d3a03d3d27c1a97e7386096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42908948733621036e59decb745d891b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a42908948733621036e59decb745d891b">UART_1_CLK</a>&#160;&#160;&#160;(<a class="el" href="system___m_k60_d10_8h.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a>)</td></tr>
<tr class="separator:a42908948733621036e59decb745d891b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a41db16ec24b384af7f3c6f1be6daab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a6a41db16ec24b384af7f3c6f1be6daab">UART_1_IRQ_CHAN</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></td></tr>
<tr class="separator:a6a41db16ec24b384af7f3c6f1be6daab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9358264b5cbce69dddad098a8600aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af9358264b5cbce69dddad098a8600aae">UART_1_ISR</a>&#160;&#160;&#160;<a class="el" href="k60_2vectors_8c.html#a8dabbfd749a82ceb212d9abf0224eec6">isr_uart0_status</a></td></tr>
<tr class="separator:af9358264b5cbce69dddad098a8600aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ad8a1cd4a3f6afe2b72dd5168bf1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab0ad8a1cd4a3f6afe2b72dd5168bf1e1">UART_1_PORT_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">SIM_SCGC5_PORTA_SHIFT</a>) = 1)</td></tr>
<tr class="separator:ab0ad8a1cd4a3f6afe2b72dd5168bf1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d170d86ecd01ddf5141ee3c7e009390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a3d170d86ecd01ddf5141ee3c7e009390">UART_1_PORT</a>&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a></td></tr>
<tr class="separator:a3d170d86ecd01ddf5141ee3c7e009390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae595a4cd3e4449189464c85a2168e338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ae595a4cd3e4449189464c85a2168e338">UART_1_TX_PIN</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ae595a4cd3e4449189464c85a2168e338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c91cbc0d86c433be354772531d8de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a03c91cbc0d86c433be354772531d8de0">UART_1_RX_PIN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a03c91cbc0d86c433be354772531d8de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d02d8fdb67692a551d08a843c61e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a69d02d8fdb67692a551d08a843c61e7f">UART_1_AF</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a69d02d8fdb67692a551d08a843c61e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4d89be069b7963248dd49b1717ceb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a8e4d89be069b7963248dd49b1717ceb6">UART_1_TX_PCR_MUX</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8e4d89be069b7963248dd49b1717ceb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9441bfd2298e0ee343ca491f53a91969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a9441bfd2298e0ee343ca491f53a91969">UART_1_RX_PCR_MUX</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a9441bfd2298e0ee343ca491f53a91969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DAC configuration</div></td></tr>
<tr class="memitem:afb9f8f5bae2daf0aa1f36005f9e51302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#afb9f8f5bae2daf0aa1f36005f9e51302">DAC_CONFIG</a></td></tr>
<tr class="separator:afb9f8f5bae2daf0aa1f36005f9e51302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6ae6694d0a51952fb26d994de93d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a2d6ae6694d0a51952fb26d994de93d12">DAC_NUMOF</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2d6ae6694d0a51952fb26d994de93d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C baud rate configuration</div></td></tr>
<tr class="memitem:a8a6a08e199cfe280b8aa424ac6c49ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a8a6a08e199cfe280b8aa424ac6c49ece">KINETIS_I2C_F_ICR_LOW</a>&#160;&#160;&#160;(0x3D)</td></tr>
<tr class="separator:a8a6a08e199cfe280b8aa424ac6c49ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc93e7131f2643e92cbf7198e2f9cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a9fc93e7131f2643e92cbf7198e2f9cfe">KINETIS_I2C_F_MULT_LOW</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a9fc93e7131f2643e92cbf7198e2f9cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555351242af46843196fd4cc0136d47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a555351242af46843196fd4cc0136d47f">KINETIS_I2C_F_ICR_NORMAL</a>&#160;&#160;&#160;(0x1F)</td></tr>
<tr class="separator:a555351242af46843196fd4cc0136d47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05fc8c24ea2ee291c49d595e87accb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aa05fc8c24ea2ee291c49d595e87accb3">KINETIS_I2C_F_MULT_NORMAL</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa05fc8c24ea2ee291c49d595e87accb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa970a73bc3e2e861bf2f6ff8a403b3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aa970a73bc3e2e861bf2f6ff8a403b3f8">KINETIS_I2C_F_ICR_FAST</a>&#160;&#160;&#160;(0x17)</td></tr>
<tr class="separator:aa970a73bc3e2e861bf2f6ff8a403b3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f8400d44a138f36f9220ee9e952558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af2f8400d44a138f36f9220ee9e952558">KINETIS_I2C_F_MULT_FAST</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:af2f8400d44a138f36f9220ee9e952558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8e0d403aa69df343080424aea649fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a5c8e0d403aa69df343080424aea649fd">KINETIS_I2C_F_ICR_FAST_PLUS</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr class="separator:a5c8e0d403aa69df343080424aea649fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5b05d95c0d38fc9d14d13cc54d26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ade5b05d95c0d38fc9d14d13cc54d26c5">KINETIS_I2C_F_MULT_FAST_PLUS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ade5b05d95c0d38fc9d14d13cc54d26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C configuration</div></td></tr>
<tr class="memitem:abce62e16a6e3b3205801fed93c51692d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#abce62e16a6e3b3205801fed93c51692d">I2C_NUMOF</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:abce62e16a6e3b3205801fed93c51692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f0572ec4591ff6f7763fe13cdbe364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab5f0572ec4591ff6f7763fe13cdbe364">I2C_CLK</a>&#160;&#160;&#160;<a class="el" href="system___m_k60_d10_8h.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a></td></tr>
<tr class="separator:ab5f0572ec4591ff6f7763fe13cdbe364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacc0bb8ba1485b3fead40ad1e344b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#adacc0bb8ba1485b3fead40ad1e344b9d">I2C_0_EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adacc0bb8ba1485b3fead40ad1e344b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e8bbe2833e9e2aa3f90cade61232b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a51e8bbe2833e9e2aa3f90cade61232b8">I2C_1_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a51e8bbe2833e9e2aa3f90cade61232b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0bc389843ed85946f608482ee17929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a7a0bc389843ed85946f608482ee17929">I2C_IRQ_PRIO</a>&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td></tr>
<tr class="separator:a7a0bc389843ed85946f608482ee17929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001c05e38f0631311ff7ac4796e02219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a001c05e38f0631311ff7ac4796e02219">I2C_0_DEV</a>&#160;&#160;&#160;<a class="el" href="cpu_2lpc2387_2include_2i2c_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a></td></tr>
<tr class="separator:a001c05e38f0631311ff7ac4796e02219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71881c6ff84303fea209fdbaaf4fd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ac71881c6ff84303fea209fdbaaf4fd80">I2C_0_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">SIM_SCGC4_I2C0_SHIFT</a>) = 1)</td></tr>
<tr class="separator:ac71881c6ff84303fea209fdbaaf4fd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245425f4e8f3eb5ec1f8b62b89fa4425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a245425f4e8f3eb5ec1f8b62b89fa4425">I2C_0_CLKDIS</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">SIM_SCGC4_I2C0_SHIFT</a>) = 0)</td></tr>
<tr class="separator:a245425f4e8f3eb5ec1f8b62b89fa4425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a4a85e156a63bcc55231b914a69cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a17a4a85e156a63bcc55231b914a69cf7">I2C_0_IRQ</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></td></tr>
<tr class="separator:a17a4a85e156a63bcc55231b914a69cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bd1928af8b38b14c74ea793877553e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a98bd1928af8b38b14c74ea793877553e">I2C_0_IRQ_HANDLER</a>&#160;&#160;&#160;<a class="el" href="lpc1768_2vectors_8c.html#ac624a07c99e926fe16fabac998bdfeb4">isr_i2c0</a></td></tr>
<tr class="separator:a98bd1928af8b38b14c74ea793877553e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74dec59eacbdd43b01f99dd1b39e3f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a74dec59eacbdd43b01f99dd1b39e3f5e">I2C_0_PORT</a>&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a></td></tr>
<tr class="separator:a74dec59eacbdd43b01f99dd1b39e3f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acf5b012390421994b1a526f6fd0006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a2acf5b012390421994b1a526f6fd0006">I2C_0_PORT_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">SIM_SCGC5_PORTB_SHIFT</a>) = 1)</td></tr>
<tr class="separator:a2acf5b012390421994b1a526f6fd0006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a561bf98b080f6503e1e4e5295b33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af3a561bf98b080f6503e1e4e5295b33d">I2C_0_PIN_AF</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af3a561bf98b080f6503e1e4e5295b33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac4d22fb35e04b2787333699dcb83f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#aeac4d22fb35e04b2787333699dcb83f2">I2C_0_SDA_PIN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aeac4d22fb35e04b2787333699dcb83f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543d2d212fffb7a5502451345f451773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a543d2d212fffb7a5502451345f451773">I2C_0_SCL_PIN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a543d2d212fffb7a5502451345f451773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d35149ecb4057c967ee210c509a76e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a8d35149ecb4057c967ee210c509a76e8">I2C_0_PORT_CFG</a>&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#af3a561bf98b080f6503e1e4e5295b33d">I2C_0_PIN_AF</a>) | <a class="el" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2">PORT_PCR_ODE_MASK</a>)</td></tr>
<tr class="separator:a8d35149ecb4057c967ee210c509a76e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO configuration</div></td></tr>
<tr class="memitem:af018c12dde7fb6340f1296c853413c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af018c12dde7fb6340f1296c853413c00">GPIO_IRQ_PRIO</a>&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td></tr>
<tr class="separator:af018c12dde7fb6340f1296c853413c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RTC configuration</div></td></tr>
<tr class="memitem:a4201ed1203952946a7b53934fcc5dad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a4201ed1203952946a7b53934fcc5dad6">RTC_NUMOF</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a4201ed1203952946a7b53934fcc5dad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RTT configuration</div></td></tr>
<tr class="memitem:ac5c886cfa6263655176d9883cb30f3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ac5c886cfa6263655176d9883cb30f3ab">RTT_NUMOF</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ac5c886cfa6263655176d9883cb30f3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79096369a15694b9330f70630e61c8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a79096369a15694b9330f70630e61c8c1">RTT_IRQ_PRIO</a>&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td></tr>
<tr class="separator:a79096369a15694b9330f70630e61c8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af260dd94dbc8753c0514345c83e7398d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#af260dd94dbc8753c0514345c83e7398d">RTT_IRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></td></tr>
<tr class="separator:af260dd94dbc8753c0514345c83e7398d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf1b90e7fa30c5aa12e04408214a74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a4cf1b90e7fa30c5aa12e04408214a74d">RTT_ISR</a>&#160;&#160;&#160;<a class="el" href="stm32l1_2vectors_8c.html#adfcae9f6ae915e329e80f71c7ae28a8d">isr_rtc_alarm</a></td></tr>
<tr class="separator:a4cf1b90e7fa30c5aa12e04408214a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a7f1b3908490d3eb5fa9be2688b8b5c4d">RTT_DEV</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a></td></tr>
<tr class="separator:a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37089b496d31c113982f8f890d5905d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a37089b496d31c113982f8f890d5905d0">RTT_UNLOCK</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC6, <a class="el" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39">SIM_SCGC6_RTC_SHIFT</a>) = 1)</td></tr>
<tr class="separator:a37089b496d31c113982f8f890d5905d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec7c948b8c70db3c9394fc3dc145a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#afec7c948b8c70db3c9394fc3dc145a99">RTT_FREQUENCY</a>&#160;&#160;&#160;(1)             /* in Hz */</td></tr>
<tr class="separator:afec7c948b8c70db3c9394fc3dc145a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf35479af983db305b86991f0da5e37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#adf35479af983db305b86991f0da5e37a">RTT_LOAD_CAP_BITS</a>&#160;&#160;&#160;(<a class="el" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f">RTC_CR_SC4P_MASK</a> | <a class="el" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848">RTC_CR_SC2P_MASK</a> | RTC_CR_SC1P_MASK)</td></tr>
<tr class="separator:adf35479af983db305b86991f0da5e37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Random Number Generator configuration</div></td></tr>
<tr class="memitem:a8e44453a21ee5e3ed09beb5f3ce25ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a8e44453a21ee5e3ed09beb5f3ce25ec5">HWRNG_CLKEN</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC3, <a class="el" href="group___s_i_m___register___masks.html#ga998019751f05a8b543f2caf3f05fad17">SIM_SCGC3_RNGA_SHIFT</a>) = 1)</td></tr>
<tr class="separator:a8e44453a21ee5e3ed09beb5f3ce25ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321d9ef9b391ceea31e6abdb8bc0bec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a321d9ef9b391ceea31e6abdb8bc0bec5">HWRNG_CLKDIS</a>()&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC3, <a class="el" href="group___s_i_m___register___masks.html#ga998019751f05a8b543f2caf3f05fad17">SIM_SCGC3_RNGA_SHIFT</a>) = 0)</td></tr>
<tr class="separator:a321d9ef9b391ceea31e6abdb8bc0bec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ADC configuration</h2></td></tr>
<tr class="memitem:a2f0c741db24aa2ccded869ba53f6a302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a2f0c741db24aa2ccded869ba53f6a302">ADC_NUMOF</a>&#160;&#160;&#160;(sizeof(adc_config) / sizeof(adc_config[0]))</td></tr>
<tr class="separator:a2f0c741db24aa2ccded869ba53f6a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44adbd579bb180f3cfe8ec78932eb7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a44adbd579bb180f3cfe8ec78932eb7a1">PWM_NUMOF</a>&#160;&#160;&#160;(sizeof(pwm_config) / sizeof(pwm_config[0]))</td></tr>
<tr class="separator:a44adbd579bb180f3cfe8ec78932eb7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5c303292f2f3a27a2c901333aa4b560c"></a>Clock configuration values based on the configured 47988736Hz module clock.</p>
<p>Auto-generated by: <a class="el" href="calc__spi__scalers_8c.html">cpu/kinetis_common/dist/calc_spi_scalers/calc_spi_scalers.c</a> </p>
</td></tr>
<tr class="memitem:ab35a2b79568128efef74adf1ba1910a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab35a2b79568128efef74adf1ba1910a8">SPI_NUMOF</a>&#160;&#160;&#160;(sizeof(spi_config) / sizeof(spi_config[0]))</td></tr>
<tr class="separator:ab35a2b79568128efef74adf1ba1910a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f0c741db24aa2ccded869ba53f6a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0c741db24aa2ccded869ba53f6a302">&#9670;&nbsp;</a></span>ADC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_NUMOF&#160;&#160;&#160;(sizeof(adc_config) / sizeof(adc_config[0]))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00170">170</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a47b8fb0bde3602f542629a3a73f3cb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b8fb0bde3602f542629a3a73f3cb96">&#9670;&nbsp;</a></span>CLOCK_BUSCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLOCK_BUSCLOCK&#160;&#160;&#160;(<a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a> / 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00059">59</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a741ad9275688de8051f4bebd98a682bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741ad9275688de8051f4bebd98a682bc">&#9670;&nbsp;</a></span>CPU_INT_FAST_CLK_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_FAST_CLK_HZ&#160;&#160;&#160;4000000u</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value of the fast internal oscillator clock frequency in Hz </p>

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00054">54</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a925e4835a9fdb52f03bd354d62d6ba0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925e4835a9fdb52f03bd354d62d6ba0a">&#9670;&nbsp;</a></span>CPU_INT_SLOW_CLK_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INT_SLOW_CLK_HZ&#160;&#160;&#160;32768u</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value of the slow internal oscillator clock frequency in Hz </p>

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00052">52</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab701f4ea593c322e0f7a3ee5f0572834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab701f4ea593c322e0f7a3ee5f0572834">&#9670;&nbsp;</a></span>CPU_XTAL32k_CLK_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_XTAL32k_CLK_HZ&#160;&#160;&#160;32768u</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value of the external 32k crystal or oscillator clock frequency in Hz </p>

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00050">50</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="acf80ae1c70da6f1932185345fb089ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf80ae1c70da6f1932185345fb089ce2">&#9670;&nbsp;</a></span>CPU_XTAL_CLK_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_XTAL_CLK_HZ&#160;&#160;&#160;8000000u</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value of the external crystal or oscillator clock frequency in Hz </p>

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00048">48</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="afb9f8f5bae2daf0aa1f36005f9e51302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9f8f5bae2daf0aa1f36005f9e51302">&#9670;&nbsp;</a></span>DAC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gadfe0025fe66918c644e110c3b055c955">DAC0</a>, (uint32_t <span class="keyword">volatile</span> *)<a class="code" href="_m_k60_d10_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">BITBAND_REGADDR</a>(<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC2, <a class="code" href="group___s_i_m___register___masks.html#gaae3b27d52cfc735e1bdb66bff969acec">SIM_SCGC2_DAC0_SHIFT</a>) }, \</div><div class="line">  }</div><div class="ttc" id="group___s_i_m___peripheral___access___layer_html_ga3dd2f4c4bfb41778902b4b5350143d9e"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a></div><div class="ttdeci">#define SIM</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12040">MK60D10.h:12040</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gadfe0025fe66918c644e110c3b055c955"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gadfe0025fe66918c644e110c3b055c955">DAC0</a></div><div class="ttdeci">#define DAC0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00426">ezr32wg330f256r60.h:426</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_gaae3b27d52cfc735e1bdb66bff969acec"><div class="ttname"><a href="group___s_i_m___register___masks.html#gaae3b27d52cfc735e1bdb66bff969acec">SIM_SCGC2_DAC0_SHIFT</a></div><div class="ttdeci">#define SIM_SCGC2_DAC0_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11875">MK60D10.h:11875</a></div></div>
<div class="ttc" id="_m_k60_d10_8h_html_a42db34a6a5eeb0716be0f77e07d1ffb3"><div class="ttname"><a href="_m_k60_d10_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">BITBAND_REGADDR</a></div><div class="ttdeci">#define BITBAND_REGADDR(Reg, Bit)</div><div class="ttdoc">Macro to calculate address of an aliased word in the peripheral bitband area for a peripheral registe...</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00122">MK60D10.h:122</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00178">178</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a2d6ae6694d0a51952fb26d994de93d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6ae6694d0a51952fb26d994de93d12">&#9670;&nbsp;</a></span>DAC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_NUMOF&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00181">181</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a87431195115b66c4874dc05a6eae554f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87431195115b66c4874dc05a6eae554f">&#9670;&nbsp;</a></span>DEFAULT_SYSTEM_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEFAULT_SYSTEM_CLOCK&#160;&#160;&#160;(<a class="el" href="boards_2mulle_2include_2periph__conf_8h.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a> * 2929u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default System clock value </p>

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00056">56</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af018c12dde7fb6340f1296c853413c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af018c12dde7fb6340f1296c853413c00">&#9670;&nbsp;</a></span>GPIO_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IRQ_PRIO&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00343">343</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a321d9ef9b391ceea31e6abdb8bc0bec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321d9ef9b391ceea31e6abdb8bc0bec5">&#9670;&nbsp;</a></span>HWRNG_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRNG_CLKDIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC3, <a class="el" href="group___s_i_m___register___masks.html#ga998019751f05a8b543f2caf3f05fad17">SIM_SCGC3_RNGA_SHIFT</a>) = 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00385">385</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a8e44453a21ee5e3ed09beb5f3ce25ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e44453a21ee5e3ed09beb5f3ce25ec5">&#9670;&nbsp;</a></span>HWRNG_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRNG_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC3, <a class="el" href="group___s_i_m___register___masks.html#ga998019751f05a8b543f2caf3f05fad17">SIM_SCGC3_RNGA_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00384">384</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a245425f4e8f3eb5ec1f8b62b89fa4425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245425f4e8f3eb5ec1f8b62b89fa4425">&#9670;&nbsp;</a></span>I2C_0_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_CLKDIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">SIM_SCGC4_I2C0_SHIFT</a>) = 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00327">327</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ac71881c6ff84303fea209fdbaaf4fd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71881c6ff84303fea209fdbaaf4fd80">&#9670;&nbsp;</a></span>I2C_0_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">SIM_SCGC4_I2C0_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00326">326</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a001c05e38f0631311ff7ac4796e02219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001c05e38f0631311ff7ac4796e02219">&#9670;&nbsp;</a></span>I2C_0_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_DEV&#160;&#160;&#160;<a class="el" href="cpu_2lpc2387_2include_2i2c_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00325">325</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="adacc0bb8ba1485b3fead40ad1e344b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adacc0bb8ba1485b3fead40ad1e344b9d">&#9670;&nbsp;</a></span>I2C_0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_EN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00320">320</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a17a4a85e156a63bcc55231b914a69cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a4a85e156a63bcc55231b914a69cf7">&#9670;&nbsp;</a></span>I2C_0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_IRQ&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00328">328</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a98bd1928af8b38b14c74ea793877553e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bd1928af8b38b14c74ea793877553e">&#9670;&nbsp;</a></span>I2C_0_IRQ_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_IRQ_HANDLER&#160;&#160;&#160;<a class="el" href="lpc1768_2vectors_8c.html#ac624a07c99e926fe16fabac998bdfeb4">isr_i2c0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00329">329</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af3a561bf98b080f6503e1e4e5295b33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a561bf98b080f6503e1e4e5295b33d">&#9670;&nbsp;</a></span>I2C_0_PIN_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_PIN_AF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00333">333</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a74dec59eacbdd43b01f99dd1b39e3f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74dec59eacbdd43b01f99dd1b39e3f5e">&#9670;&nbsp;</a></span>I2C_0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_PORT&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00331">331</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a8d35149ecb4057c967ee210c509a76e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d35149ecb4057c967ee210c509a76e8">&#9670;&nbsp;</a></span>I2C_0_PORT_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_PORT_CFG&#160;&#160;&#160;(<a class="el" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a">PORT_PCR_MUX</a>(<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#af3a561bf98b080f6503e1e4e5295b33d">I2C_0_PIN_AF</a>) | <a class="el" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2">PORT_PCR_ODE_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00336">336</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a2acf5b012390421994b1a526f6fd0006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2acf5b012390421994b1a526f6fd0006">&#9670;&nbsp;</a></span>I2C_0_PORT_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_PORT_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">SIM_SCGC5_PORTB_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00332">332</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a543d2d212fffb7a5502451345f451773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543d2d212fffb7a5502451345f451773">&#9670;&nbsp;</a></span>I2C_0_SCL_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_SCL_PIN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00335">335</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aeac4d22fb35e04b2787333699dcb83f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeac4d22fb35e04b2787333699dcb83f2">&#9670;&nbsp;</a></span>I2C_0_SDA_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_0_SDA_PIN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00334">334</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a51e8bbe2833e9e2aa3f90cade61232b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e8bbe2833e9e2aa3f90cade61232b8">&#9670;&nbsp;</a></span>I2C_1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_1_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00321">321</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab5f0572ec4591ff6f7763fe13cdbe364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f0572ec4591ff6f7763fe13cdbe364">&#9670;&nbsp;</a></span>I2C_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CLK&#160;&#160;&#160;<a class="el" href="system___m_k60_d10_8h.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00319">319</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a7a0bc389843ed85946f608482ee17929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0bc389843ed85946f608482ee17929">&#9670;&nbsp;</a></span>I2C_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_IRQ_PRIO&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00322">322</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="abce62e16a6e3b3205801fed93c51692d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce62e16a6e3b3205801fed93c51692d">&#9670;&nbsp;</a></span>I2C_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_NUMOF&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00318">318</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a7df8822bbe0de1ad2ff88bf803a51bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df8822bbe0de1ad2ff88bf803a51bf3">&#9670;&nbsp;</a></span>KINETIS_CPU_USE_MCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_CPU_USE_MCG&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00036">36</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa970a73bc3e2e861bf2f6ff8a403b3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa970a73bc3e2e861bf2f6ff8a403b3f8">&#9670;&nbsp;</a></span>KINETIS_I2C_F_ICR_FAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_ICR_FAST&#160;&#160;&#160;(0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00307">307</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a5c8e0d403aa69df343080424aea649fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8e0d403aa69df343080424aea649fd">&#9670;&nbsp;</a></span>KINETIS_I2C_F_ICR_FAST_PLUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_ICR_FAST_PLUS&#160;&#160;&#160;(0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00310">310</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a8a6a08e199cfe280b8aa424ac6c49ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6a08e199cfe280b8aa424ac6c49ece">&#9670;&nbsp;</a></span>KINETIS_I2C_F_ICR_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_ICR_LOW&#160;&#160;&#160;(0x3D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00301">301</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a555351242af46843196fd4cc0136d47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555351242af46843196fd4cc0136d47f">&#9670;&nbsp;</a></span>KINETIS_I2C_F_ICR_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_ICR_NORMAL&#160;&#160;&#160;(0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00304">304</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af2f8400d44a138f36f9220ee9e952558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f8400d44a138f36f9220ee9e952558">&#9670;&nbsp;</a></span>KINETIS_I2C_F_MULT_FAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_MULT_FAST&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00308">308</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ade5b05d95c0d38fc9d14d13cc54d26c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5b05d95c0d38fc9d14d13cc54d26c5">&#9670;&nbsp;</a></span>KINETIS_I2C_F_MULT_FAST_PLUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_MULT_FAST_PLUS&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00311">311</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a9fc93e7131f2643e92cbf7198e2f9cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc93e7131f2643e92cbf7198e2f9cfe">&#9670;&nbsp;</a></span>KINETIS_I2C_F_MULT_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_MULT_LOW&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00302">302</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa05fc8c24ea2ee291c49d595e87accb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05fc8c24ea2ee291c49d595e87accb3">&#9670;&nbsp;</a></span>KINETIS_I2C_F_MULT_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_I2C_F_MULT_NORMAL&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00305">305</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a9ef534d45c65c7b90ce32348d065aa56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef534d45c65c7b90ce32348d065aa56">&#9670;&nbsp;</a></span>KINETIS_MCG_DCO_RANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_DCO_RANGE&#160;&#160;&#160;(96000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00040">40</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="afe5f7db81088d967ef120a9230fc6b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5f7db81088d967ef120a9230fc6b33">&#9670;&nbsp;</a></span>KINETIS_MCG_ERC_FRDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_ERC_FRDIV&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00042">42</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ae403c5b526ef33de19f7a6428cfdc72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae403c5b526ef33de19f7a6428cfdc72c">&#9670;&nbsp;</a></span>KINETIS_MCG_ERC_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_ERC_FREQ&#160;&#160;&#160;(32768U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00044">44</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a31578e941d37d0db61f53d629d760844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31578e941d37d0db61f53d629d760844">&#9670;&nbsp;</a></span>KINETIS_MCG_ERC_OSCILLATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_ERC_OSCILLATOR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00041">41</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a1bb584f317f3a4cb38b6cae879230531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb584f317f3a4cb38b6cae879230531">&#9670;&nbsp;</a></span>KINETIS_MCG_ERC_RANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_ERC_RANGE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00043">43</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa8070487bb7fd5848921d7567d7602ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8070487bb7fd5848921d7567d7602ba">&#9670;&nbsp;</a></span>KINETIS_MCG_USE_ERC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_USE_ERC&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00038">38</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a020774aa92fa872d5e8f5cd43c26e5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020774aa92fa872d5e8f5cd43c26e5a2">&#9670;&nbsp;</a></span>KINETIS_MCG_USE_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KINETIS_MCG_USE_PLL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00039">39</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a403e041dff680770a6206018e406f72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a403e041dff680770a6206018e406f72c">&#9670;&nbsp;</a></span>LPTMR_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTMR_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">        { \</div><div class="line">            .dev = <a class="code" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85">LPTMR0</a>, \</div><div class="line">            .clk_gate = (uint32_t <span class="keyword">volatile</span> *)<a class="code" href="_m_k60_d10_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">BITBAND_REGADDR</a>(<a class="code" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="code" href="group___s_i_m___register___masks.html#ga1ec7e922a8cb572c9725097c52fca617">SIM_SCGC5_LPTIMER_SHIFT</a>), \</div><div class="line">            .index = 0, \</div><div class="line">        } \</div><div class="line">    }</div><div class="ttc" id="group___s_i_m___peripheral___access___layer_html_ga3dd2f4c4bfb41778902b4b5350143d9e"><div class="ttname"><a href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a></div><div class="ttdeci">#define SIM</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12040">MK60D10.h:12040</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga1ec7e922a8cb572c9725097c52fca617"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga1ec7e922a8cb572c9725097c52fca617">SIM_SCGC5_LPTIMER_SHIFT</a></div><div class="ttdeci">#define SIM_SCGC5_LPTIMER_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11918">MK60D10.h:11918</a></div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral___access___layer_html_gaba0c3bc8a32ad5a884c99e019dbdef85"><div class="ttname"><a href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85">LPTMR0</a></div><div class="ttdeci">#define LPTMR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l08581">MK60D10.h:8581</a></div></div>
<div class="ttc" id="_m_k60_d10_8h_html_a42db34a6a5eeb0716be0f77e07d1ffb3"><div class="ttname"><a href="_m_k60_d10_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">BITBAND_REGADDR</a></div><div class="ttdeci">#define BITBAND_REGADDR(Reg, Bit)</div><div class="ttdoc">Macro to calculate address of an aliased word in the peripheral bitband area for a peripheral registe...</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l00122">MK60D10.h:122</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00078">78</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa92b3018f33615954594e9ea395991d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92b3018f33615954594e9ea395991d1">&#9670;&nbsp;</a></span>LPTMR_ISR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTMR_ISR_0&#160;&#160;&#160;<a class="el" href="kw2x_2vectors_8c.html#a7befe079d2cd7e1685322cef813f4e10">isr_lptmr0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00091">91</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af404dfea11a245ccd77baec388c2da5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af404dfea11a245ccd77baec388c2da5a">&#9670;&nbsp;</a></span>LPTMR_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTMR_NUMOF&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00077">77</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a422423244be42d00a0fbc27cdc1798f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422423244be42d00a0fbc27cdc1798f5">&#9670;&nbsp;</a></span>PIT_BASECLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_BASECLOCK&#160;&#160;&#160;(<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#a47b8fb0bde3602f542629a3a73f3cb96">CLOCK_BUSCLOCK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00087">87</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aaeb29abf2831ba91f87ee10a7450de9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb29abf2831ba91f87ee10a7450de9f">&#9670;&nbsp;</a></span>PIT_CLOCKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_CLOCKGATE&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC6, <a class="el" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae">SIM_SCGC6_PIT_SHIFT</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00088">88</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a4d3c916098ef9d754a85e9d65d6fb34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3c916098ef9d754a85e9d65d6fb34e">&#9670;&nbsp;</a></span>PIT_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                 \</div><div class="line">        {                            \</div><div class="line">            .prescaler_ch = 0,       \</div><div class="line">            .count_ch = 1,           \</div><div class="line">        },                           \</div><div class="line">        {                            \</div><div class="line">            .prescaler_ch = 2,       \</div><div class="line">            .count_ch = 3,           \</div><div class="line">        },                           \</div><div class="line">    }</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00067">67</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa1c7a21c9d38b2e3cfaf660b70e59272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c7a21c9d38b2e3cfaf660b70e59272">&#9670;&nbsp;</a></span>PIT_ISR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_ISR_0&#160;&#160;&#160;<a class="el" href="kw2x_2vectors_8c.html#affba067025d60b561b3dd740b30afe49">isr_pit1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00089">89</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab1fb8843db54b7373933bfe8b817a930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fb8843db54b7373933bfe8b817a930">&#9670;&nbsp;</a></span>PIT_ISR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_ISR_1&#160;&#160;&#160;<a class="el" href="kw2x_2vectors_8c.html#a0900fc0a11e92a2a909f09b5e39ed282">isr_pit3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00090">90</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a5f68f194b32c0deea003fa8a56a848e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f68f194b32c0deea003fa8a56a848e5">&#9670;&nbsp;</a></span>PIT_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_NUMOF&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00066">66</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a44adbd579bb180f3cfe8ec78932eb7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44adbd579bb180f3cfe8ec78932eb7a1">&#9670;&nbsp;</a></span>PWM_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_NUMOF&#160;&#160;&#160;(sizeof(pwm_config) / sizeof(pwm_config[0]))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00214">214</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a4201ed1203952946a7b53934fcc5dad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4201ed1203952946a7b53934fcc5dad6">&#9670;&nbsp;</a></span>RTC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NUMOF&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00352">352</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a7f1b3908490d3eb5fa9be2688b8b5c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1b3908490d3eb5fa9be2688b8b5c4d">&#9670;&nbsp;</a></span>RTT_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_DEV&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00363">363</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="afec7c948b8c70db3c9394fc3dc145a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec7c948b8c70db3c9394fc3dc145a99">&#9670;&nbsp;</a></span>RTT_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_FREQUENCY&#160;&#160;&#160;(1)             /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00366">366</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af260dd94dbc8753c0514345c83e7398d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af260dd94dbc8753c0514345c83e7398d">&#9670;&nbsp;</a></span>RTT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_IRQ&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00361">361</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a79096369a15694b9330f70630e61c8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79096369a15694b9330f70630e61c8c1">&#9670;&nbsp;</a></span>RTT_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_IRQ_PRIO&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00360">360</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a4cf1b90e7fa30c5aa12e04408214a74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf1b90e7fa30c5aa12e04408214a74d">&#9670;&nbsp;</a></span>RTT_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_ISR&#160;&#160;&#160;<a class="el" href="stm32l1_2vectors_8c.html#adfcae9f6ae915e329e80f71c7ae28a8d">isr_rtc_alarm</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00362">362</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="adf35479af983db305b86991f0da5e37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf35479af983db305b86991f0da5e37a">&#9670;&nbsp;</a></span>RTT_LOAD_CAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_LOAD_CAP_BITS&#160;&#160;&#160;(<a class="el" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f">RTC_CR_SC4P_MASK</a> | <a class="el" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848">RTC_CR_SC2P_MASK</a> | RTC_CR_SC1P_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC module crystal load capacitance configuration bits. </p>

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00376">376</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f384110fe2e8f4b3c4b9ba246517c6">&#9670;&nbsp;</a></span>RTT_MAX_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_VALUE&#160;&#160;&#160;(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00365">365</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ac5c886cfa6263655176d9883cb30f3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5c886cfa6263655176d9883cb30f3ab">&#9670;&nbsp;</a></span>RTT_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_NUMOF&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00359">359</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a37089b496d31c113982f8f890d5905d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37089b496d31c113982f8f890d5905d0">&#9670;&nbsp;</a></span>RTT_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_UNLOCK</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC6, <a class="el" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39">SIM_SCGC6_RTC_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00364">364</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab35a2b79568128efef74adf1ba1910a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35a2b79568128efef74adf1ba1910a8">&#9670;&nbsp;</a></span>SPI_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_NUMOF&#160;&#160;&#160;(sizeof(spi_config) / sizeof(spi_config[0]))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00293">293</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a6e2f66f5b6f5c835dd11f9766c4ed897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2f66f5b6f5c835dd11f9766c4ed897">&#9670;&nbsp;</a></span>TIMER_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_NUMOF&#160;&#160;&#160;((<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#a5f68f194b32c0deea003fa8a56a848e5">PIT_NUMOF</a>) + (<a class="el" href="boards_2pba-d-01-kw2x_2include_2periph__conf_8h.html#af404dfea11a245ccd77baec388c2da5a">LPTMR_NUMOF</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00085">85</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ae70d81a133238d85d82f9a0b59bd3af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70d81a133238d85d82f9a0b59bd3af1">&#9670;&nbsp;</a></span>UART_0_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_AF&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00121">121</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a41b9be466bbaf9f15f027d6b777c23fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b9be466bbaf9f15f027d6b777c23fb">&#9670;&nbsp;</a></span>UART_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_CLK&#160;&#160;&#160;(<a class="el" href="system___m_k60_d10_8h.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00111">111</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a86e4fcbe594e13b3dbd523bb56e9851a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e4fcbe594e13b3dbd523bb56e9851a">&#9670;&nbsp;</a></span>UART_0_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_CLKDIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">SIM_SCGC4_UART1_SHIFT</a>) = 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00110">110</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a09c179955e61cfb5805ae943b5841efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c179955e61cfb5805ae943b5841efb">&#9670;&nbsp;</a></span>UART_0_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">SIM_SCGC4_UART1_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00109">109</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ad9e13315eb3c430e36d19cbec5be6c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e13315eb3c430e36d19cbec5be6c2b">&#9670;&nbsp;</a></span>UART_0_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_DEV&#160;&#160;&#160;<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00108">108</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a1daeefb24c97883fb801bee8a72fda3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1daeefb24c97883fb801bee8a72fda3c">&#9670;&nbsp;</a></span>UART_0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_EN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00100">100</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ade2b8b85ef8d840b829d13c8fae3fca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2b8b85ef8d840b829d13c8fae3fca0">&#9670;&nbsp;</a></span>UART_0_IRQ_CHAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_IRQ_CHAN&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00112">112</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a713e03d19734d793baee3d1cc25c2dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713e03d19734d793baee3d1cc25c2dbb">&#9670;&nbsp;</a></span>UART_0_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_ISR&#160;&#160;&#160;<a class="el" href="k60_2vectors_8c.html#ad510837b7788e0ce654d2dda578c9531">isr_uart1_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00113">113</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a3dd37b7a15850d066c9c75f62459c40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd37b7a15850d066c9c75f62459c40e">&#9670;&nbsp;</a></span>UART_0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_PORT&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00116">116</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a1b917f8775e3cd17307b7592981e4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b917f8775e3cd17307b7592981e4ba2">&#9670;&nbsp;</a></span>UART_0_PORT_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_PORT_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">SIM_SCGC5_PORTC_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00115">115</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ac468d0dcf8dbaeb6e7b9f62676e8bf2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac468d0dcf8dbaeb6e7b9f62676e8bf2a">&#9670;&nbsp;</a></span>UART_0_RX_PCR_MUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_RX_PCR_MUX&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00123">123</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aabfea5d9974b4daff3707010ecf6e682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfea5d9974b4daff3707010ecf6e682">&#9670;&nbsp;</a></span>UART_0_RX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_RX_PIN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00118">118</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa9b08a205500b4fe7cfb6b40377dff67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9b08a205500b4fe7cfb6b40377dff67">&#9670;&nbsp;</a></span>UART_0_TX_PCR_MUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_TX_PCR_MUX&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00122">122</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a9b103d30343c6b2a7a14a6d2e10a451d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b103d30343c6b2a7a14a6d2e10a451d">&#9670;&nbsp;</a></span>UART_0_TX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_0_TX_PIN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00117">117</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a69d02d8fdb67692a551d08a843c61e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d02d8fdb67692a551d08a843c61e7f">&#9670;&nbsp;</a></span>UART_1_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_AF&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00139">139</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a42908948733621036e59decb745d891b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42908948733621036e59decb745d891b">&#9670;&nbsp;</a></span>UART_1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_CLK&#160;&#160;&#160;(<a class="el" href="system___m_k60_d10_8h.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00129">129</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af5911c1c9d3a03d3d27c1a97e7386096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5911c1c9d3a03d3d27c1a97e7386096">&#9670;&nbsp;</a></span>UART_1_CLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_CLKDIS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">SIM_SCGC4_UART0_SHIFT</a>) = 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00128">128</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a54346d36fedb4d5aae7e493eb8d53b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54346d36fedb4d5aae7e493eb8d53b4e">&#9670;&nbsp;</a></span>UART_1_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC4, <a class="el" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">SIM_SCGC4_UART0_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00127">127</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a9002bb11aed8ce6652fd332dc308b57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9002bb11aed8ce6652fd332dc308b57a">&#9670;&nbsp;</a></span>UART_1_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_DEV&#160;&#160;&#160;<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00126">126</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ad2ed65952eb61b96d531cb2bd56f5114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ed65952eb61b96d531cb2bd56f5114">&#9670;&nbsp;</a></span>UART_1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_EN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00101">101</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a6a41db16ec24b384af7f3c6f1be6daab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a41db16ec24b384af7f3c6f1be6daab">&#9670;&nbsp;</a></span>UART_1_IRQ_CHAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_IRQ_CHAN&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00130">130</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="af9358264b5cbce69dddad098a8600aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9358264b5cbce69dddad098a8600aae">&#9670;&nbsp;</a></span>UART_1_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_ISR&#160;&#160;&#160;<a class="el" href="k60_2vectors_8c.html#a8dabbfd749a82ceb212d9abf0224eec6">isr_uart0_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00131">131</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a3d170d86ecd01ddf5141ee3c7e009390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d170d86ecd01ddf5141ee3c7e009390">&#9670;&nbsp;</a></span>UART_1_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_PORT&#160;&#160;&#160;<a class="el" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00134">134</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ab0ad8a1cd4a3f6afe2b72dd5168bf1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ad8a1cd4a3f6afe2b72dd5168bf1e1">&#9670;&nbsp;</a></span>UART_1_PORT_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_PORT_CLKEN</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="_m_k_w22_d5_8h.html#a226702956f26bec73f9090472a926f44">BITBAND_REG32</a>(<a class="el" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SCGC5, <a class="el" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">SIM_SCGC5_PORTA_SHIFT</a>) = 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00133">133</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a9441bfd2298e0ee343ca491f53a91969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9441bfd2298e0ee343ca491f53a91969">&#9670;&nbsp;</a></span>UART_1_RX_PCR_MUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_RX_PCR_MUX&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00141">141</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a03c91cbc0d86c433be354772531d8de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c91cbc0d86c433be354772531d8de0">&#9670;&nbsp;</a></span>UART_1_RX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_RX_PIN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00136">136</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a8e4d89be069b7963248dd49b1717ceb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4d89be069b7963248dd49b1717ceb6">&#9670;&nbsp;</a></span>UART_1_TX_PCR_MUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_TX_PCR_MUX&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00140">140</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ae595a4cd3e4449189464c85a2168e338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae595a4cd3e4449189464c85a2168e338">&#9670;&nbsp;</a></span>UART_1_TX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_1_TX_PIN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00135">135</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ae8788ab19b623194e7c9e783ad64b0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8788ab19b623194e7c9e783ad64b0d9">&#9670;&nbsp;</a></span>UART_2_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_2_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00102">102</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a824306f809673d5293fd200b79a0140e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824306f809673d5293fd200b79a0140e">&#9670;&nbsp;</a></span>UART_3_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_3_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00103">103</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a38a504703eabeb3a4f0fe69998b77446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a504703eabeb3a4f0fe69998b77446">&#9670;&nbsp;</a></span>UART_4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_4_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00104">104</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a167b9436613206825d105fee53d246ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167b9436613206825d105fee53d246ee">&#9670;&nbsp;</a></span>UART_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ_PRIO&#160;&#160;&#160;<a class="el" href="group__cpu__stm32l1.html#ga811633719ff60ee247e64b333d4b8675">CPU_DEFAULT_IRQ_PRIO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00105">105</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a850405f2aaa352ad264346531f0e6230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850405f2aaa352ad264346531f0e6230">&#9670;&nbsp;</a></span>UART_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_NUMOF&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html#l00099">99</a> of file <a class="el" href="boards_2mulle_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:10 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
