[["Wall street evaluates EDA.", ["Moshe Gavrielov", "Richard Goering", "Lucio Lanza", "Vishal Saluja", "Jay Vleeschhouwer"], "https://doi.org/10.1145/513918.513920", 0], ["IP delivery for FPGAs using Applets and JHDL.", ["Michael J. Wirthlin", "Brian McMurtrey"], "https://doi.org/10.1145/513918.513922", 6], ["Watermarking integer linear programming solutions.", ["Seapahn Megerian", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.513923", 6], ["Model design using hierarchical web-based libraries.", ["Fabrice Bernardi", "Jean Francois Santucci"], "https://doi.org/10.1145/513918.513924", 4], ["Behavioral synthesis via engineering change.", ["Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/513918.513925", 4], ["A universal technique for fast and flexible instruction-set architecture simulation.", ["Achim Nohl", "Gunnar Braun", "Oliver Schliebusch", "Rainer Leupers", "Heinrich Meyr", "Andreas Hoffmann"], "https://doi.org/10.1145/513918.513927", 6], ["A fast on-chip profiler memory.", ["Roman L. Lysecky", "Susan Cotterell", "Frank Vahid"], "https://doi.org/10.1145/513918.513928", 6], ["Design of an one-cycle decompression hardware for performance increase in embedded systems.", ["Haris Lekatsas", "Jorg Henkel", "Venkata Jakkula"], "https://doi.org/10.1145/513918.513929", 6], ["A factorization-based framework for passivity-preserving model reduction of RLC systems.", ["Q. Su", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/513918.513931", 6], ["Model order reduction for strictly passive and causal distributed systems.", ["Luca Daniel", "Joel R. Phillips"], "https://doi.org/10.1145/513918.513932", 6], ["Guaranteed passive balancing transformations for model order reduction.", ["Joel R. Phillips", "Luca Daniel", "Luis Miguel Silveira"], "https://doi.org/10.1145/513918.513933", 6], ["Uncertainty-aware circuit optimization.", ["Xiaoliang Bai", "Chandramouli Visweswariah", "Philip N. Strenski"], "https://doi.org/10.1145/513918.513935", 6], ["Congestion-driven codesign of power and signal networks.", ["Haihua Su", "Jiang Hu", "Sachin S. Sapatnekar", "Sani R. Nassif"], "https://doi.org/10.1145/513918.513936", 6], ["On metrics for comparing routability estimation methods for FPGAs.", ["PariVallal Kannan", "Shankar Balachandran", "Dinesh Bhatia"], "https://doi.org/10.1145/513918.513937", 6], ["Tools or users: which is the bigger bottleneck?", ["Andrew B. Kahng", "Ronald Collett", "Patrick Groeneveld", "Lavi Lev", "Nancy Nettleton", "Paul K. Rodman", "Lambert van den Hoven"], "https://doi.org/10.1145/513918.513939", 2], ["Life is CMOS: why chase the life after?", ["George Sery", "Shekhar Borkar", "Vivek De"], "https://doi.org/10.1145/513918.513941", 6], ["The next chip challenge: effective methods for viable mixed technology SoCs.", ["H. Bernhard Pogge"], "https://doi.org/10.1145/513918.513942", 4], ["Few electron devices: towards hybrid CMOS-SET integrated circuits.", ["Adrian M. Ionescu", "Michel J. Declercq", "Santanu Mahapatra", "Kaustav Banerjee", "Jacques Gautier"], "https://doi.org/10.1145/513918.513943", 6], ["Carbon nanotube field-effect transistors and logic circuits.", ["R. Martel", "V. Derycke", "Jorg Appenzeller", "Shalom J. Wind", "Phaedon Avouris"], "https://doi.org/10.1145/513918.513944", 5], ["Efficient state representation for symbolic simulation.", ["Valeria Bertacco", "Kunle Olukotun"], "https://doi.org/10.1145/513918.513946", 6], ["Handling special constructs in symbolic simulation.", ["Alfred Kolbl", "James H. Kukula", "Kurt Antreich", "Robert F. Damiano"], "https://doi.org/10.1145/513918.513947", 6], ["A hybrid verification approach: getting deep into the design.", ["Scott Hazelhurst", "Osnat Weissberg", "Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/513918.513948", 6], ["Can BDDs compete with SAT solvers on bounded model checking?", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/513918.513949", 6], ["RTL c-based methodology for designing and verifying a multi-threaded processor.", ["Luc Semeria", "Renu Mehra", "Barry M. Pangrle", "Arjuna Ekanayake", "Andrew Seawright", "Daniel Ng"], "https://doi.org/10.1145/513918.513951", 6], ["High-Level specification and automatic generation of IP interface monitors.", ["Marcio T. Oliveira", "Alan J. Hu"], "https://doi.org/10.1145/513918.513952", 6], ["Achieving maximum performance: a method for the verification of interlocked pipeline control logic.", ["Kerstin Eder", "Geoff Barrett"], "https://doi.org/10.1145/513918.513953", 6], ["Formal verification of module interfaces against real time specifications.", ["Arindam Chakrabarti", "Pallab Dasgupta", "P. P. Chakrabarti", "Ansuman Banerjee"], "https://doi.org/10.1145/513918.513954", 5], ["Automated timing model generation.", ["Ajay J. Daga", "Loa Mize", "Subramanyam Sripada", "Chris Wolff", "Qiuyang Wu"], "https://doi.org/10.1145/513918.513956", 6], ["Timing model extraction of hierarchical blocks by graph reduction.", ["Cho W. Moon", "Harish Kriplani", "Krishna P. Belkhale"], "https://doi.org/10.1145/513918.513957", 6], ["Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency.", ["Martin Foltin", "Brian Foutz", "Sean Tyler"], "https://doi.org/10.1145/513918.513958", 6], ["An implication-based method to detect multi-cycle paths in large sequential circuits.", ["Hiroyuki Higuchi"], "https://doi.org/10.1145/513918.513959", 6], ["The wearable motherboard: a framework for personalized mobile information processing (PMIP).", ["Sungmee Park", "Kenneth Mackenzie", "Sundaresan Jayaraman"], "https://doi.org/10.1145/513918.513961", 5], ["Challenges and opportunities in electronic textiles modeling and optimization.", ["Diana Marculescu", "Radu Marculescu", "Pradeep K. Khosla"], "https://doi.org/10.1145/513918.513962", 6], ["Analog intellectual property: now? Or never?", ["Mike Brunoli", "Masao Hotta", "Felicia James", "Rudy Koch", "Roy McGuffin", "Andrew J. Moore"], "https://doi.org/10.1145/513918.513964", 2], ["Task scheduling and voltage selection for energy minimization.", ["Yumin Zhang", "Xiaobo Hu", "Danny Z. Chen"], "https://doi.org/10.1145/513918.513966", 6], ["Battery-conscious task sequencing for portable devices including voltage/clock scaling.", ["Daler N. Rakhmatov", "Sarma B. K. Vrudhula", "Chaitali Chakrabarti"], "https://doi.org/10.1145/513918.513967", 6], ["An energy saving strategy based on adaptive loop parallelization.", ["Ismail Kadayif", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/513918.513968", 6], ["River PLAs: a regular circuit structure.", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/513918.513970", 6], ["Layout-aware synthesis of arithmetic circuits.", ["Junhyung Um", "Taewhan Kim"], "https://doi.org/10.1145/513918.513971", 6], ["Automatic data migration for reducing energy consumption in multi-bank memory systems.", ["Victor De La Luz", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1145/513918.513973", 6], ["Exploiting shared scratch pad memory space in embedded multiprocessor systems.", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.513974", 6], ["Address assignment combined with scheduling in DSP code generation.", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/513918.513975", 6], ["Multifunctional photonic integration for the agile optical internet.", ["Edward H. Sargent"], "https://doi.org/10.1145/513918.513977", 4], ["Computer aided design of long-haul optical transmission systems.", ["James G. Maloney", "Brian E. Brewington", "Curtis R. Menyuk"], "https://doi.org/10.1145/513918.513978", 0], ["A fast optical propagation technique for modeling micro-optical systems.", ["Timothy P. Kurzweg", "Steven P. Levitan", "Jose A. Martinez", "Mark Kahrs", "Donald M. Chiarulli"], "https://doi.org/10.1145/513918.513979", 6], ["Nanometer design: what hurts next...?", ["Robert W. Brodersen", "Anthony M. Hill", "John Kibarian", "Desmond Kirkpatrick", "Mark A. Lavin", "Mitsumasa Koyanagi"], "https://doi.org/10.1145/513918.513981", 0], ["Low-cost sequential ATPG with clock-control DFT.", ["Miron Abramovici", "Xiaoming Yu", "Elizabeth M. Rudnick"], "https://doi.org/10.1145/513918.513983", 6], ["Effective diagnostics through interval unloads in a BIST environment.", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel", "Gregory A. Maston"], "https://doi.org/10.1145/513918.513984", 6], ["On output response compression in the presence of unknown output values.", ["Irith Pomeranz", "Sandip Kundu", "Sudhakar M. Reddy"], "https://doi.org/10.1145/513918.513985", 4], ["Software-based diagnosis for processors.", ["Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.513986", 4], ["Design of a high-throughput low-power IS95 Viterbi decoder.", ["Xun Liu", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/513918.513988", 6], ["A detailed cost model for concurrent use with hardware/software co-design.", ["Daniel Ragan", "Peter Sandborn", "Paul Stoaks"], "https://doi.org/10.1145/513918.513989", 6], ["Efficient code synthesis from extended dataflow graphs for multimedia applications.", ["Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/513918.513990", 6], ["Transformation based communication and clock domain refinement for system design.", ["Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1145/513918.513992", 6], ["Model composition for scheduling analysis in platform design.", ["Kai Richter", "Dirk Ziegenbein", "Marek Jersak", "Rolf Ernst"], "https://doi.org/10.1145/513918.513993", 6], ["Timed compiled-code simulation of embedded software for performance analysis of SOC design.", ["Jong-Yeol Lee", "In-Cheol Park"], "https://doi.org/10.1145/513918.513994", 6], ["Automated equivalence checking of switch level circuits .", ["Simon Jolly", "Atanas N. Parashkevov", "Tim McDougall"], "https://doi.org/10.1145/513918.513996", 6], ["A practical and efficient method for compare-point matching.", ["Demos Anastasakis", "Robert F. Damiano", "Hi-Keung Tony Ma", "Ted Stanion"], "https://doi.org/10.1145/513918.513997", 6], ["Self-referential verification of gate-level implementations of arithmetic circuits.", ["Ying-Tsai Chang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.513998", 6], ["Whither (or wither?) ASIC handoff?", ["Michael Santarini", "Sudhakar Jilla", "Mark Miller", "Tommy Eng", "Sandeep Khanna", "Kamalesh N. Ruparel", "Tom Russell", "Kazu Yamada"], "https://doi.org/10.1145/513918.514000", 2], ["Software synthesis from synchronous specifications using logic simulation techniques.", ["Yunjian Jiang", "Robert K. Brayton"], "https://doi.org/10.1145/513918.514002", 6], ["Complex library mapping for embedded software using symbolic algebra.", ["Armita Peymandoust", "Giovanni De Micheli", "Tajana Simunic"], "https://doi.org/10.1145/513918.514003", 6], ["Retargetable binary utilities.", ["Maghsoud Abbaspour", "Jianwen Zhu"], "https://doi.org/10.1145/513918.514004", 6], ["Exploiting operation level parallelism through dynamically reconfigurable datapaths.", ["Zhining Huang", "Sharad Malik"], "https://doi.org/10.1145/513918.514006", 6], ["Dynamic hardware plugins in an FPGA with partial run-time reconfiguration.", ["Edson L. Horta", "John W. Lockwood", "David E. Taylor", "David B. Parlour"], "https://doi.org/10.1145/513918.514007", 6], ["A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator.", ["Jinghuan Chen", "Jaekyun Moon", "Kia Bazargan"], "https://doi.org/10.1145/513918.514008", 6], ["Embedded software-based self-testing for SoC design.", ["Angela Krstic", "Wei-Cheng Lai", "Kwang-Ting Cheng", "Li Chen", "Sujit Dey"], "https://doi.org/10.1145/513918.514010", 6], ["A novel wavelet transform based transient current analysis for fault detection and localization.", ["Swarup Bhunia", "Kaushik Roy", "Jaume Segura"], "https://doi.org/10.1145/513918.514011", 6], ["Signal integrity fault analysis using reduced-order modeling.", ["Amir Attarha", "Mehrdad Nourani"], "https://doi.org/10.1145/513918.514012", 4], ["Enhancing test efficiency for delay fault testing using multiple-clocked schemes.", ["Jing-Jia Liou", "Li-C. Wang", "Kwang-Ting Cheng", "Jennifer Dworak", "M. Ray Mercer", "Rohit Kapur", "Thomas W. Williams"], "https://doi.org/10.1145/513918.514013", 4], ["Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry.", ["Christian Berthet"], "https://doi.org/10.1145/513918.514015", 4], ["HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery.", ["Yahong Cao", "Yu-Min Lee", "Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/513918.514017", 6], ["High-level current macro-model for power-grid analysis.", ["Srinivas Bodapati", "Farid N. Najm"], "https://doi.org/10.1145/513918.514018", 6], ["Macro-modeling concepts for the chip electrical interface.", ["Brian W. Amick", "Claude R. Gauthier", "Dean Liu"], "https://doi.org/10.1145/513918.514019", 4], ["Modeling and analysis of regular symmetrically structured power/ground distribution networks.", ["Hui Zheng", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514020", 4], ["Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients.", ["Mustafa Badaroglu", "Kris Tiri", "Stephane Donnay", "Piet Wambacq", "Hugo De Man", "Ingrid Verbauwhede", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514021", 6], ["Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems.", ["Tiberiu Chelcea", "Steven M. Nowick"], "https://doi.org/10.1145/513918.514023", 6], ["Design of asynchronous circuits by synchronous CAD tools.", ["Alex Kondratyev", "Kelvin Lwin"], "https://doi.org/10.1145/513918.514024", 4], ["Implementing asynchronous circuits using a conventional EDA tool-flow.", ["Christos P. Sotiriou"], "https://doi.org/10.1145/513918.514025", 4], ["Transformation rules for designing CNOT-based quantum circuits.", ["Kazuo Iwama", "Yahiko Kambayashi", "Shigeru Yamashita"], "https://doi.org/10.1145/513918.514026", 6], ["Fast three-level logic minimization based on autosymmetry.", ["Anna Bernasconi", "Valentina Ciriani", "Fabrizio Luccio", "Linda Pagli"], "https://doi.org/10.1145/513918.514027", 6], ["An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits.", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514029", 6], ["Remembrance of circuits past: macromodeling by data mining in large analog design spaces.", ["Hongzhou Liu", "Amith Singhee", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/513918.514030", 6], ["Optimal design of delta-sigma ADCs by design space exploration.", ["Ovidiu Bajdechi", "Johan H. Huijsing", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514031", 6], ["Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter.", ["Jan Vandenbussche", "K. Uyttenhove", "Erik Lauwers", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/513918.514032", 6], ["Petri net modeling of gate and interconnect delays for power estimation.", ["Ashok K. Murugavel", "N. Ranganathan"], "https://doi.org/10.1145/513918.514034", 6], ["Power estimation in global interconnects and its reduction using a novel repeater optimization methodology.", ["Pawan Kapur", "Gaurav Chandra", "Krishna Saraswat"], "https://doi.org/10.1145/513918.514035", 6], ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages.", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", 6], ["DRG-cache: a data retention gated-ground cache for low power.", ["Amit Agarwal", "Hai Li", "Kaushik Roy"], "https://doi.org/10.1145/513918.514037", 6], ["Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant?", ["Gary Smith", "Daya Nadamuni", "Sharad Malik", "Rick Chapman", "John Fogelin", "Kurt Keutzer", "Grant Martin", "Brian Bailey"], "https://doi.org/10.1145/513918.514039", 0], ["Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique.", ["Mohab Anis", "Mohamed Mahmoud", "Mohamed I. Elmasry", "Shawki Areibi"], "https://doi.org/10.1145/513918.514041", 6], ["Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors.", ["Tanay Karnik", "Yibin Ye", "James Tschanz", "Liqiong Wei", "Steven M. Burns", "Venkatesh Govindarajulu", "Vivek De", "Shekhar Borkar"], "https://doi.org/10.1145/513918.514042", 6], ["An optimal voltage synthesis technique for a power-efficient satellite application.", ["Dong-In Kang", "Jinwoo Suh", "Stephen P. Crago"], "https://doi.org/10.1145/513918.514043", 6], ["Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits.", ["Michael H. Perrott"], "https://doi.org/10.1145/513918.514045", 6], ["Time-domain steady-state simulation of frequency-dependent components using multi-interval Chebyshev method.", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/513918.514046", 6], ["A time-domain RF steady-state method for closely spaced tones.", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/513918.514047", 4], ["An algorithm for frequency-domain noise analysis in nonlinear systems.", ["Giorgio Casinovi"], "https://doi.org/10.1145/513918.514048", 4], ["System-level performance optimization of the data queueing memory management in high-speed network processors.", ["Chantal Ykman-Couvreur", "J. Lambrecht", "Diederik Verkest", "Francky Catthoor", "Aristides Nikologiannis", "George E. Konstantoulakis"], "https://doi.org/10.1145/513918.514050", 6], ["Analysis of power consumption on switch fabrics in network routers.", ["Terry Tao Ye", "Giovanni De Micheli", "Luca Benini"], "https://doi.org/10.1145/513918.514051", 6], ["Memory optimization in single chip network switch fabrics.", ["David Whelihan", "Herman Schmit"], "https://doi.org/10.1145/513918.514052", 6], ["Behavioral modeling of (coupled) harmonic oscillators.", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/513918.514054", 6], ["Model checking algorithms for analog verification.", ["Walter Hartong", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/513918.514055", 6], ["Regularization of hierarchical VHDL-AMS models using bipartite graphs.", ["Jochen Mades", "Manfred Glesner"], "https://doi.org/10.1145/513918.514056", 4], ["Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials.", ["Yehia Massoud", "Jacob White"], "https://doi.org/10.1145/513918.514057", 4], ["A general probabilistic framework for worst case timing analysis.", ["Michael Orshansky", "Kurt Keutzer"], "https://doi.org/10.1145/513918.514059", 6], ["False timing path identification using ATPG techniques and delay-based information.", ["Jing Zeng", "Magdy S. Abadir", "Jacob A. Abraham"], "https://doi.org/10.1145/513918.514060", 4], ["False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation.", ["Jing-Jia Liou", "Angela Krstic", "Li-C. Wang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/513918.514061", 4], ["A fast, inexpensive and scalable hardware acceleration technique for functional simulation.", ["Srihari Cadambi", "Chandra Mulpuri", "Pranav Ashar"], "https://doi.org/10.1145/513918.514062", 6], ["Formal verification methods: getting around the brick wall.", ["David L. Dill", "Nate James", "Shishpal Rawat", "Gerard Berry", "Limor Fix", "Harry Foster", "Rajeev K. Ranjan", "Gunnar Stalmarck", "Curt Widdoes"], "https://doi.org/10.1145/513918.514064", 2], ["S-Tree: a technique for buffered routing tree synthesis.", ["Milos Hrkic", "John Lillis"], "https://doi.org/10.1145/513918.514066", 6], ["An algorithm for integrated pin assignment and buffer planning.", ["Hua Xiang", "D. F. Wong", "Xiaoping Tang"], "https://doi.org/10.1145/513918.514067", 6], ["An efficient routing database.", ["Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/513918.514068", 6], ["Automatic generation of embedded memory wrapper for multiprocessor SoC.", ["Ferid Gharsalli", "Samy Meftali", "Frederic Rousseau", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/513918.514070", 6], ["A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications.", ["Robert Siegmund", "Dietmar Muller"], "https://doi.org/10.1145/513918.514071", 6], ["An integrated algorithm for memory allocation and assignment in high-level synthesis.", ["Jaewon Seo", "Taewhan Kim", "Preeti Ranjan Panda"], "https://doi.org/10.1145/513918.514072", 4], ["High-level synthesis of multiple-precision circuitsindependent of data-objects length.", ["Maria C. Molina", "Jose M. Mendias", "Roman Hermida"], "https://doi.org/10.1145/513918.514073", 4], ["Schedulability of event-driven code blocks in real-time embedded systems.", ["Samarjit Chakraborty", "Thomas Erlebach", "Simon Kunzli", "Lothar Thiele"], "https://doi.org/10.1145/513918.514075", 6], ["Associative caches in formal software timing analysis.", ["Fabian Wolf", "Jan Staschulat", "Rolf Ernst"], "https://doi.org/10.1145/513918.514076", 6], ["Compiler-directed scratch pad memory hierarchy design and management.", ["Mahmut T. Kandemir", "Alok N. Choudhary"], "https://doi.org/10.1145/513918.514077", 6], ["Unlocking the design secrets of a 2.29 Gb/s Rijndael processor.", ["Patrick Schaumont", "Henry Kuo", "Ingrid Verbauwhede"], "https://doi.org/10.1145/513918.514079", 6], ["The iCOREtm 520 MHz synthesizable CPU core.", ["Nick Richardson", "Lun Bin Huang", "Razak Hossain", "Tommy Zounes", "Naresh Soni", "Julian Lewis"], "https://doi.org/10.1145/513918.514080", 6], ["A flexible accelerator for layer 7 networking applications.", ["Gokhan Memik", "William H. Mangione-Smith"], "https://doi.org/10.1145/513918.514081", 6], ["What's the next EDA driver?", ["Jan M. Rabaey", "Joachim Kunkel", "Dennis Brophy", "Raul Camposano", "Davoud Samani", "Larry Lerner", "Rick Hetherington"], "https://doi.org/10.1145/513918.514083", 0], ["Estimation of the likelihood of capacitive coupling noise.", ["Sarma B. K. Vrudhula", "David T. Blaauw", "Supamas Sirichotiyakul"], "https://doi.org/10.1145/513918.514085", 6], ["Crosstalk noise estimation for noise management.", ["Paul B. Morton", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/513918.514086", 6], ["Variable frequency crosstalk noise analysis: : a methodology to guarantee functionality from dc to fmax.", ["Byron Krauter", "David Widiger"], "https://doi.org/10.1145/513918.514087", 4], ["Towards global routing with RLC crosstalk constraints.", ["James D. Z. Ma", "Lei He"], "https://doi.org/10.1145/513918.514088", 4], ["Reduction of SOC test data volume, scan power and testing time using alternating run-length codes.", ["Anshuman Chandra", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/513918.514090", 6], ["Embedded test control schemes for compression in SOCs.", ["Douglas Kay", "Sung Chung", "Samiha Mourad"], "https://doi.org/10.1145/513918.514091", 6], ["Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs.", ["Vikram Iyengar", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "https://doi.org/10.1145/513918.514092", 6], ["Communication architecture based power management for battery efficient system design.", ["Kanishka Lahiri", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/513918.514094", 6], ["Scheduler-based DRAM energy management.", ["Victor Delaluz", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/513918.514095", 6], ["An integer linear programming based approach for parallelizing applications in On-chip multiprocessors.", ["Ismail Kadayif", "Mahmut T. Kandemir", "Ugur Sezer"], "https://doi.org/10.1145/513918.514096", 6], ["Embedding infrastructure IP for SOC yield improvement.", ["Yervant Zorian"], "https://doi.org/10.1145/513918.514098", 4], ["Using embedded FPGAs for SoC yield improvement.", ["Miron Abramovici", "Charles E. Stroud", "Marty Emmert"], "https://doi.org/10.1145/513918.514099", 12], ["A proof engine approach to solving combinational design automation problems.", ["Gunnar Andersson", "Per Bjesse", "Byron Cook", "Ziyad Hanna"], "https://doi.org/10.1145/513918.514101", 6], ["Solving difficult SAT instances in the presence of symmetry.", ["Fadi A. Aloul", "Arathi Ramani", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514102", 6], ["Satometer: how much have we searched?", ["Fadi A. Aloul", "Brian D. Sierawski", "Karem A. Sakallah"], "https://doi.org/10.1145/513918.514103", 6], ["SAT with partial clauses and back-leaps.", ["Slawomir Pilarski", "Gracia Hu"], "https://doi.org/10.1145/513918.514104", 4], ["Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver.", ["Malay K. Ganai", "Pranav Ashar", "Aarti Gupta", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/513918.514105", 4], ["A solenoidal basis method for efficient inductance extraction.", ["Hemant Mahawar", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/513918.514107", 6], ["On the efficacy of simplified 2D on-chip inductance models.", ["Tao Lin", "Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/513918.514108", 6], ["A physical model for the transient response of capacitively loaded distributed rlc interconnects.", ["Raguraman Venkatesan", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1145/513918.514109", 4], ["HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC.", ["Adil Koukab", "Catherine Dehollain", "Michel J. Declercq"], "https://doi.org/10.1145/513918.514110", 4], ["Combined BEM/FEM substrate resistance modeling.", ["Eelco Schrik", "N. P. van der Meijs"], "https://doi.org/10.1145/513918.514111", 6], ["System design methodologies for a wireless security processing platform.", ["Srivaths Ravi", "Anand Raghunathan", "Nachiketh R. Potlapally", "Murugan Sankaradass"], "https://doi.org/10.1145/513918.514113", 6], ["Constraint-driven communication synthesis.", ["Alessandro Pinto", "Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/513918.514114", 6], ["Component-based design approach for multicore SoCs.", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", 6], ["Traffic analysis for on-chip networks design of multimedia applications.", ["Girish Varatkar", "Radu Marculescu"], "https://doi.org/10.1145/513918.514116", 6], ["Deriving a simulation input generator and a coverage metric from a formal specification.", ["Kanna Shimizu", "David L. Dill"], "https://doi.org/10.1145/513918.514118", 6], ["Hole analysis for functional coverage data.", ["Oded Lachish", "Eitan Marcus", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/513918.514119", 6], ["Effective safety property checking using simulation-based sequential ATPG.", ["Shuo Sheng", "Koichiro Takayama", "Michael S. Hsiao"], "https://doi.org/10.1145/513918.514120", 6], ["A comparison of three verification techniques: directed testing, pseudo-random testing and property checking.", ["Mike Bartley", "Darren Galpin", "Tim Blackmore"], "https://doi.org/10.1145/513918.514121", 5], ["Energy-efficient communication protocols.", ["Carla-Fabiana Chiasserini", "Pavan Nuggehalli", "Vikram Srinivasan"], "https://doi.org/10.1145/513918.514123", 6], ["Reliable and energy-efficient digital signal processing.", ["Naresh R. Shanbhag"], "https://doi.org/10.1145/513918.514124", 6], ["CMOS: a paradigm for low power wireless?", ["Michiel Steyaert", "Peter J. Vancorenland"], "https://doi.org/10.1145/513918.514125", 6], ["TCG-S: orthogonal coupling of P*-admissible representations for general floorplans.", ["Jai-Ming Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/513918.514127", 6], ["Floorplanning with alignment and performance constraints.", ["Xiaoping Tang", "D. F. Wong"], "https://doi.org/10.1145/513918.514128", 6], ["Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control.", ["Ke Zhong", "Shantanu Dutt"], "https://doi.org/10.1145/513918.514129", 6], ["Coping with buffer delay change due to power and ground noise.", ["Lauren Hui Chen", "Malgorzata Marek-Sadowska", "Forrest Brewer"], "https://doi.org/10.1145/513918.514131", 6], ["Osculating Thevenin model for predicting delay and slew of capacitively characterized cells.", ["Bernard N. Sheehan"], "https://doi.org/10.1145/513918.514132", 4], ["Timed pattern generation for noise-on-delay calculation.", ["Seung Hoon Choi", "Kaushik Roy", "Florentin Dartu"], "https://doi.org/10.1145/513918.514133", 4], ["VeriCDF: a new verification methodology for charged device failures.", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", 6], ["A framework for evaluating design tradeoffs in packet processing architectures.", ["Lothar Thiele", "Samarjit Chakraborty", "Matthias Gries", "Simon Kunzli"], "https://doi.org/10.1145/513918.514136", 6], ["Energy estimation and optimization of embedded VLIW processors based on instruction clustering.", ["Andrea Bona", "Mariagiovanna Sami", "Donatella Sciuto", "Vittorio Zaccaria", "Cristina Silvano", "Roberto Zafalon"], "https://doi.org/10.1145/513918.514137", 6], ["Energy exploration and reduction of SDRAM memory systems.", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6], ["Coordinated transformations for high-level synthesis of high performance microprocessor blocks.", ["Sumit Gupta", "Nick Savoiu", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau", "Timothy Kam", "Michael Kishinevsky", "Shai Rotem"], "https://doi.org/10.1145/513918.514140", 6], ["Forward-looking objective functions: concept & applications in high level synthesis.", ["Jennifer L. Wong", "Seapahn Megerian", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514141", 6], ["ILP-based engineering change.", ["Farinaz Koushanfar", "Jennifer L. Wong", "Jessica Feng", "Miodrag Potkonjak"], "https://doi.org/10.1145/513918.514142", 6]]