---
# information
project:
  title: "bfloat16_fma"
  description: "dual bfloat16 fused multiply-add"
  picture: gds/wrapped_bfloat16.gds.png
  author: "Paolo Durante"
  github: https://github.com/etalian/mensa
  license: BSD-3-Clause

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_test_bfloat16"
  id: 14
  module_name: "wrapped_bfloat16"
  instance_name: "wrapped_bfloat16"

# module test
module_test:
  recipe: "test-level1-mulAddRecF16_mul"
  directory: "user_project/extras/HardFloat-1/test/build/IcarusVerilog"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
  - wrapper.v
  - bfloat16_fma_wb.v
  - user_project/sources/hw/bfloat16_fma.v
  - user_project/extras/HardFloat-1/source/fNToRecFN.v
  - user_project/extras/HardFloat-1/source/recFNToFN.v
  - user_project/extras/HardFloat-1/source/mulAddRecFN.v
  - user_project/extras/HardFloat-1/source/isSigNaNRecFN.v
  - user_project/extras/HardFloat-1/source/HardFloat_primitives.v
  - user_project/extras/HardFloat-1/source/HardFloat_rawFN.v

# gds - check size = 300x300, nothing on metal 5, do a DRC, check 141 tristate buffers, check LVS
gds:
  directory: "gds"
  gds_filename: "wrapped_bfloat16.gds"
  lvs_filename: "wrapped_bfloat16.lvs.powered.v"
  lef_filename: "wrapped_bfloat16.lef"
