-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=48;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0   :   0006AED5;
	1   :   000D4065;
	2   :   001397E8;
	3   :   00199999;
	4   :   001F2B28;
	5   :   00243430;
	6   :   00289EA4;
	7   :   002C572B;
	8   :   002F4D79;
	9   :   00317495;
	10  :   0032C311;
	11  :   00333333;
	12  :   0032C311;
	13  :   00317495;
	14  :   002F4D79;
	15  :   002C572B;
	16  :   00289EA4;
	17  :   00243431;
	18  :   001F2B28;
	19  :   0019999A;
	20  :   001397E9;
	21  :   000D4065;
	22  :   0006AED5;
	23  :   00000000;
	24  :   FFF9512B;
	25  :   FFF2BF9C;
	26  :   FFEC6818;
	27  :   FFE66667;
	28  :   FFE0D4D8;
	29  :   FFDBCBD0;
	30  :   FFD7615C;
	31  :   FFD3A8D5;
	32  :   FFD0B287;
	33  :   FFCE8B6B;
	34  :   FFCD3CEF;
	35  :   FFCCCCCD;
	36  :   FFCD3CEF;
	37  :   FFCE8B6B;
	38  :   FFD0B287;
	39  :   FFD3A8D5;
	40  :   FFD7615C;
	41  :   FFDBCBCF;
	42  :   FFE0D4D8;
	43  :   FFE66666;
	44  :   FFEC6817;
	45  :   FFF2BF9B;
	46  :   FFF9512B;
	47  :   00000000;
END;
