# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:03:58 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module gen_tb
# ** Warning: ../Lab4/phacc_tb.sv(44): (vlog-2252) Missing incrementer in "FOR" statement.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(44): near "(": syntax error, unexpected '(', expecting ')'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(61): near "end": syntax error, unexpected end.
# ** Error (suppressible): ../Lab4/phacc_tb.sv(69): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(69): near "@": syntax error, unexpected '@'.
# ** Error: ../Lab4/phacc_tb.sv(71): (vlog-13205) Syntax error found in the scope following 'wr_n'. Is there a missing '::'?
# End time: 20:03:59 on Feb 04,2022, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./phacc_tb.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/$name.sv"  "
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:36 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:04:36 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:36 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module gen_tb
# ** Warning: ../Lab4/phacc_tb.sv(44): (vlog-2252) Missing incrementer in "FOR" statement.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(44): near "(": syntax error, unexpected '(', expecting ')'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(61): near "#": syntax error, unexpected '#'.
# ** Error (suppressible): ../Lab4/phacc_tb.sv(70): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(70): near "@": syntax error, unexpected '@'.
# ** Error: ../Lab4/phacc_tb.sv(72): (vlog-13205) Syntax error found in the scope following 'wr_n'. Is there a missing '::'?
# End time: 20:04:36 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./phacc_tb.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/$name.sv"  "
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:26 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:07:26 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:26 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module gen_tb
# ** Warning: ../Lab4/phacc_tb.sv(44): (vlog-2252) Missing incrementer in "FOR" statement.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(44): near "(": syntax error, unexpected '(', expecting ')'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(61): near "#": syntax error, unexpected '#'.
# ** Error (suppressible): ../Lab4/phacc_tb.sv(70): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(70): near "@": syntax error, unexpected '@'.
# ** Error: ../Lab4/phacc_tb.sv(72): (vlog-13205) Syntax error found in the scope following 'wr_n'. Is there a missing '::'?
# End time: 20:07:26 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./phacc_tb.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/$name.sv"  "
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:14 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:09:14 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:14 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module gen_tb
# ** Error: ../Lab4/phacc_tb.sv(44): (vlog-2730) Undefined variable: 'n'.
# End time: 20:09:14 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./phacc_tb.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/$name.sv"  "
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:38 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:09:38 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:38 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module gen_tb
# 
# Top level modules:
# 	gen_tb
# End time: 20:09:38 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:09:38 on Feb 04,2022
# ** Error: (vsim-3170) Could not find 'phacc_tb'.
#         Searched libraries:
#             D:/intelFPGA/18.1/Lab4/Lab4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./phacc_tb.do PAUSED at line 10
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:20 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:10:20 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:20 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:10:20 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:09:38 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# ** Error (suppressible): (vsim-10000) ../Lab4/phacc_tb.sv(22): Unresolved defparam reference to 'PHACC_WIDTH' in dut.PHACC_WIDTH.
#    Time: 0 ps  Iteration: 0  Instance: /phacc_tb File: ../Lab4/phacc_tb.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./phacc_tb.do PAUSED at line 10
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:53 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:10:53 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:53 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:10:54 on Feb 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:09:38 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# ** Error: (vsim-3063) ../Lab4/phacc_tb.sv(21): Port 'wr_data' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /phacc_tb/dut File: ../Lab4/phacc.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./phacc_tb.do PAUSED at line 10
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:23 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:20:23 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:23 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:20:23 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:09:38 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../Lab4/phacc_tb.sv(52)
#    Time: 20671 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 52
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:21:51 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:21:51 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:58 on Feb 04,2022, Elapsed time: 0:12:20
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:21:58 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(123)
#    Time: 82351 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 123
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:43 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:23:43 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:43 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:23:43 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:49 on Feb 04,2022, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:23:49 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(123)
#    Time: 82351 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 123
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:27 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# ** Error: (vlog-13069) ../Lab4/phacc.v(9): near "reg": syntax error, unexpected reg, expecting IDENTIFIER.
# End time: 20:25:27 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./phacc_tb.do line 8
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/phacc.v"   "
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:41 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:25:41 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:41 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:25:41 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:25:45 on Feb 04,2022, Elapsed time: 0:01:56
# Errors: 4, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:25:45 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(123)
#    Time: 82351 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 123
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:01 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:27:01 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:01 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:27:01 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:27:07 on Feb 04,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:27:07 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(123)
#    Time: 82351 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 123
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:19 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:28:19 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:19 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:28:19 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:28:25 on Feb 04,2022, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:28:25 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(123)
#    Time: 82351 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 123
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:29 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:31:30 on Feb 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:30 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:31:30 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:36 on Feb 04,2022, Elapsed time: 0:03:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:31:36 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(122)
#    Time: 82351 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 122
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:55 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:35:55 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:55 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(51): near "-": syntax error, unexpected '-'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(67): near "-": syntax error, unexpected '-'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(83): near "-": syntax error, unexpected '-'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(99): near "-": syntax error, unexpected '-'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(115): near "-": syntax error, unexpected '-'.
# ** Error: (vlog-13069) ../Lab4/phacc_tb.sv(131): near "-": syntax error, unexpected '-'.
# End time: 20:35:55 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./phacc_tb.do line 9
# K:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../$pass/$name.sv"  "
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:36:59 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:59 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:36:59 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:05 on Feb 04,2022, Elapsed time: 0:05:29
# Errors: 9, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:37:05 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Error: value of phase increment is out of range! Stopped simulation.
# ** Note: $stop    : ../Lab4/phacc_tb.sv(122)
#    Time: 28411 ns  Iteration: 0  Instance: /phacc_tb
# Break in Module phacc_tb at ../Lab4/phacc_tb.sv line 122
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:18 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:40:18 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:18 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:40:18 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:25 on Feb 04,2022, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:40:25 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:40 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:42:40 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:41 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:42:41 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:45 on Feb 04,2022, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:42:45 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:28 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:44:28 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:28 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:44:28 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:44:32 on Feb 04,2022, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:44:32 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:25 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:45:25 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:25 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:45:25 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:29 on Feb 04,2022, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:45:29 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:55 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:46:55 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:56 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:46:56 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:59 on Feb 04,2022, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:46:59 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do phacc_tb.do
# phacc_tb
# Lab4
# memory.mem
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:46 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc.v 
# -- Compiling module phacc
# 
# Top level modules:
# 	phacc
# End time: 20:47:46 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:46 on Feb 04,2022
# vlog -reportprogress 300 ../Lab4/phacc_tb.sv 
# -- Compiling module phacc_tb
# 
# Top level modules:
# 	phacc_tb
# End time: 20:47:46 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:50 on Feb 04,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.phacc_tb 
# Start time: 20:47:50 on Feb 04,2022
# Loading sv_std.std
# Loading work.phacc_tb
# Loading work.phacc
