{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1571104811087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1571104811089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 21:00:10 2019 " "Processing started: Mon Oct 14 21:00:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1571104811089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1571104811089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1571104811089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1571104811587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavioral " "Found design unit 1: triStateBuffer-Behavioral" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812422 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitdregisiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenbitdregisiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenBitDRegister-Behavioral " "Found design unit 1: tenBitDRegister-Behavioral" {  } { { "tenBitDRegisiter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/tenBitDRegisiter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812427 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenBitDRegister " "Found entity 1: tenBitDRegister" {  } { { "tenBitDRegisiter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/tenBitDRegisiter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-Behavioral " "Found design unit 1: ringCounter-Behavioral" {  } { { "ringCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ringCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812432 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ringCounter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramMUX-Behavioral " "Found design unit 1: ramMUX-Behavioral" {  } { { "ramMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramMUX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812435 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramMUX " "Found entity 1: ramMUX" {  } { { "ramMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramMUX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramModule-Behavioral " "Found design unit 1: ramModule-Behavioral" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812441 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramModule " "Found entity 1: ramModule" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-Behavioral " "Found design unit 1: programCounter-Behavioral" {  } { { "programCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812447 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file precounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preCounter-Behavioral " "Found design unit 1: preCounter-Behavioral" {  } { { "preCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/preCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812450 ""} { "Info" "ISGN_ENTITY_NAME" "1 preCounter " "Found entity 1: preCounter" {  } { { "preCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/preCounter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMUX-Behavioral " "Found design unit 1: outputMUX-Behavioral" {  } { { "outputMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/outputMUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812455 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMUX " "Found entity 1: outputMUX" {  } { { "outputMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/outputMUX.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitdregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitdregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitDRegister-Structural " "Found design unit 1: oneBitDRegister-Structural" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812463 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitDRegister " "Found entity 1: oneBitDRegister" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputMUX-Behavioral " "Found design unit 1: inputMUX-Behavioral" {  } { { "MUX2to1.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/MUX2to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812469 ""} { "Info" "ISGN_ENTITY_NAME" "1 inputMUX " "Found entity 1: inputMUX" {  } { { "MUX2to1.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/MUX2to1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JKFlipFlop-Behavioral " "Found design unit 1: JKFlipFlop-Behavioral" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812474 ""} { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlop " "Found entity 1: JKFlipFlop" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourdigitdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourDigitDriver-Behavioral " "Found design unit 1: fourDigitDriver-Behavioral" {  } { { "fourDigitDriver.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDriver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812478 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourDigitDriver " "Found entity 1: fourDigitDriver" {  } { { "fourDigitDriver.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDriver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourdigitdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourDigitDisplay-Behavioral " "Found design unit 1: fourDigitDisplay-Behavioral" {  } { { "fourDigitDisplay.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812482 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourDigitDisplay " "Found entity 1: fourDigitDisplay" {  } { { "fourDigitDisplay.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitdregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitdregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitDRegister-Behavioral " "Found design unit 1: fiveBitDRegister-Behavioral" {  } { { "fiveBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fiveBitDRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812488 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitDRegister " "Found entity 1: fiveBitDRegister" {  } { { "fiveBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fiveBitDRegister.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComputer-Behavioral " "Found design unit 1: eightBitComputer-Behavioral" {  } { { "eightBitComputer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/eightBitComputer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812493 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComputer " "Found entity 1: eightBitComputer" {  } { { "eightBitComputer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/eightBitComputer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812497 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlROM-Behavioral " "Found design unit 1: controlROM-Behavioral" {  } { { "conROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812503 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlROM " "Found entity 1: controlROM" {  } { { "conROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conROM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionaljmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conditionaljmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conditionalJmp-Behavioral " "Found design unit 1: conditionalJmp-Behavioral" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812508 ""} { "Info" "ISGN_ENTITY_NAME" "1 conditionalJmp " "Found entity 1: conditionalJmp" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider-Behavioral " "Found design unit 1: clockDivider-Behavioral" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812513 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToBCD-Behavioral " "Found design unit 1: binToBCD-Behavioral" {  } { { "binToBCD.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/binToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812521 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/binToBCD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812522 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressROM-Behavioral " "Found design unit 1: addressROM-Behavioral" {  } { { "addrROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/addrROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812528 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressROM " "Found entity 1: addressROM" {  } { { "addrROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/addrROM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-Behavioral " "Found design unit 1: Practica2-Behavioral" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104812530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104812530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104812530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica2 " "Elaborating entity \"Practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1571104812600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramMUX ramMUX:rMux " "Elaborating entity \"ramMUX\" for hierarchy \"ramMUX:rMux\"" {  } { { "Practica2.vhd" "rMux" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionalJmp conditionalJmp:condJmp " "Elaborating entity \"conditionalJmp\" for hierarchy \"conditionalJmp:condJmp\"" {  } { { "Practica2.vhd" "condJmp" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCount conditionalJmp.vhd(57) " "Verilog HDL or VHDL warning at conditionalJmp.vhd(57): object \"sCount\" assigned a value but never read" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571104812627 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equalTo conditionalJmp.vhd(64) " "VHDL Process Statement warning at conditionalJmp.vhd(64): signal \"equalTo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812629 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddress conditionalJmp.vhd(65) " "VHDL Process Statement warning at conditionalJmp.vhd(65): signal \"sAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812630 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lessThan conditionalJmp.vhd(67) " "VHDL Process Statement warning at conditionalJmp.vhd(67): signal \"lessThan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812630 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddress conditionalJmp.vhd(68) " "VHDL Process Statement warning at conditionalJmp.vhd(68): signal \"sAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812630 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "greaterThan conditionalJmp.vhd(70) " "VHDL Process Statement warning at conditionalJmp.vhd(70): signal \"greaterThan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812630 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddress conditionalJmp.vhd(71) " "VHDL Process Statement warning at conditionalJmp.vhd(71): signal \"sAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812630 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sAddress conditionalJmp.vhd(74) " "VHDL Process Statement warning at conditionalJmp.vhd(74): signal \"sAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812631 "|Practica2|conditionalJmp:condJmp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outputJmp conditionalJmp.vhd(63) " "VHDL Process Statement warning at conditionalJmp.vhd(63): inferring latch(es) for signal or variable \"outputJmp\", which holds its previous value in one or more paths through the process" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104812631 "|Practica2|conditionalJmp:condJmp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputJmp\[0\] conditionalJmp.vhd(63) " "Inferred latch for \"outputJmp\[0\]\" at conditionalJmp.vhd(63)" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104812632 "|Practica2|conditionalJmp:condJmp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputJmp\[1\] conditionalJmp.vhd(63) " "Inferred latch for \"outputJmp\[1\]\" at conditionalJmp.vhd(63)" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104812633 "|Practica2|conditionalJmp:condJmp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputJmp\[2\] conditionalJmp.vhd(63) " "Inferred latch for \"outputJmp\[2\]\" at conditionalJmp.vhd(63)" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104812633 "|Practica2|conditionalJmp:condJmp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputJmp\[3\] conditionalJmp.vhd(63) " "Inferred latch for \"outputJmp\[3\]\" at conditionalJmp.vhd(63)" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104812633 "|Practica2|conditionalJmp:condJmp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputJmp\[4\] conditionalJmp.vhd(63) " "Inferred latch for \"outputJmp\[4\]\" at conditionalJmp.vhd(63)" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104812633 "|Practica2|conditionalJmp:condJmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:progCnt " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:progCnt\"" {  } { { "Practica2.vhd" "progCnt" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlop programCounter:progCnt\|JKFlipFlop:flipflop " "Elaborating entity \"JKFlipFlop\" for hierarchy \"programCounter:progCnt\|JKFlipFlop:flipflop\"" {  } { { "programCounter.vhd" "flipflop" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set JKFlipFlop.vhd(58) " "VHDL Process Statement warning at JKFlipFlop.vhd(58): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812723 "|Practica2|programCounter:progCnt|JKFlipFlop:flipflop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setInput JKFlipFlop.vhd(59) " "VHDL Process Statement warning at JKFlipFlop.vhd(59): signal \"setInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812726 "|Practica2|programCounter:progCnt|JKFlipFlop:flipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer programCounter:progCnt\|triStateBuffer:buffer1 " "Elaborating entity \"triStateBuffer\" for hierarchy \"programCounter:progCnt\|triStateBuffer:buffer1\"" {  } { { "programCounter.vhd" "buffer1" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMUX outputMUX:oMux " "Elaborating entity \"outputMUX\" for hierarchy \"outputMUX:oMux\"" {  } { { "Practica2.vhd" "oMux" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD binToBCD:bcd " "Elaborating entity \"binToBCD\" for hierarchy \"binToBCD:bcd\"" {  } { { "Practica2.vhd" "bcd" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigitDisplay fourDigitDisplay:fourDigDis " "Elaborating entity \"fourDigitDisplay\" for hierarchy \"fourDigitDisplay:fourDigDis\"" {  } { { "Practica2.vhd" "fourDigDis" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812787 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number fourDigitDisplay.vhd(37) " "VHDL Process Statement warning at fourDigitDisplay.vhd(37): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourDigitDisplay.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812787 "|Practica2|fourDigitDisplay:fourDigDis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigitDriver fourDigitDisplay:fourDigDis\|fourDigitDriver:driver " "Elaborating entity \"fourDigitDriver\" for hierarchy \"fourDigitDisplay:fourDigDis\|fourDigitDriver:driver\"" {  } { { "fourDigitDisplay.vhd" "driver" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder fourDigitDisplay:fourDigDis\|decoder:decode " "Elaborating entity \"decoder\" for hierarchy \"fourDigitDisplay:fourDigDis\|decoder:decode\"" {  } { { "fourDigitDisplay.vhd" "decode" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:clock1 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:clock1\"" {  } { { "Practica2.vhd" "clock1" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sStop clock.vhd(48) " "VHDL Process Statement warning at clock.vhd(48): signal \"sStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812835 "|Practica2|clockDivider:clock1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sOutputClk clock.vhd(48) " "VHDL Process Statement warning at clock.vhd(48): signal \"sOutputClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812835 "|Practica2|clockDivider:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitDRegister fiveBitDRegister:marLatch " "Elaborating entity \"fiveBitDRegister\" for hierarchy \"fiveBitDRegister:marLatch\"" {  } { { "Practica2.vhd" "marLatch" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitDRegister fiveBitDRegister:marLatch\|oneBitDRegister:bit0 " "Elaborating entity \"oneBitDRegister\" for hierarchy \"fiveBitDRegister:marLatch\|oneBitDRegister:bit0\"" {  } { { "fiveBitDRegister.vhd" "bit0" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fiveBitDRegister.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sQ oneBitDRegister.vhd(34) " "VHDL Process Statement warning at oneBitDRegister.vhd(34): signal \"sQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812867 "|Practica2|fiveBitDRegister:marLatch|oneBitDRegister:bit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputMUX inputMUX:inpMux " "Elaborating entity \"inputMUX\" for hierarchy \"inputMUX:inpMux\"" {  } { { "Practica2.vhd" "inpMux" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramModule ramModule:RAM " "Elaborating entity \"ramModule\" for hierarchy \"ramModule:RAM\"" {  } { { "Practica2.vhd" "RAM" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readWrite ramModule.vhd(42) " "VHDL Process Statement warning at ramModule.vhd(42): signal \"readWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812900 "|Practica2|ramModule:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory ramModule.vhd(43) " "VHDL Process Statement warning at ramModule.vhd(43): signal \"Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812900 "|Practica2|ramModule:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputAddress ramModule.vhd(43) " "VHDL Process Statement warning at ramModule.vhd(43): signal \"inputAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812900 "|Practica2|ramModule:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressROM addressROM:aRom " "Elaborating entity \"addressROM\" for hierarchy \"addressROM:aRom\"" {  } { { "Practica2.vhd" "aRom" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter ringCounter:ringCnt " "Elaborating entity \"ringCounter\" for hierarchy \"ringCounter:ringCnt\"" {  } { { "Practica2.vhd" "ringCnt" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preCounter preCounter:preCnt " "Elaborating entity \"preCounter\" for hierarchy \"preCounter:preCnt\"" {  } { { "Practica2.vhd" "preCnt" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlROM controlROM:cRom " "Elaborating entity \"controlROM\" for hierarchy \"controlROM:cRom\"" {  } { { "Practica2.vhd" "cRom" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812975 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sControlWord conROM.vhd(71) " "VHDL Process Statement warning at conROM.vhd(71): signal \"sControlWord\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conROM.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104812979 "|Practica2|controlROM:cRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitDRegister tenBitDRegister:aReg " "Elaborating entity \"tenBitDRegister\" for hierarchy \"tenBitDRegister:aReg\"" {  } { { "Practica2.vhd" "aReg" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104812991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:arithlogic " "Elaborating entity \"ALU\" for hierarchy \"ALU:arithlogic\"" {  } { { "Practica2.vhd" "arithlogic" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104813039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU.vhd(26) " "Verilog HDL or VHDL warning at ALU.vhd(26): conditional expression evaluates to a constant" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 26 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1571104813044 "|Practica2|ALU:arithlogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "equalTo ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"equalTo\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104813046 "|Practica2|ALU:arithlogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "greaterThan ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"greaterThan\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104813046 "|Practica2|ALU:arithlogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lessThan ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"lessThan\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104813046 "|Practica2|ALU:arithlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lessThan ALU.vhd(22) " "Inferred latch for \"lessThan\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104813047 "|Practica2|ALU:arithlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greaterThan ALU.vhd(22) " "Inferred latch for \"greaterThan\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104813048 "|Practica2|ALU:arithlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalTo ALU.vhd(22) " "Inferred latch for \"equalTo\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104813048 "|Practica2|ALU:arithlogic"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "countReg fourBitRegister " "Node instance \"countReg\" instantiates undefined entity \"fourBitRegister\"" {  } { { "conditionalJmp.vhd" "countReg" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 59 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1571104813082 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "addrReg fourBitRegister " "Node instance \"addrReg\" instantiates undefined entity \"fourBitRegister\"" {  } { { "conditionalJmp.vhd" "addrReg" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1571104813082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1571104813328 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 14 21:00:13 2019 " "Processing ended: Mon Oct 14 21:00:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1571104813328 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1571104813328 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1571104813328 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1571104813328 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1571104813961 ""}
