

================================================================
== Vitis HLS Report for 'WriteC'
================================================================
* Date:           Mon Nov 11 16:40:28 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
    |   min   |         max         |    min    |     max     | min |         max         |   Type  |
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        4|  1152921504606846976|  40.000 ns|  1.2e+10 sec|    4|  1152921504606846976|       no|
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
        |                                                                                     |                                                                           |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
        |                                       Instance                                      |                                   Module                                  |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
        |grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82  |WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1  |        2|  1152921504606846976|  20.000 ns|  1.2e+10 sec|    1|  1152921504606846976|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.51>
ST_1 : Operation 4 [1/1] (1.39ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 4 'read' 'size_m_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 5 'read' 'size_n_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.40ns)   --->   "%memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %memory"   --->   Operation 6 'read' 'memory_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_n_cast = zext i32 %size_n_read"   --->   Operation 7 'zext' 'size_n_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.88ns)   --->   "%sub_i = add i33 %size_n_cast, i33 511"   --->   Operation 8 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%div_i_cast = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i, i32 9, i32 32"   --->   Operation 9 'partselect' 'div_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%size_m_cast = zext i32 %size_m_read"   --->   Operation 10 'zext' 'size_m_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.88ns)   --->   "%sub_i3 = add i33 %size_m_cast, i33 511"   --->   Operation 11 'add' 'sub_i3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%div_i1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %size_m_read, i32 4, i32 31"   --->   Operation 12 'partselect' 'div_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i3, i32 9, i32 32"   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp, i14 0"   --->   Operation 14 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%div_i_cast_cast = zext i24 %div_i_cast"   --->   Operation 15 'zext' 'div_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i38 %tmp_1"   --->   Operation 16 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.24ns)   --->   "%bound17 = mul i61 %div_i_cast_cast, i61 %tmp_1_cast"   --->   Operation 17 'mul' 'bound17' <Predicate = true> <Delay = 3.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1, i61 %bound17, i38 %tmp_1, i32 %size_n_read, i28 %div_i1, i512 %cMemory, i28 %div_i1, i64 %memory_read, i512 %gmem2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %cMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_23, i32 0, i32 0, void @empty_24, i32 64, i32 0, void @empty_26, void @empty_13, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1, i61 %bound17, i38 %tmp_1, i32 %size_n_read, i28 %div_i1, i512 %cMemory, i28 %div_i1, i64 %memory_read, i512 %gmem2"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln392 = ret" [../kernel/Memory.cpp:392]   --->   Operation 26 'ret' 'ret_ln392' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cMemory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_m_read       (read          ) [ 0000]
size_n_read       (read          ) [ 0011]
memory_read       (read          ) [ 0011]
size_n_cast       (zext          ) [ 0000]
sub_i             (add           ) [ 0000]
div_i_cast        (partselect    ) [ 0000]
size_m_cast       (zext          ) [ 0000]
sub_i3            (add           ) [ 0000]
div_i1            (partselect    ) [ 0011]
tmp               (partselect    ) [ 0000]
tmp_1             (bitconcatenate) [ 0011]
div_i_cast_cast   (zext          ) [ 0000]
tmp_1_cast        (zext          ) [ 0000]
bound17           (mul           ) [ 0011]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln392         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cMemory">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cMemory"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="memory">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size_n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_m">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="size_m_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="size_n_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="memory_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="memory_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="61" slack="1"/>
<pin id="85" dir="0" index="2" bw="38" slack="1"/>
<pin id="86" dir="0" index="3" bw="32" slack="1"/>
<pin id="87" dir="0" index="4" bw="28" slack="1"/>
<pin id="88" dir="0" index="5" bw="512" slack="0"/>
<pin id="89" dir="0" index="6" bw="28" slack="1"/>
<pin id="90" dir="0" index="7" bw="64" slack="1"/>
<pin id="91" dir="0" index="8" bw="512" slack="0"/>
<pin id="92" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bound17_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="38" slack="0"/>
<pin id="99" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound17/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="size_n_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_n_cast/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="div_i_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="33" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="0" index="3" bw="7" slack="0"/>
<pin id="115" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="size_m_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_m_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sub_i3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="div_i1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="28" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="6" slack="0"/>
<pin id="135" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="33" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="7" slack="0"/>
<pin id="145" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="38" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="div_i_cast_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_i_cast_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_1_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="38" slack="0"/>
<pin id="165" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="size_n_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="memory_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="memory_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="div_i1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="28" slack="1"/>
<pin id="180" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="div_i1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="38" slack="1"/>
<pin id="186" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="bound17_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="61" slack="1"/>
<pin id="191" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="bound17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="103"><net_src comp="70" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="64" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="64" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="124" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="140" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="110" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="171"><net_src comp="70" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="176"><net_src comp="76" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="82" pin=7"/></net>

<net id="181"><net_src comp="130" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="187"><net_src comp="150" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="192"><net_src comp="96" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 }
 - Input state : 
	Port: WriteC : cMemory | {2 3 }
	Port: WriteC : memory | {1 }
	Port: WriteC : size_n | {1 }
	Port: WriteC : size_m | {1 }
  - Chain level:
	State 1
		sub_i : 1
		div_i_cast : 2
		sub_i3 : 1
		tmp : 2
		tmp_1 : 3
		div_i_cast_cast : 3
		tmp_1_cast : 4
		bound17 : 5
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82 |    3    |  0.774  |   1539  |   837   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                     sub_i_fu_104                                    |    0    |    0    |    0    |    39   |
|          |                                    sub_i3_fu_124                                    |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                    bound17_fu_96                                    |    3    |    0    |    0    |    26   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                size_m_read_read_fu_64                               |    0    |    0    |    0    |    0    |
|   read   |                                size_n_read_read_fu_70                               |    0    |    0    |    0    |    0    |
|          |                                memory_read_read_fu_76                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  size_n_cast_fu_100                                 |    0    |    0    |    0    |    0    |
|   zext   |                                  size_m_cast_fu_120                                 |    0    |    0    |    0    |    0    |
|          |                                div_i_cast_cast_fu_158                               |    0    |    0    |    0    |    0    |
|          |                                  tmp_1_cast_fu_163                                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  div_i_cast_fu_110                                  |    0    |    0    |    0    |    0    |
|partselect|                                    div_i1_fu_130                                    |    0    |    0    |    0    |    0    |
|          |                                      tmp_fu_140                                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                     tmp_1_fu_150                                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                     |    6    |  0.774  |   1539  |   941   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  bound17_reg_189  |   61   |
|   div_i1_reg_178  |   28   |
|memory_read_reg_173|   64   |
|size_n_read_reg_168|   32   |
|   tmp_1_reg_184   |   38   |
+-------------------+--------+
|       Total       |   223  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    0   |  1539  |   941  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |  1762  |   941  |
+-----------+--------+--------+--------+--------+
