#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001edee6ef300 .scope module, "top_testbench" "top_testbench" 2 1;
 .timescale 0 0;
v000001edee756080_0 .var "clk", 0 0;
v000001edee755a40_0 .var "reset", 0 0;
S_000001edee608fc0 .scope module, "dut" "top" 2 6, 3 1 0, S_000001edee6ef300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001edee755fe0_0 .net "clk", 0 0, v000001edee756080_0;  1 drivers
v000001edee756120_0 .net "reset", 0 0, v000001edee755a40_0;  1 drivers
S_000001edee616a80 .scope module, "rvmulti" "riscv_multi" 3 16, 4 1 0, S_000001edee608fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001edee756da0_0 .net "ALUControl", 2 0, v000001edee6e35f0_0;  1 drivers
v000001edee7569e0_0 .net "ALUSrcA", 1 0, v000001edee6e4770_0;  1 drivers
v000001edee756620_0 .net "ALUSrcB", 1 0, v000001edee6e3eb0_0;  1 drivers
v000001edee756f80_0 .net "AdrSrc", 0 0, v000001edee6e3690_0;  1 drivers
v000001edee755d60_0 .net "IRWrite", 0 0, v000001edee6e4590_0;  1 drivers
v000001edee756940_0 .net "ImmSrc", 1 0, v000001edee6e3870_0;  1 drivers
v000001edee7566c0_0 .net "MemWrite", 0 0, v000001edee6e4950_0;  1 drivers
v000001edee756b20_0 .net "PC", 31 0, v000001edee7503a0_0;  1 drivers
v000001edee7555e0_0 .net "PCWrite", 0 0, v000001edee6e3910_0;  1 drivers
v000001edee755cc0_0 .net "ReadDData", 31 0, L_000001edee6da580;  1 drivers
v000001edee756bc0_0 .net "ReadData", 31 0, L_000001edee6da5f0;  1 drivers
v000001edee756260_0 .net "RegWrite", 0 0, v000001edee6e4b30_0;  1 drivers
v000001edee755e00_0 .net "ResultSrc", 1 0, v000001edee6e3a50_0;  1 drivers
v000001edee755ae0_0 .net "Zero", 0 0, v000001edee74fb80_0;  1 drivers
v000001edee756c60_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee755ea0_0 .net "funct3", 2 0, L_000001edee79f600;  1 drivers
v000001edee755680_0 .net "funct7", 6 0, L_000001edee79fba0;  1 drivers
v000001edee755720_0 .net "funct7b5", 30 0, L_000001edee7a0d20;  1 drivers
v000001edee7557c0_0 .net "oldOp", 6 0, L_000001edee79fd80;  1 drivers
v000001edee755860_0 .net "op", 6 0, L_000001edee7a0e60;  1 drivers
v000001edee755900_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee616c10 .scope module, "ctr" "controller" 4 27, 5 7 0, S_000001edee616a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 7 "oldOp";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 31 "funct7b5";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 1 "Zero";
    .port_info 8 /INPUT 32 "PC";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /INPUT 32 "ReadDData";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "AdrSrc";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "IRWrite";
    .port_info 15 /OUTPUT 2 "ResultSrc";
    .port_info 16 /OUTPUT 3 "ALUControl";
    .port_info 17 /OUTPUT 2 "ALUSrcB";
    .port_info 18 /OUTPUT 2 "ALUSrcA";
    .port_info 19 /OUTPUT 2 "ImmSrc";
    .port_info 20 /OUTPUT 1 "RegWrite";
P_000001edee6177e0 .param/l "ALUWriteBackState" 0 5 257, C4<1001>;
P_000001edee617818 .param/l "BEQState" 0 5 260, C4<1100>;
P_000001edee617850 .param/l "BRANCH_TAKEN_CHECK" 0 5 261, C4<1101>;
P_000001edee617888 .param/l "DecodeState" 0 5 251, C4<0011>;
P_000001edee6178c0 .param/l "ErrorState" 0 5 263, C4<1111>;
P_000001edee6178f8 .param/l "ExecuteIState" 0 5 258, C4<1010>;
P_000001edee617930 .param/l "ExecuteRState" 0 5 256, C4<1000>;
P_000001edee617968 .param/l "FetchState_1" 0 5 249, C4<0001>;
P_000001edee6179a0 .param/l "FetchState_2" 0 5 250, C4<0010>;
P_000001edee6179d8 .param/l "JALState" 0 5 259, C4<1011>;
P_000001edee617a10 .param/l "MemAddrState" 0 5 252, C4<0100>;
P_000001edee617a48 .param/l "MemReadState" 0 5 253, C4<0101>;
P_000001edee617a80 .param/l "MemWBState" 0 5 254, C4<0110>;
P_000001edee617ab8 .param/l "MemWriteState" 0 5 255, C4<0111>;
P_000001edee617af0 .param/l "ResetState" 0 5 248, C4<0000>;
v000001edee6e35f0_0 .var "ALUControl", 2 0;
v000001edee6e4770_0 .var "ALUSrcA", 1 0;
v000001edee6e3eb0_0 .var "ALUSrcB", 1 0;
v000001edee6e3690_0 .var "AdrSrc", 0 0;
v000001edee6e4590_0 .var "IRWrite", 0 0;
v000001edee6e3870_0 .var "ImmSrc", 1 0;
v000001edee6e4950_0 .var "MemWrite", 0 0;
v000001edee6e4ef0_0 .net "PC", 31 0, v000001edee7503a0_0;  alias, 1 drivers
v000001edee6e3910_0 .var "PCWrite", 0 0;
v000001edee6e48b0_0 .net "ReadDData", 31 0, L_000001edee6da580;  alias, 1 drivers
v000001edee6e39b0_0 .net "ReadData", 31 0, L_000001edee6da5f0;  alias, 1 drivers
v000001edee6e4b30_0 .var "RegWrite", 0 0;
v000001edee6e3a50_0 .var "ResultSrc", 1 0;
v000001edee6e5030_0 .net "Zero", 0 0, v000001edee74fb80_0;  alias, 1 drivers
v000001edee6e3b90_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee6e3d70_0 .var "current_state", 3 0;
v000001edee6e3f50_0 .net "funct3", 2 0, L_000001edee79f600;  alias, 1 drivers
v000001edee6e3ff0_0 .net "funct7", 6 0, L_000001edee79fba0;  alias, 1 drivers
v000001edee6e4090_0 .net "funct7b5", 30 0, L_000001edee7a0d20;  alias, 1 drivers
v000001edee6e41d0_0 .var "next_state", 3 0;
v000001edee6e4270_0 .net "oldOp", 6 0, L_000001edee79fd80;  alias, 1 drivers
v000001edee6e4810_0 .net "op", 6 0, L_000001edee7a0e60;  alias, 1 drivers
v000001edee6e4bd0_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
E_000001edee6dd670 .event anyedge, v000001edee6e4bd0_0, v000001edee6e3d70_0;
E_000001edee6ddf70 .event anyedge, v000001edee6e3d70_0;
E_000001edee6debb0 .event posedge, v000001edee6e4bd0_0, v000001edee6e3b90_0;
S_000001edee637160 .scope function.vec4.s3, "decode" "decode" 5 37, 5 37 0, S_000001edee616c10;
 .timescale 0 0;
; Variable decode is vec4 return value of scope S_000001edee637160
v000001edee6e49f0_0 .var "funct3", 2 0;
v000001edee6e53f0_0 .var "funct7", 6 0;
v000001edee6e4130_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decode ;
    %vpi_call 5 39 "$display", "decode() op: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e49f0_0, v000001edee6e53f0_0 {0 0 0};
    %load/vec4 v000001edee6e4130_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %vpi_call 5 199 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001edee6e49f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %vpi_call 5 57 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %jmp T_0.12;
T_0.7 ;
    %jmp T_0.12;
T_0.8 ;
    %vpi_call 5 74 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %vpi_call 5 81 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000001edee6e53f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.13 ;
    %jmp T_0.15;
T_0.14 ;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001edee6e49f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %jmp T_0.24;
T_0.16 ;
    %load/vec4 v000001edee6e53f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.25 ;
    %vpi_call 5 123 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 5 130 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.24;
T_0.17 ;
    %jmp T_0.24;
T_0.18 ;
    %vpi_call 5 146 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.24;
T_0.19 ;
    %jmp T_0.24;
T_0.20 ;
    %jmp T_0.24;
T_0.21 ;
    %load/vec4 v000001edee6e53f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.28 ;
    %jmp T_0.30;
T_0.29 ;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.24;
T_0.22 ;
    %vpi_call 5 182 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.24;
T_0.23 ;
    %vpi_call 5 190 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.24;
T_0.24 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %end;
S_000001edee6372f0 .scope function.vec4.s8, "sum" "sum" 5 207, 5 207 0, S_000001edee616c10;
 .timescale 0 0;
v000001edee6e3550_0 .var "a", 7 0;
v000001edee6e44f0_0 .var "b", 7 0;
; Variable sum is vec4 return value of scope S_000001edee6372f0
TD_top_testbench.dut.rvmulti.ctr.sum ;
    %load/vec4 v000001edee6e3550_0;
    %load/vec4 v000001edee6e44f0_0;
    %add;
    %ret/vec4 0, 0, 8;  Assign to sum (store_vec4_to_lval)
    %end;
S_000001edee67e830 .scope module, "dp" "datapath" 4 58, 6 1 0, S_000001edee616a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 7 "oldOp";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 31 "funct7b5";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 32 "PC";
    .port_info 9 /OUTPUT 32 "ReadData";
    .port_info 10 /OUTPUT 32 "ReadDData";
    .port_info 11 /INPUT 1 "PCWrite";
    .port_info 12 /INPUT 1 "AdrSrc";
    .port_info 13 /INPUT 1 "MemWrite";
    .port_info 14 /INPUT 1 "IRWrite";
    .port_info 15 /INPUT 2 "ResultSrc";
    .port_info 16 /INPUT 3 "ALUControl";
    .port_info 17 /INPUT 2 "ALUSrcB";
    .port_info 18 /INPUT 2 "ALUSrcA";
    .port_info 19 /INPUT 2 "ImmSrc";
    .port_info 20 /INPUT 1 "RegWrite";
v000001edee753ad0_0 .net "A", 31 0, v000001edee6d4860_0;  1 drivers
v000001edee753df0_0 .net "ALUControl", 2 0, v000001edee6e35f0_0;  alias, 1 drivers
v000001edee753e90_0 .net "ALUOut", 31 0, v000001edee74ffe0_0;  1 drivers
v000001edee7551f0_0 .net "ALUResult", 31 0, v000001edee74ff40_0;  1 drivers
v000001edee753f30_0 .net "ALUSrcA", 1 0, v000001edee6e4770_0;  alias, 1 drivers
v000001edee753fd0_0 .net "ALUSrcB", 1 0, v000001edee6e3eb0_0;  alias, 1 drivers
v000001edee754070_0 .net "AdrSrc", 0 0, v000001edee6e3690_0;  alias, 1 drivers
v000001edee754110_0 .net "IRWrite", 0 0, v000001edee6e4590_0;  alias, 1 drivers
v000001edee754390_0 .net "ImmExt", 31 0, v000001edee74f4a0_0;  1 drivers
v000001edee754430_0 .net "ImmSrc", 1 0, v000001edee6e3870_0;  alias, 1 drivers
v000001edee754610_0 .net "Instr", 31 0, v000001edee74fae0_0;  1 drivers
v000001edee7546b0_0 .net "MemWrite", 0 0, v000001edee6e4950_0;  alias, 1 drivers
v000001edee755b80_0 .net "OldPC", 31 0, v000001edee750440_0;  1 drivers
v000001edee756300_0 .net "PC", 31 0, v000001edee7503a0_0;  alias, 1 drivers
v000001edee7570c0_0 .net "PCWrite", 0 0, v000001edee6e3910_0;  alias, 1 drivers
v000001edee756d00_0 .net "RD1", 31 0, L_000001edee7a1180;  1 drivers
v000001edee7563a0_0 .net "RD2", 31 0, L_000001edee7a03c0;  1 drivers
v000001edee756760_0 .net "ReadDData", 31 0, L_000001edee6da580;  alias, 1 drivers
v000001edee7564e0_0 .net "ReadData", 31 0, L_000001edee6da5f0;  alias, 1 drivers
v000001edee7568a0_0 .net "RegWrite", 0 0, v000001edee6e4b30_0;  alias, 1 drivers
v000001edee757200_0 .net "Result", 31 0, v000001edee7538f0_0;  1 drivers
v000001edee757340_0 .net "ResultSrc", 1 0, v000001edee6e3a50_0;  alias, 1 drivers
v000001edee756800_0 .net "SrcA", 31 0, v000001edee753990_0;  1 drivers
v000001edee756580_0 .net "SrcB", 31 0, v000001edee755150_0;  1 drivers
v000001edee756e40_0 .net "WriteData", 31 0, v000001edee74ed20_0;  1 drivers
v000001edee7559a0_0 .net "Zero", 0 0, v000001edee74fb80_0;  alias, 1 drivers
v000001edee756440_0 .net "adr", 31 0, L_000001edee7a0460;  1 drivers
v000001edee755c20_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee756ee0_0 .net "data", 31 0, v000001edee6e4450_0;  1 drivers
v000001edee756a80_0 .net "funct3", 2 0, L_000001edee79f600;  alias, 1 drivers
v000001edee7573e0_0 .net "funct7", 6 0, L_000001edee79fba0;  alias, 1 drivers
v000001edee757020_0 .net "funct7b5", 30 0, L_000001edee7a0d20;  alias, 1 drivers
v000001edee757160_0 .net "oldOp", 6 0, L_000001edee79fd80;  alias, 1 drivers
v000001edee7572a0_0 .net "op", 6 0, L_000001edee7a0e60;  alias, 1 drivers
v000001edee757480_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
E_000001edee6de470 .event posedge, v000001edee6e4950_0;
L_000001edee7a0e60 .part L_000001edee6da5f0, 0, 7;
L_000001edee79f600 .part L_000001edee6da5f0, 12, 3;
L_000001edee7a0d20 .part L_000001edee6da5f0, 0, 31;
L_000001edee79fba0 .part L_000001edee6da5f0, 25, 7;
L_000001edee79fd80 .part v000001edee74fae0_0, 0, 7;
L_000001edee7a0780 .part v000001edee74fae0_0, 15, 5;
L_000001edee7a0140 .part v000001edee74fae0_0, 20, 5;
L_000001edee79fe20 .part v000001edee74fae0_0, 7, 5;
L_000001edee7a1220 .part v000001edee74fae0_0, 7, 25;
S_000001edee67e9c0 .scope module, "DataFF" "flopr" 6 87, 7 4 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001edee6df070 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001edee6e4310_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee6e43b0_0 .net "d", 31 0, L_000001edee6da5f0;  alias, 1 drivers
v000001edee6e4450_0 .var "q", 31 0;
v000001edee6e46d0_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee67a2f0 .scope module, "Data_RD1" "flopr" 6 125, 7 4 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001edee6de1b0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001edee6e4c70_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee6e4db0_0 .net "d", 31 0, L_000001edee7a1180;  alias, 1 drivers
v000001edee6d4860_0 .var "q", 31 0;
v000001edee6d45e0_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee67a480 .scope module, "Data_RD2" "flopr" 6 126, 7 4 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001edee6de2b0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001edee6d4720_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee6d4900_0 .net "d", 31 0, L_000001edee7a03c0;  alias, 1 drivers
v000001edee74ed20_0 .var "q", 31 0;
v000001edee74fe00_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee68dfa0 .scope module, "InstrFF" "flopenr" 6 84, 8 2 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001edee6de2f0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001edee74fa40_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee74f040_0 .net "d", 31 0, L_000001edee6da5f0;  alias, 1 drivers
v000001edee74eb40_0 .net "en", 0 0, v000001edee6e4590_0;  alias, 1 drivers
L_000001edee757638 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001edee74ebe0_0 .net "id", 2 0, L_000001edee757638;  1 drivers
v000001edee74fae0_0 .var "q", 31 0;
v000001edee74e640_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee68e130 .scope module, "OldPCFF" "flopenr" 6 83, 8 2 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001edee6de4b0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001edee74ec80_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee74f720_0 .net "d", 31 0, v000001edee7503a0_0;  alias, 1 drivers
v000001edee74edc0_0 .net "en", 0 0, v000001edee6e4590_0;  alias, 1 drivers
L_000001edee7575f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001edee74ee60_0 .net "id", 2 0, L_000001edee7575f0;  1 drivers
v000001edee750440_0 .var "q", 31 0;
v000001edee74ea00_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee631c30 .scope module, "addrmux" "mux2" 6 77, 9 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001edee6de4f0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001edee74f220_0 .net "d0", 31 0, v000001edee7503a0_0;  alias, 1 drivers
v000001edee74ef00_0 .net "d1", 31 0, v000001edee7538f0_0;  alias, 1 drivers
v000001edee74efa0_0 .net "s", 0 0, v000001edee6e3690_0;  alias, 1 drivers
v000001edee74f0e0_0 .net "y", 31 0, L_000001edee7a0460;  alias, 1 drivers
L_000001edee7a0460 .functor MUXZ 32, v000001edee7503a0_0, v000001edee7538f0_0, v000001edee6e3690_0, C4<>;
S_000001edee631dc0 .scope module, "alu" "alu" 6 141, 10 3 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_000001edee6de570 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v000001edee74eaa0_0 .net "ALUControl", 2 0, v000001edee6e35f0_0;  alias, 1 drivers
v000001edee74ff40_0 .var "ALUResult", 31 0;
v000001edee74fb80_0 .var "Z", 0 0;
v000001edee74f5e0_0 .net "a_in", 31 0, v000001edee753990_0;  alias, 1 drivers
v000001edee74fd60_0 .net "b_in", 31 0, v000001edee755150_0;  alias, 1 drivers
E_000001edee6de5f0 .event anyedge, v000001edee6e35f0_0, v000001edee74fd60_0, v000001edee74f5e0_0;
S_000001edee62fe50 .scope module, "aluResult" "flopr" 6 143, 7 4 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001edee6de8f0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001edee74f540_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee74f180_0 .net "d", 31 0, v000001edee74ff40_0;  alias, 1 drivers
v000001edee74ffe0_0 .var "q", 31 0;
v000001edee74f2c0_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee750a60 .scope module, "dmem" "dmem" 6 70, 11 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001edee6da580 .functor BUFZ 32, L_000001edee755f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001edee74fc20 .array "RAM", 0 63, 31 0;
v000001edee74e5a0_0 .net *"_ivl_0", 31 0, L_000001edee755f40;  1 drivers
v000001edee74f360_0 .net *"_ivl_3", 29 0, L_000001edee7561c0;  1 drivers
v000001edee74e820_0 .net "a", 31 0, v000001edee7538f0_0;  alias, 1 drivers
v000001edee750300_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee74f7c0_0 .net "rd", 31 0, L_000001edee6da580;  alias, 1 drivers
v000001edee750080_0 .net "wd", 31 0, v000001edee74ed20_0;  alias, 1 drivers
v000001edee74f400_0 .net "we", 0 0, v000001edee6e4950_0;  alias, 1 drivers
E_000001edee6de6b0 .event posedge, v000001edee6e3b90_0;
L_000001edee755f40 .array/port v000001edee74fc20, L_000001edee7561c0;
L_000001edee7561c0 .part v000001edee7538f0_0, 2, 30;
S_000001edee750740 .scope module, "ext" "extend" 6 132, 12 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001edee74f4a0_0 .var "immext", 31 0;
v000001edee74f680_0 .net "immsrc", 1 0, v000001edee6e3870_0;  alias, 1 drivers
v000001edee74f860_0 .net "instr", 31 7, L_000001edee7a1220;  1 drivers
E_000001edee6de830 .event anyedge, v000001edee74f4a0_0, v000001edee6e3870_0, v000001edee74f860_0;
S_000001edee7505b0 .scope module, "imem" "imem" 6 80, 13 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001edee6da5f0 .functor BUFZ 32, L_000001edee7a00a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001edee74f900 .array "RAM", 0 127, 31 0;
v000001edee7501c0_0 .net *"_ivl_0", 31 0, L_000001edee7a00a0;  1 drivers
v000001edee74e6e0_0 .net "a", 31 0, v000001edee7503a0_0;  alias, 1 drivers
v000001edee74f9a0_0 .net "rd", 31 0, L_000001edee6da5f0;  alias, 1 drivers
L_000001edee7a00a0 .array/port v000001edee74f900, v000001edee7503a0_0;
S_000001edee750bf0 .scope module, "pcreg" "flopenr" 6 75, 8 2 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001edee6de770 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001edee74fcc0_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee74fea0_0 .net "d", 31 0, v000001edee7538f0_0;  alias, 1 drivers
v000001edee750120_0 .net "en", 0 0, v000001edee6e3910_0;  alias, 1 drivers
L_000001edee7575a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001edee750260_0 .net "id", 2 0, L_000001edee7575a8;  1 drivers
v000001edee7503a0_0 .var "q", 31 0;
v000001edee74e780_0 .net "reset", 0 0, v000001edee755a40_0;  alias, 1 drivers
S_000001edee7508d0 .scope module, "resultmux" "mux3" 6 147, 14 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001edee6dfef0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v000001edee74e8c0_0 .net "d0", 31 0, v000001edee74ffe0_0;  alias, 1 drivers
v000001edee74e960_0 .net "d1", 31 0, v000001edee6e4450_0;  alias, 1 drivers
v000001edee754b10_0 .net "d2", 31 0, v000001edee74ff40_0;  alias, 1 drivers
v000001edee753b70_0 .net "s", 1 0, v000001edee6e3a50_0;  alias, 1 drivers
v000001edee7538f0_0 .var "y", 31 0;
E_000001edee6dfeb0 .event anyedge, v000001edee6e3a50_0, v000001edee74ffe0_0, v000001edee6e4450_0, v000001edee74ff40_0;
S_000001edee750d80 .scope module, "rf" "regfile" 6 107, 15 3 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001edee7544d0_0 .net *"_ivl_0", 31 0, L_000001edee7a1040;  1 drivers
v000001edee753670_0 .net *"_ivl_10", 6 0, L_000001edee79fb00;  1 drivers
L_000001edee757710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001edee754890_0 .net *"_ivl_13", 1 0, L_000001edee757710;  1 drivers
L_000001edee757758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001edee755330_0 .net/2u *"_ivl_14", 31 0, L_000001edee757758;  1 drivers
v000001edee753a30_0 .net *"_ivl_18", 31 0, L_000001edee79fce0;  1 drivers
L_000001edee7577a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001edee753850_0 .net *"_ivl_21", 26 0, L_000001edee7577a0;  1 drivers
L_000001edee7577e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001edee754d90_0 .net/2u *"_ivl_22", 31 0, L_000001edee7577e8;  1 drivers
v000001edee753d50_0 .net *"_ivl_24", 0 0, L_000001edee7a0960;  1 drivers
v000001edee754a70_0 .net *"_ivl_26", 31 0, L_000001edee7a0500;  1 drivers
v000001edee7541b0_0 .net *"_ivl_28", 6 0, L_000001edee7a0640;  1 drivers
L_000001edee757680 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001edee754930_0 .net *"_ivl_3", 26 0, L_000001edee757680;  1 drivers
L_000001edee757830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001edee754e30_0 .net *"_ivl_31", 1 0, L_000001edee757830;  1 drivers
L_000001edee757878 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001edee753c10_0 .net/2u *"_ivl_32", 31 0, L_000001edee757878;  1 drivers
L_000001edee7576c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001edee754750_0 .net/2u *"_ivl_4", 31 0, L_000001edee7576c8;  1 drivers
v000001edee7547f0_0 .net *"_ivl_6", 0 0, L_000001edee79fa60;  1 drivers
v000001edee7549d0_0 .net *"_ivl_8", 31 0, L_000001edee79fc40;  1 drivers
v000001edee755010_0 .net "a1", 4 0, L_000001edee7a0780;  1 drivers
v000001edee754bb0_0 .net "a2", 4 0, L_000001edee7a0140;  1 drivers
v000001edee755470_0 .net "a3", 4 0, L_000001edee79fe20;  1 drivers
v000001edee753710_0 .net "clk", 0 0, v000001edee756080_0;  alias, 1 drivers
v000001edee753cb0_0 .net "rd1", 31 0, L_000001edee7a1180;  alias, 1 drivers
v000001edee754ed0_0 .net "rd2", 31 0, L_000001edee7a03c0;  alias, 1 drivers
v000001edee754c50 .array "rf", 0 31, 31 0;
v000001edee754cf0_0 .net "wd3", 31 0, v000001edee7538f0_0;  alias, 1 drivers
v000001edee7542f0_0 .net "we3", 0 0, v000001edee6e4b30_0;  alias, 1 drivers
E_000001edee6dfc30 .event anyedge, v000001edee754bb0_0, v000001edee755010_0;
L_000001edee7a1040 .concat [ 5 27 0 0], L_000001edee7a0780, L_000001edee757680;
L_000001edee79fa60 .cmp/ne 32, L_000001edee7a1040, L_000001edee7576c8;
L_000001edee79fc40 .array/port v000001edee754c50, L_000001edee79fb00;
L_000001edee79fb00 .concat [ 5 2 0 0], L_000001edee7a0780, L_000001edee757710;
L_000001edee7a1180 .functor MUXZ 32, L_000001edee757758, L_000001edee79fc40, L_000001edee79fa60, C4<>;
L_000001edee79fce0 .concat [ 5 27 0 0], L_000001edee7a0140, L_000001edee7577a0;
L_000001edee7a0960 .cmp/ne 32, L_000001edee79fce0, L_000001edee7577e8;
L_000001edee7a0500 .array/port v000001edee754c50, L_000001edee7a0640;
L_000001edee7a0640 .concat [ 5 2 0 0], L_000001edee7a0140, L_000001edee757830;
L_000001edee7a03c0 .functor MUXZ 32, L_000001edee757878, L_000001edee7a0500, L_000001edee7a0960, C4<>;
S_000001edee750f10 .scope module, "srcamux" "mux3" 6 136, 14 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001edee6df370 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v000001edee7535d0_0 .net "d0", 31 0, v000001edee7503a0_0;  alias, 1 drivers
v000001edee7537b0_0 .net "d1", 31 0, v000001edee750440_0;  alias, 1 drivers
v000001edee754570_0 .net "d2", 31 0, v000001edee6d4860_0;  alias, 1 drivers
v000001edee7550b0_0 .net "s", 1 0, v000001edee6e4770_0;  alias, 1 drivers
v000001edee753990_0 .var "y", 31 0;
E_000001edee6df3b0 .event anyedge, v000001edee6e4770_0, v000001edee6e4ef0_0, v000001edee750440_0, v000001edee6d4860_0;
S_000001edee7510a0 .scope module, "srcbmux" "mux3" 6 137, 14 1 0, S_000001edee67e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001edee6df4b0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v000001edee7553d0_0 .net "d0", 31 0, v000001edee74ed20_0;  alias, 1 drivers
v000001edee754250_0 .net "d1", 31 0, v000001edee74f4a0_0;  alias, 1 drivers
L_000001edee7578c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001edee755290_0 .net "d2", 31 0, L_000001edee7578c0;  1 drivers
v000001edee754f70_0 .net "s", 1 0, v000001edee6e3eb0_0;  alias, 1 drivers
v000001edee755150_0 .var "y", 31 0;
E_000001edee6df5b0 .event anyedge, v000001edee6e3eb0_0, v000001edee74ed20_0, v000001edee74f4a0_0, v000001edee755290_0;
    .scope S_000001edee616c10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001edee616c10;
T_3 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee6e4bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 5 275 "$display", "[controller] reset" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e3d70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 5 317 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v000001edee6e41d0_0;
    %store/vec4 v000001edee6e3d70_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001edee616c10;
T_4 ;
    %wait E_000001edee6ddf70;
    %load/vec4 v000001edee6e3d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 5 603 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v000001edee6e3d70_0 {0 0 0};
    %jmp T_4.12;
T_4.0 ;
    %vpi_call 5 338 "$display", "\000" {0 0 0};
    %vpi_call 5 339 "$display", "\000" {0 0 0};
    %vpi_call 5 340 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %jmp T_4.12;
T_4.1 ;
    %vpi_call 5 380 "$display", "\000" {0 0 0};
    %vpi_call 5 381 "$display", "\000" {0 0 0};
    %vpi_call 5 382 "$display", "[CTRL.OUTPUT.DECODE_STATE] op: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e3f50_0, v000001edee6e3ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %load/vec4 v000001edee6e4810_0;
    %load/vec4 v000001edee6e3f50_0;
    %load/vec4 v000001edee6e3ff0_0;
    %store/vec4 v000001edee6e53f0_0, 0, 7;
    %store/vec4 v000001edee6e49f0_0, 0, 3;
    %store/vec4 v000001edee6e4130_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decode, S_000001edee637160;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %vpi_call 5 403 "$display", "\000" {0 0 0};
    %vpi_call 5 404 "$display", "\000" {0 0 0};
    %vpi_call 5 405 "$display", "[CTRL.OUTPUT.MemAddrState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e4270_0, v000001edee6e3f50_0, v000001edee6e3ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.3 ;
    %vpi_call 5 424 "$display", "\000" {0 0 0};
    %vpi_call 5 425 "$display", "\000" {0 0 0};
    %vpi_call 5 426 "$display", "[CTRL.OUTPUT.MemReadState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e4270_0, v000001edee6e3f50_0, v000001edee6e3ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.4 ;
    %vpi_call 5 443 "$display", "\000" {0 0 0};
    %vpi_call 5 444 "$display", "\000" {0 0 0};
    %vpi_call 5 445 "$display", "[CTRL.OUTPUT.MemWBState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e4270_0, v000001edee6e3f50_0, v000001edee6e3ff0_0 {0 0 0};
    %vpi_call 5 447 "$display", "[CTRL.OUTPUT.MemWBState] ReadDData: 0x%0h", v000001edee6e48b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.5 ;
    %vpi_call 5 464 "$display", "\000" {0 0 0};
    %vpi_call 5 465 "$display", "\000" {0 0 0};
    %vpi_call 5 466 "$display", "[CTRL.OUTPUT.MemWriteState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e4270_0, v000001edee6e3f50_0, v000001edee6e3ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %vpi_call 5 484 "$display", "\000" {0 0 0};
    %vpi_call 5 485 "$display", "\000" {0 0 0};
    %vpi_call 5 486 "$display", "[CTRL.OUTPUT.ExecuteRState] op: %b, funct3: %b, funct7: %b", v000001edee6e4810_0, v000001edee6e3f50_0, v000001edee6e3ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %vpi_call 5 507 "$display", "\000" {0 0 0};
    %vpi_call 5 508 "$display", "\000" {0 0 0};
    %vpi_call 5 509 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %vpi_call 5 526 "$display", "\000" {0 0 0};
    %vpi_call 5 527 "$display", "\000" {0 0 0};
    %vpi_call 5 528 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %vpi_call 5 550 "$display", "\000" {0 0 0};
    %vpi_call 5 551 "$display", "\000" {0 0 0};
    %vpi_call 5 552 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %vpi_call 5 574 "$display", "\000" {0 0 0};
    %vpi_call 5 575 "$display", "\000" {0 0 0};
    %vpi_call 5 576 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_STATE]" {0 0 0};
    %load/vec4 v000001edee6e5030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %vpi_call 5 580 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v000001edee6e5030_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee6e3910_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e4770_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001edee6e3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001edee6e35f0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4950_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001edee6e3870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee6e4590_0, 0, 1;
    %jmp T_4.14;
T_4.13 ;
    %vpi_call 5 597 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_4.14 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001edee616c10;
T_5 ;
    %wait E_000001edee6dd670;
    %load/vec4 v000001edee6e3d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %vpi_call 5 822 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.0 ;
    %vpi_call 5 623 "$display", "reset: %d", v000001edee6e4bd0_0 {0 0 0};
    %load/vec4 v000001edee6e4bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %vpi_call 5 626 "$display", "[controller] goto ResetState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
T_5.14 ;
    %jmp T_5.13;
T_5.1 ;
    %vpi_call 5 634 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.2 ;
    %vpi_call 5 655 "$display", "[controller DecodeState] op: %b", v000001edee6e4810_0 {0 0 0};
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_5.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_5.18;
    %jmp/0xz  T_5.16, 4;
    %vpi_call 5 658 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.19, 4;
    %vpi_call 5 663 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.21, 4;
    %vpi_call 5 668 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_5.23, 4;
    %vpi_call 5 673 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.25, 4;
    %vpi_call 5 678 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v000001edee6e4810_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.27, 4;
    %vpi_call 5 683 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.28;
T_5.27 ;
    %vpi_call 5 688 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
T_5.28 ;
T_5.26 ;
T_5.24 ;
T_5.22 ;
T_5.20 ;
T_5.17 ;
    %jmp T_5.13;
T_5.3 ;
    %load/vec4 v000001edee6e4270_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.29, 4;
    %vpi_call 5 708 "$display", "[controller] goto MemAddrState -> MemReadState" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v000001edee6e4270_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.31, 4;
    %vpi_call 5 713 "$display", "[controller] goto MemAddrState -> MemWriteState" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.32;
T_5.31 ;
    %vpi_call 5 718 "$display", "[controller] goto MemAddrState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
T_5.32 ;
T_5.30 ;
    %jmp T_5.13;
T_5.4 ;
    %vpi_call 5 744 "$display", "[controller] goto MemReadState -> MemWBState" {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.5 ;
    %vpi_call 5 751 "$display", "[controller] goto MemWBState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %vpi_call 5 758 "$display", "[controller] goto MemWriteState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %vpi_call 5 765 "$display", "[controller] goto ExecuteRState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %vpi_call 5 772 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %vpi_call 5 779 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %vpi_call 5 796 "$display", "[controller] goto BEQState -> BRANCH_TAKEN_CHECK." {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %vpi_call 5 809 "$display", "[controller] goto BRANCH_TAKEN_CHECK -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001edee6e41d0_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001edee750a60;
T_6 ;
    %wait E_000001edee6de6b0;
    %load/vec4 v000001edee74f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 11 14 "$display", "[DMEM] Writing wd: 0x%0h, address: 0x%0h", v000001edee750080_0, v000001edee74e820_0 {0 0 0};
    %load/vec4 v000001edee750080_0;
    %load/vec4 v000001edee74e820_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee74fc20, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001edee750bf0;
T_7 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee74e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001edee750260_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee7503a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001edee750120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 8 25 "$display", "[flopenr %d] set 0x%h", v000001edee750260_0, v000001edee74fea0_0 {0 0 0};
    %load/vec4 v000001edee74fea0_0;
    %assign/vec4 v000001edee7503a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001edee7505b0;
T_8 ;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 12583315, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 4285629331, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 2351667, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 4321971, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 4358835, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 41060451, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 4301363, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 132195, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 2335283, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 5374899, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 1076069299, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 74557987, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 100671747, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 5309619, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 8389103, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 1048851, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 9503027, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 35758115, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %pushi/vec4 2162787, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001edee74f900, 4, 0;
    %end;
    .thread T_8;
    .scope S_000001edee68e130;
T_9 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee74ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001edee74ee60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee750440_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001edee74edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call 8 25 "$display", "[flopenr %d] set 0x%h", v000001edee74ee60_0, v000001edee74f720_0 {0 0 0};
    %load/vec4 v000001edee74f720_0;
    %assign/vec4 v000001edee750440_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001edee68dfa0;
T_10 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee74e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001edee74ebe0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee74fae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001edee74eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 8 25 "$display", "[flopenr %d] set 0x%h", v000001edee74ebe0_0, v000001edee74f040_0 {0 0 0};
    %load/vec4 v000001edee74f040_0;
    %assign/vec4 v000001edee74fae0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001edee67e9c0;
T_11 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee6e46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee6e4450_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001edee6e43b0_0;
    %assign/vec4 v000001edee6e4450_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001edee750d80;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
    %end;
    .thread T_12;
    .scope S_000001edee750d80;
T_13 ;
    %wait E_000001edee6de6b0;
    %load/vec4 v000001edee7542f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 15 66 "$display", "[regfile] WriteBack. a3=%d, wd3=%h", v000001edee755470_0, v000001edee754cf0_0 {0 0 0};
    %load/vec4 v000001edee754cf0_0;
    %load/vec4 v000001edee755470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001edee754c50, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001edee750d80;
T_14 ;
    %wait E_000001edee6dfc30;
    %vpi_call 15 78 "$display", "[regfile output] a1: %d, rd1: %d", v000001edee755010_0, v000001edee753cb0_0 {0 0 0};
    %vpi_call 15 79 "$display", "[regfile output] a2: %d, rd2: %d", v000001edee754bb0_0, v000001edee754ed0_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001edee67a2f0;
T_15 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee6d45e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee6d4860_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001edee6e4db0_0;
    %assign/vec4 v000001edee6d4860_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001edee67a480;
T_16 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee74fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee74ed20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001edee6d4900_0;
    %assign/vec4 v000001edee74ed20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001edee750740;
T_17 ;
    %wait E_000001edee6de830;
    %load/vec4 v000001edee74f680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %vpi_call 12 41 "$display", "[extend] default" {0 0 0};
    %vpi_call 12 42 "$display", "instr: %h, immsrc: %d", v000001edee74f860_0, v000001edee74f680_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001edee74f4a0_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %vpi_call 12 14 "$display", "[extend] I Type" {0 0 0};
    %load/vec4 v000001edee74f860_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001edee74f860_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001edee74f4a0_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %vpi_call 12 21 "$display", "[extend] S Type" {0 0 0};
    %load/vec4 v000001edee74f860_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001edee74f860_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001edee74f860_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001edee74f4a0_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %vpi_call 12 28 "$display", "[extend] B Type" {0 0 0};
    %load/vec4 v000001edee74f860_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001edee74f860_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001edee74f860_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001edee74f860_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001edee74f4a0_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %vpi_call 12 35 "$display", "[extend] J Type" {0 0 0};
    %load/vec4 v000001edee74f860_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001edee74f860_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001edee74f860_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001edee74f860_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001edee74f4a0_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001edee750f10;
T_18 ;
    %wait E_000001edee6df3b0;
    %load/vec4 v000001edee7550b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v000001edee7535d0_0;
    %store/vec4 v000001edee753990_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001edee7550b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v000001edee7537b0_0;
    %store/vec4 v000001edee753990_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001edee7550b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v000001edee754570_0;
    %store/vec4 v000001edee753990_0, 0, 32;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000001edee754570_0;
    %store/vec4 v000001edee753990_0, 0, 32;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001edee7510a0;
T_19 ;
    %wait E_000001edee6df5b0;
    %load/vec4 v000001edee754f70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001edee7553d0_0;
    %store/vec4 v000001edee755150_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001edee754f70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v000001edee754250_0;
    %store/vec4 v000001edee755150_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001edee754f70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v000001edee755290_0;
    %store/vec4 v000001edee755150_0, 0, 32;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001edee755290_0;
    %store/vec4 v000001edee755150_0, 0, 32;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001edee631dc0;
T_20 ;
    %wait E_000001edee6de5f0;
    %load/vec4 v000001edee74eaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %vpi_call 10 82 "$display", "[ALU] default" {0 0 0};
    %load/vec4 v000001edee74ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001edee74fb80_0, 0, 1;
    %jmp T_20.6;
T_20.0 ;
    %vpi_call 10 27 "$display", "[ALU] add. a_in=%0d, b_in=%0d", v000001edee74f5e0_0, v000001edee74fd60_0 {0 0 0};
    %load/vec4 v000001edee74f5e0_0;
    %load/vec4 v000001edee74fd60_0;
    %add;
    %store/vec4 v000001edee74ff40_0, 0, 32;
    %vpi_call 10 29 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v000001edee74f5e0_0, v000001edee74fd60_0, v000001edee74ff40_0 {0 0 0};
    %load/vec4 v000001edee74ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001edee74fb80_0, 0, 1;
    %jmp T_20.6;
T_20.1 ;
    %vpi_call 10 38 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v000001edee74f5e0_0, v000001edee74fd60_0 {0 0 0};
    %load/vec4 v000001edee74f5e0_0;
    %load/vec4 v000001edee74fd60_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v000001edee74ff40_0, 0, 32;
    %load/vec4 v000001edee74ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001edee74fb80_0, 0, 1;
    %vpi_call 10 44 "$display", "[ALU] sub. Z=%0d", v000001edee74fb80_0 {0 0 0};
    %jmp T_20.6;
T_20.2 ;
    %vpi_call 10 50 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v000001edee74f5e0_0;
    %load/vec4 v000001edee74fd60_0;
    %and;
    %store/vec4 v000001edee74ff40_0, 0, 32;
    %load/vec4 v000001edee74ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001edee74fb80_0, 0, 1;
    %jmp T_20.6;
T_20.3 ;
    %vpi_call 10 60 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v000001edee74f5e0_0;
    %load/vec4 v000001edee74fd60_0;
    %or;
    %store/vec4 v000001edee74ff40_0, 0, 32;
    %load/vec4 v000001edee74ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001edee74fb80_0, 0, 1;
    %jmp T_20.6;
T_20.4 ;
    %vpi_call 10 73 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v000001edee74f5e0_0;
    %load/vec4 v000001edee74fd60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.8, 8;
T_20.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.8, 8;
 ; End of false expr.
    %blend;
T_20.8;
    %store/vec4 v000001edee74ff40_0, 0, 32;
    %load/vec4 v000001edee74ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001edee74fb80_0, 0, 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001edee62fe50;
T_21 ;
    %wait E_000001edee6debb0;
    %load/vec4 v000001edee74f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001edee74ffe0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001edee74f180_0;
    %assign/vec4 v000001edee74ffe0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001edee7508d0;
T_22 ;
    %wait E_000001edee6dfeb0;
    %load/vec4 v000001edee753b70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000001edee74e8c0_0;
    %store/vec4 v000001edee7538f0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001edee753b70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v000001edee74e960_0;
    %store/vec4 v000001edee7538f0_0, 0, 32;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001edee753b70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v000001edee754b10_0;
    %store/vec4 v000001edee7538f0_0, 0, 32;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v000001edee754b10_0;
    %store/vec4 v000001edee7538f0_0, 0, 32;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001edee67e830;
T_23 ;
    %vpi_call 6 51 "$dumpfile", "test2.vcd" {0 0 0};
    %vpi_call 6 52 "$dumpvars", 32'sb00000000000000000000000000000000, v000001edee756300_0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001edee67e830;
T_24 ;
    %wait E_000001edee6de470;
    %vpi_call 6 66 "$display", "[datapath] MemWrite! ALUResult: 0x%h, Result: 0x%h, WriteData: 0x%h", v000001edee7551f0_0, v000001edee757200_0, v000001edee756e40_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_000001edee608fc0;
T_25 ;
    %vpi_call 3 8 "$display", "Hello, World" {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001edee6ef300;
T_26 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v000001edee756080_0 {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v000001edee755a40_0 {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001edee608fc0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001edee6ef300;
T_27 ;
    %vpi_call 2 32 "$display", "\000" {0 0 0};
    %vpi_call 2 33 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "[top_testbench] reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001edee755a40_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %vpi_call 2 46 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 47 "$display", "[top_testbench] reset done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001edee755a40_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_000001edee6ef300;
T_28 ;
    %vpi_call 2 56 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001edee756080_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001edee756080_0, 0;
    %delay 1, 0;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "dmem.v";
    "extend.v";
    "imem.v";
    "mux3.v";
    "regfile.v";
