Flattening the netlist for cache_miter...

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53+81 (git sha1 c21cd300a, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read -define ASSUME_ON=1' --

-- Executing script file `scripts/flatten_verilog_temp.ys' --

1. Executing Verilog-2005 frontend: verilog/cache_miter.sv
Parsing formal SystemVerilog input from `verilog/cache_miter.sv' to AST representation.
Generating RTLIL representation for module `\cache'.
Generating RTLIL representation for module `\set'.
Generating RTLIL representation for module `\simple_ram'.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \cache
Used module:         \set
Used module:             \simple_ram
Parameter \cache_entry = 1

2.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\set'.
Parameter \cache_entry = 1
Generating RTLIL representation for module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Parameter \cache_entry = 1
Found cached RTLIL representation for module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Parameter \cache_entry = 1
Found cached RTLIL representation for module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Parameter \cache_entry = 1
Found cached RTLIL representation for module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Parameter \width = 8
Parameter \widthad = 1

2.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Generating RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 11
Parameter \widthad = 14

2.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_ram'.
Parameter \width = 11
Parameter \widthad = 14
Generating RTLIL representation for module `$paramod$518521bdacde3cb580ac11498ac0203477a810a1\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14

2.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Generating RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Parameter \width = 8
Parameter \widthad = 14
Found cached RTLIL representation for module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.

2.1.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \cache
Used module:         $paramod\set\cache_entry=s32'00000000000000000000000000000001
Used module:             \simple_ram
Used module:         $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram
Parameter \width = 24
Parameter \widthad = 1

2.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_ram'.
Parameter \width = 24
Parameter \widthad = 1
Generating RTLIL representation for module `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Parameter \width = 8
Parameter \widthad = 1
Found cached RTLIL representation for module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.

2.1.8. Analyzing design hierarchy..
Top module:  \top
Used module:     \cache
Used module:         $paramod\set\cache_entry=s32'00000000000000000000000000000001
Used module:             $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram
Used module:             $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram

2.1.9. Analyzing design hierarchy..
Top module:  \top
Used module:     \cache
Used module:         $paramod\set\cache_entry=s32'00000000000000000000000000000001
Used module:             $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram
Used module:             $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram
Removing unused module `$paramod$092a5ec057968fa090558b4bedbfea8b244acefb\simple_ram'.
Removing unused module `$paramod$518521bdacde3cb580ac11498ac0203477a810a1\simple_ram'.
Removing unused module `\simple_ram'.
Removing unused module `\set'.
Removed 4 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram_tag ($paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram00_0 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram00_1 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram00_2 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram00_3 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram01_0 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram01_1 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram01_2 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram01_3 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram10_0 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram10_1 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram10_2 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram10_3 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram11_0 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram11_1 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram11_2 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.ram11_3 ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).
Mapping positional arguments of cell cache.ram_hot ($paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram).

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/cache_miter.sv:452$239 in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Marked 1 switch rules as full_case in process $proc$verilog/cache_miter.sv:452$212 in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Marked 20 switch rules as full_case in process $proc$verilog/cache_miter.sv:192$22 in module cache.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 9 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~31 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$verilog/cache_miter.sv:509$157'.
Creating decoders for process `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
     1/3: $1$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$245
     2/3: $1$memwr$\mem$verilog/cache_miter.sv:453$238_DATA[23:0]$244
     3/3: $1$memwr$\mem$verilog/cache_miter.sv:453$238_ADDR[0:0]$243
Creating decoders for process `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
     1/3: $1$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$218
     2/3: $1$memwr$\mem$verilog/cache_miter.sv:453$211_DATA[7:0]$217
     3/3: $1$memwr$\mem$verilog/cache_miter.sv:453$211_ADDR[0:0]$216
Creating decoders for process `\cache.$proc$verilog/cache_miter.sv:192$22'.
     1/22: $0\cnt_wb_r[31:0]
     2/22: $0\w_cm_data[7:0]
     3/22: $0\fetch_write[3:0]
     4/22: $0\write_set[3:0]
     5/22: $0\o_m_read[0:0]
     6/22: $0\read_buf[0:0]
     7/22: $0\byte_en_buf[3:0]
     8/22: $0\write_addr_buf[24:0]
     9/22: $0\writedata_buf[127:0]
    10/22: $0\state[2:0]
    11/22: $0\cnt_hit_r[31:0]
    12/22: $0\cnt_wb_w[31:0]
    13/22: $0\cnt_r[31:0]
    14/22: $0\cnt_hit_w[31:0]
    15/22: $0\write_buf[0:0]
    16/22: $0\cnt_w[31:0]
    17/22: $0\w_cm[0:0]
    18/22: $0\o_m_write[0:0]
    19/22: $0\o_m_writedata[127:0]
    20/22: $0\o_m_addr[25:0]
    21/22: $0\o_p_readdata_valid[0:0]
    22/22: $0\o_p_readdata[31:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\assume_1_violate' using process `\top.$proc$verilog/cache_miter.sv:509$157'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.\q' using process `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$memwr$\mem$verilog/cache_miter.sv:453$238_ADDR' using process `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$memwr$\mem$verilog/cache_miter.sv:453$238_DATA' using process `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$memwr$\mem$verilog/cache_miter.sv:453$238_EN' using process `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.\q' using process `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$memwr$\mem$verilog/cache_miter.sv:453$211_ADDR' using process `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$memwr$\mem$verilog/cache_miter.sv:453$211_DATA' using process `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$memwr$\mem$verilog/cache_miter.sv:453$211_EN' using process `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\cache.\o_p_readdata' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\cache.\o_p_readdata_valid' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\cache.\o_m_addr' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\cache.\o_m_writedata' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `\cache.\o_m_read' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `\cache.\o_m_write' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `\cache.\cnt_r' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\cache.\cnt_w' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `\cache.\cnt_hit_r' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\cache.\cnt_hit_w' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `\cache.\cnt_wb_r' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\cache.\cnt_wb_w' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\cache.\state' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\cache.\writedata_buf' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\cache.\write_addr_buf' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\cache.\byte_en_buf' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\cache.\write_buf' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\cache.\read_buf' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\cache.\write_set' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\cache.\fetch_write' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\cache.\w_cm_data' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\cache.\w_cm' using process `\cache.$proc$verilog/cache_miter.sv:192$22'.
  created $dff cell `$procdff$751' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$verilog/cache_miter.sv:509$157'.
Found and cleaned up 1 empty switch in `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
Removing empty process `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.$proc$verilog/cache_miter.sv:452$239'.
Found and cleaned up 1 empty switch in `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
Removing empty process `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.$proc$verilog/cache_miter.sv:452$212'.
Found and cleaned up 29 empty switches in `\cache.$proc$verilog/cache_miter.sv:192$22'.
Removing empty process `cache.$proc$verilog/cache_miter.sv:192$22'.
Cleaned up 31 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Optimizing module top.
<suppressed ~1 debug messages>
Optimizing module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Optimizing module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Optimizing module cache.
<suppressed ~34 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Optimizing module top.
Optimizing module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Optimizing module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Optimizing module cache.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
Finding unused cells or wires in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
Finding unused cells or wires in module \cache..
Removed 13 unused cells and 174 unused wires.
<suppressed ~18 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram...
Checking module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram...
Checking module $paramod\set\cache_entry=s32'00000000000000000000000000000001...
Checking module cache...
Checking module top...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Optimizing module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Optimizing module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Optimizing module cache.
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram'.
Finding identical cells in module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Finding identical cells in module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
<suppressed ~39 debug messages>
Finding identical cells in module `\cache'.
<suppressed ~174 debug messages>
Finding identical cells in module `\top'.
Removed a total of 71 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
    Consolidated identical input bits for $mux cell $procmux$248:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0]
      New connections: $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [23:1] = { $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$238_EN[23:0]$242 [0] }
  Optimizing cells in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
  Optimizing cells in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
    Consolidated identical input bits for $mux cell $procmux$257:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0]
      New connections: $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [7:1] = { $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] $0$memwr$\mem$verilog/cache_miter.sv:453$211_EN[7:0]$215 [0] }
  Optimizing cells in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
  Optimizing cells in module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
  Optimizing cells in module \cache.
    New ctrl vector for $pmux cell $procmux$380: { $procmux$284_CMP $procmux$328_CMP $auto$opt_reduce.cc:137:opt_pmux$755 }
    New ctrl vector for $pmux cell $procmux$467: { $procmux$393_CMP $procmux$284_CMP $procmux$403_CMP $procmux$328_CMP $auto$opt_reduce.cc:137:opt_pmux$757 $procmux$469_CMP $procmux$400_CMP }
    New ctrl vector for $pmux cell $procmux$603: { $procmux$284_CMP $auto$opt_reduce.cc:137:opt_pmux$759 }
  Optimizing cells in module \cache.
  Optimizing cells in module \top.
Performed a total of 5 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram'.
Finding identical cells in module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Finding identical cells in module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Finding identical cells in module `\cache'.
<suppressed ~21 debug messages>
Finding identical cells in module `\top'.
Removed a total of 7 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
Finding unused cells or wires in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
Finding unused cells or wires in module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
Finding unused cells or wires in module \cache..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 78 unused wires.
<suppressed ~2 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Optimizing module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Optimizing module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Optimizing module cache.
Optimizing module top.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cache..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
  Optimizing cells in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
  Optimizing cells in module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
  Optimizing cells in module \cache.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram'.
Finding identical cells in module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Finding identical cells in module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Finding identical cells in module `\cache'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
Finding unused cells or wires in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
Finding unused cells or wires in module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
Finding unused cells or wires in module \cache..
Finding unused cells or wires in module \top..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Optimizing module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Optimizing module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Optimizing module cache.
Optimizing module top.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 24) from mux cell $paramod\set\cache_entry=s32'00000000000000000000000000000001.$ternary$verilog/cache_miter.sv:420$209 ($mux).
Removed top 2 bits (of 24) from wire $paramod\set\cache_entry=s32'00000000000000000000000000000001.$ternary$verilog/cache_miter.sv:420$209_Y.
Removed top 31 bits (of 32) from mux cell cache.$ternary$verilog/cache_miter.sv:186$11 ($mux).
Removed top 30 bits (of 32) from mux cell cache.$ternary$verilog/cache_miter.sv:186$12 ($mux).
Removed top 30 bits (of 32) from mux cell cache.$ternary$verilog/cache_miter.sv:186$13 ($mux).
Removed top 1 bits (of 2) from port B of cell cache.$eq$verilog/cache_miter.sv:189$16 ($eq).
Removed top 31 bits (of 32) from port B of cell cache.$add$verilog/cache_miter.sv:220$23 ($add).
Removed top 31 bits (of 32) from port B of cell cache.$add$verilog/cache_miter.sv:223$24 ($add).
Removed top 31 bits (of 32) from port B of cell cache.$add$verilog/cache_miter.sv:230$27 ($add).
Removed top 31 bits (of 32) from port B of cell cache.$add$verilog/cache_miter.sv:247$54 ($add).
Removed top 1 bits (of 2) from port B of cell cache.$eq$verilog/cache_miter.sv:257$61 ($eq).
Removed top 1 bits (of 2) from port B of cell cache.$eq$verilog/cache_miter.sv:258$62 ($eq).
Removed top 1 bits (of 2) from port B of cell cache.$eq$verilog/cache_miter.sv:259$63 ($eq).
Removed top 31 bits (of 32) from port B of cell cache.$add$verilog/cache_miter.sv:291$90 ($add).
Removed top 31 bits (of 32) from port B of cell cache.$add$verilog/cache_miter.sv:292$91 ($add).
Removed top 2 bits (of 3) from port B of cell cache.$procmux$284_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cache.$procmux$388_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cache.$procmux$403_CMP0 ($eq).
Removed top 31 bits (of 32) from wire cache.$ternary$verilog/cache_miter.sv:186$11_Y.
Removed top 30 bits (of 32) from wire cache.$ternary$verilog/cache_miter.sv:186$12_Y.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
Finding unused cells or wires in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
Finding unused cells or wires in module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
Finding unused cells or wires in module \cache..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Optimizing module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Optimizing module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Optimizing module cache.
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram'.
Finding identical cells in module `$paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram'.
Finding identical cells in module `$paramod\set\cache_entry=s32'00000000000000000000000000000001'.
Finding identical cells in module `\cache'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram..
Finding unused cells or wires in module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram..
Finding unused cells or wires in module $paramod\set\cache_entry=s32'00000000000000000000000000000001..
Finding unused cells or wires in module \cache..
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram ===

   Number of wires:                 10
   Number of wire bits:            125
   Number of public wires:           6
   Number of public wire bits:      52
   Number of ports:                  6
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            1
     $mem_v2                         1
     $mux                            3

=== $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram ===

   Number of wires:                 10
   Number of wire bits:             45
   Number of public wires:           6
   Number of public wire bits:      20
   Number of ports:                  6
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            1
     $mem_v2                         1
     $mux                            3

=== $paramod\set\cache_entry=s32'00000000000000000000000000000001 ===

   Number of wires:                 46
   Number of wire bits:            416
   Number of public wires:          18
   Number of public wire bits:     365
   Number of ports:                 15
   Number of port bits:            318
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $eq                             1
     $logic_and                     24
     $logic_not                      2
     $logic_or                       2
     $mux                            2
     $ne                             1
     $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram      1
     $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram     16

=== cache ===

   Number of wires:                256
   Number of wire bits:           4904
   Number of public wires:          56
   Number of public wire bits:    1553
   Number of ports:                 25
   Number of port bits:            585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                237
     $add                            6
     $dff                           22
     $eq                            22
     $logic_and                      2
     $logic_not                      4
     $logic_or                       1
     $mux                          156
     $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram      1
     $paramod\set\cache_entry=s32'00000000000000000000000000000001      4
     $pmux                          11
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      5
     $shiftx                         1

=== top ===

   Number of wires:                 20
   Number of wire bits:            259
   Number of public wires:          16
   Number of public wire bits:     231
   Number of ports:                 11
   Number of port bits:            220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $assert                         1
     $dff                            1
     $eq                             1
     $logic_or                       2
     $ne                             1
     $not                            1
     cache                           2

=== design hierarchy ===

   top                               1
     cache                           2
       $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram      1
       $paramod\set\cache_entry=s32'00000000000000000000000000000001      4
         $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram      1
         $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram     16

   Number of wires:               2280
   Number of wire bits:          20245
   Number of public wires:        1100
   Number of public wire bits:    9273
   Number of ports:               1009
   Number of port bits:           6950
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1417
     $add                           12
     $assert                         1
     $dff                          183
     $eq                            53
     $logic_and                    196
     $logic_not                     24
     $logic_or                      20
     $mem_v2                       138
     $mux                          742
     $ne                             9
     $not                            1
     $pmux                          22
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                     10
     $shiftx                         2

2.13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram...
Checking module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram...
Checking module $paramod\set\cache_entry=s32'00000000000000000000000000000001...
Checking module cache...
Checking module top...
Found and reported 0 problems.

3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$3d5f2d25afcb0be9985c95717156f02ddf341649\simple_ram.
Deleting now unused module $paramod$df404699fe683e8e2db761416f99c603414b60d7\simple_ram.
Deleting now unused module $paramod\set\cache_entry=s32'00000000000000000000000000000001.
Deleting now unused module cache.
<suppressed ~24 debug messages>

4. Executing MEMORY pass.

4.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.copy1.set2.ram_tag.mem write port 0.
  Analyzing top.copy1.set1.ram_tag.mem write port 0.
  Analyzing top.copy1.set0.ram_tag.mem write port 0.
  Analyzing top.copy1.ram_hot.mem write port 0.
  Analyzing top.copy1.set3.ram00_0.mem write port 0.
  Analyzing top.copy1.set3.ram00_1.mem write port 0.
  Analyzing top.copy1.set3.ram00_2.mem write port 0.
  Analyzing top.copy1.set3.ram00_3.mem write port 0.
  Analyzing top.copy1.set3.ram01_0.mem write port 0.
  Analyzing top.copy1.set3.ram01_1.mem write port 0.
  Analyzing top.copy1.set3.ram01_2.mem write port 0.
  Analyzing top.copy1.set3.ram01_3.mem write port 0.
  Analyzing top.copy1.set3.ram10_0.mem write port 0.
  Analyzing top.copy1.set3.ram10_1.mem write port 0.
  Analyzing top.copy1.set3.ram10_2.mem write port 0.
  Analyzing top.copy1.set3.ram10_3.mem write port 0.
  Analyzing top.copy1.set3.ram11_0.mem write port 0.
  Analyzing top.copy1.set3.ram11_1.mem write port 0.
  Analyzing top.copy1.set3.ram11_2.mem write port 0.
  Analyzing top.copy1.set3.ram11_3.mem write port 0.
  Analyzing top.copy1.set2.ram00_0.mem write port 0.
  Analyzing top.copy1.set2.ram00_1.mem write port 0.
  Analyzing top.copy1.set2.ram00_2.mem write port 0.
  Analyzing top.copy1.set2.ram00_3.mem write port 0.
  Analyzing top.copy1.set2.ram01_0.mem write port 0.
  Analyzing top.copy1.set2.ram01_1.mem write port 0.
  Analyzing top.copy1.set2.ram01_2.mem write port 0.
  Analyzing top.copy1.set2.ram01_3.mem write port 0.
  Analyzing top.copy1.set2.ram10_0.mem write port 0.
  Analyzing top.copy1.set2.ram10_1.mem write port 0.
  Analyzing top.copy1.set2.ram10_2.mem write port 0.
  Analyzing top.copy1.set2.ram10_3.mem write port 0.
  Analyzing top.copy1.set2.ram11_0.mem write port 0.
  Analyzing top.copy1.set2.ram11_1.mem write port 0.
  Analyzing top.copy1.set2.ram11_2.mem write port 0.
  Analyzing top.copy1.set2.ram11_3.mem write port 0.
  Analyzing top.copy1.set1.ram00_0.mem write port 0.
  Analyzing top.copy1.set1.ram00_1.mem write port 0.
  Analyzing top.copy1.set1.ram00_2.mem write port 0.
  Analyzing top.copy1.set1.ram00_3.mem write port 0.
  Analyzing top.copy1.set1.ram01_0.mem write port 0.
  Analyzing top.copy1.set1.ram01_1.mem write port 0.
  Analyzing top.copy1.set1.ram01_2.mem write port 0.
  Analyzing top.copy1.set1.ram01_3.mem write port 0.
  Analyzing top.copy1.set1.ram10_0.mem write port 0.
  Analyzing top.copy1.set1.ram10_1.mem write port 0.
  Analyzing top.copy1.set1.ram10_2.mem write port 0.
  Analyzing top.copy1.set1.ram10_3.mem write port 0.
  Analyzing top.copy1.set1.ram11_0.mem write port 0.
  Analyzing top.copy1.set1.ram11_1.mem write port 0.
  Analyzing top.copy1.set1.ram11_2.mem write port 0.
  Analyzing top.copy1.set1.ram11_3.mem write port 0.
  Analyzing top.copy1.set0.ram00_0.mem write port 0.
  Analyzing top.copy1.set0.ram00_1.mem write port 0.
  Analyzing top.copy1.set0.ram00_2.mem write port 0.
  Analyzing top.copy1.set0.ram00_3.mem write port 0.
  Analyzing top.copy1.set0.ram01_0.mem write port 0.
  Analyzing top.copy1.set0.ram01_1.mem write port 0.
  Analyzing top.copy1.set0.ram01_2.mem write port 0.
  Analyzing top.copy1.set0.ram01_3.mem write port 0.
  Analyzing top.copy1.set0.ram10_0.mem write port 0.
  Analyzing top.copy1.set0.ram10_1.mem write port 0.
  Analyzing top.copy1.set0.ram10_2.mem write port 0.
  Analyzing top.copy1.set0.ram10_3.mem write port 0.
  Analyzing top.copy1.set0.ram11_0.mem write port 0.
  Analyzing top.copy1.set0.ram11_1.mem write port 0.
  Analyzing top.copy1.set0.ram11_2.mem write port 0.
  Analyzing top.copy1.set0.ram11_3.mem write port 0.
  Analyzing top.copy2.set2.ram_tag.mem write port 0.
  Analyzing top.copy2.set1.ram_tag.mem write port 0.
  Analyzing top.copy2.set0.ram_tag.mem write port 0.
  Analyzing top.copy2.ram_hot.mem write port 0.
  Analyzing top.copy2.set3.ram00_0.mem write port 0.
  Analyzing top.copy2.set3.ram00_1.mem write port 0.
  Analyzing top.copy2.set3.ram00_2.mem write port 0.
  Analyzing top.copy2.set3.ram00_3.mem write port 0.
  Analyzing top.copy2.set3.ram01_0.mem write port 0.
  Analyzing top.copy2.set3.ram01_1.mem write port 0.
  Analyzing top.copy2.set3.ram01_2.mem write port 0.
  Analyzing top.copy2.set3.ram01_3.mem write port 0.
  Analyzing top.copy2.set3.ram10_0.mem write port 0.
  Analyzing top.copy2.set3.ram10_1.mem write port 0.
  Analyzing top.copy2.set3.ram10_2.mem write port 0.
  Analyzing top.copy2.set3.ram10_3.mem write port 0.
  Analyzing top.copy2.set3.ram11_0.mem write port 0.
  Analyzing top.copy2.set3.ram11_1.mem write port 0.
  Analyzing top.copy2.set3.ram11_2.mem write port 0.
  Analyzing top.copy2.set3.ram11_3.mem write port 0.
  Analyzing top.copy2.set2.ram00_0.mem write port 0.
  Analyzing top.copy2.set2.ram00_1.mem write port 0.
  Analyzing top.copy2.set2.ram00_2.mem write port 0.
  Analyzing top.copy2.set2.ram00_3.mem write port 0.
  Analyzing top.copy2.set2.ram01_0.mem write port 0.
  Analyzing top.copy2.set2.ram01_1.mem write port 0.
  Analyzing top.copy2.set2.ram01_2.mem write port 0.
  Analyzing top.copy2.set2.ram01_3.mem write port 0.
  Analyzing top.copy2.set2.ram10_0.mem write port 0.
  Analyzing top.copy2.set2.ram10_1.mem write port 0.
  Analyzing top.copy2.set2.ram10_2.mem write port 0.
  Analyzing top.copy2.set2.ram10_3.mem write port 0.
  Analyzing top.copy2.set2.ram11_0.mem write port 0.
  Analyzing top.copy2.set2.ram11_1.mem write port 0.
  Analyzing top.copy2.set2.ram11_2.mem write port 0.
  Analyzing top.copy2.set2.ram11_3.mem write port 0.
  Analyzing top.copy2.set1.ram00_0.mem write port 0.
  Analyzing top.copy2.set1.ram00_1.mem write port 0.
  Analyzing top.copy2.set1.ram00_2.mem write port 0.
  Analyzing top.copy2.set1.ram00_3.mem write port 0.
  Analyzing top.copy2.set1.ram01_0.mem write port 0.
  Analyzing top.copy2.set1.ram01_1.mem write port 0.
  Analyzing top.copy2.set1.ram01_2.mem write port 0.
  Analyzing top.copy2.set1.ram01_3.mem write port 0.
  Analyzing top.copy2.set1.ram10_0.mem write port 0.
  Analyzing top.copy2.set1.ram10_1.mem write port 0.
  Analyzing top.copy2.set1.ram10_2.mem write port 0.
  Analyzing top.copy2.set1.ram10_3.mem write port 0.
  Analyzing top.copy2.set1.ram11_0.mem write port 0.
  Analyzing top.copy2.set1.ram11_1.mem write port 0.
  Analyzing top.copy2.set1.ram11_2.mem write port 0.
  Analyzing top.copy2.set1.ram11_3.mem write port 0.
  Analyzing top.copy2.set0.ram00_0.mem write port 0.
  Analyzing top.copy2.set0.ram00_1.mem write port 0.
  Analyzing top.copy2.set0.ram00_2.mem write port 0.
  Analyzing top.copy2.set0.ram00_3.mem write port 0.
  Analyzing top.copy2.set0.ram01_0.mem write port 0.
  Analyzing top.copy2.set0.ram01_1.mem write port 0.
  Analyzing top.copy2.set0.ram01_2.mem write port 0.
  Analyzing top.copy2.set0.ram01_3.mem write port 0.
  Analyzing top.copy2.set0.ram10_0.mem write port 0.
  Analyzing top.copy2.set0.ram10_1.mem write port 0.
  Analyzing top.copy2.set0.ram10_2.mem write port 0.
  Analyzing top.copy2.set0.ram10_3.mem write port 0.
  Analyzing top.copy2.set0.ram11_0.mem write port 0.
  Analyzing top.copy2.set0.ram11_1.mem write port 0.
  Analyzing top.copy2.set0.ram11_2.mem write port 0.
  Analyzing top.copy2.set0.ram11_3.mem write port 0.
  Analyzing top.copy1.set3.ram_tag.mem write port 0.
  Analyzing top.copy2.set3.ram_tag.mem write port 0.

4.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1028 unused cells and 1193 unused wires.
<suppressed ~1356 debug messages>

4.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 131 unused wires.
<suppressed ~131 debug messages>

4.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \copy1.ram_hot.mem in module \top:
  created 2 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy1.set0.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy1.set1.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy1.set2.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy1.set3.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy2.ram_hot.mem in module \top:
  created 2 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy2.set0.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy2.set1.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy2.set2.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \copy2.set3.ram_tag.mem in module \top:
  created 2 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\top'.

End of script. Logfile hash: 66186655f6, CPU: user 0.19s system 0.02s, MEM: 31.85 MB peak
Yosys 0.53+81 (git sha1 c21cd300a, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 37% 7x opt_clean (0 sec), 8% 6x opt_expr (0 sec), ...
yosys -D ASSUME_ON=1 -s scripts/flatten_verilog_temp.ys
Adding shortcut signals to cache_miter...
  reg assume_1_violate = 1'h0;
 None
\copy1.fetch_write
None
  reg [3:0] \copy1.fetch_write  = 4'h0;
 RegCopy(id='fetch_write', copy_id='\\copy1.', full_name='\\copy1.fetch_write', width='[3:0]', n_elements=None)
\copy1.fetch_write
None
\copy1.ram_hot.mem[0]
None
  reg [7:0] \copy1.ram_hot.mem[0]  = 8'h00;
 RegCopy(id='ram_hot.mem[0]', copy_id='\\copy1.', full_name='\\copy1.ram_hot.mem[0]', width='[7:0]', n_elements=None)
\copy1.ram_hot.mem[0]
None
\copy1.ram_hot.mem[1]
None
  reg [7:0] \copy1.ram_hot.mem[1]  = 8'h00;
 RegCopy(id='ram_hot.mem[1]', copy_id='\\copy1.', full_name='\\copy1.ram_hot.mem[1]', width='[7:0]', n_elements=None)
\copy1.ram_hot.mem[1]
None
\copy1.ram_hot.q
None
  reg [7:0] \copy1.ram_hot.q ;
 RegCopy(id='ram_hot.q', copy_id='\\copy1.', full_name='\\copy1.ram_hot.q', width='[7:0]', n_elements=None)
\copy1.ram_hot.q
None
\copy1.read_buf
None
  reg \copy1.read_buf ;
 RegCopy(id='read_buf', copy_id='\\copy1.', full_name='\\copy1.read_buf', width='', n_elements=None)
\copy1.read_buf
None
\copy1.set0.ram_tag.mem[0]
None
  reg [23:0] \copy1.set0.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set0.ram_tag.mem[0]', copy_id='\\copy1.', full_name='\\copy1.set0.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy1.set0.ram_tag.mem[0]
None
\copy1.set0.ram_tag.mem[1]
None
  reg [23:0] \copy1.set0.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set0.ram_tag.mem[1]', copy_id='\\copy1.', full_name='\\copy1.set0.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy1.set0.ram_tag.mem[1]
None
\copy1.set0.ram_tag.q
None
  reg [23:0] \copy1.set0.ram_tag.q  = 24'h000000;
 RegCopy(id='set0.ram_tag.q', copy_id='\\copy1.', full_name='\\copy1.set0.ram_tag.q', width='[23:0]', n_elements=None)
\copy1.set0.ram_tag.q
None
\copy1.set1.ram_tag.mem[0]
None
  reg [23:0] \copy1.set1.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set1.ram_tag.mem[0]', copy_id='\\copy1.', full_name='\\copy1.set1.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy1.set1.ram_tag.mem[0]
None
\copy1.set1.ram_tag.mem[1]
None
  reg [23:0] \copy1.set1.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set1.ram_tag.mem[1]', copy_id='\\copy1.', full_name='\\copy1.set1.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy1.set1.ram_tag.mem[1]
None
\copy1.set1.ram_tag.q
None
  reg [23:0] \copy1.set1.ram_tag.q  = 24'h000000;
 RegCopy(id='set1.ram_tag.q', copy_id='\\copy1.', full_name='\\copy1.set1.ram_tag.q', width='[23:0]', n_elements=None)
\copy1.set1.ram_tag.q
None
\copy1.set2.ram_tag.mem[0]
None
  reg [23:0] \copy1.set2.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set2.ram_tag.mem[0]', copy_id='\\copy1.', full_name='\\copy1.set2.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy1.set2.ram_tag.mem[0]
None
\copy1.set2.ram_tag.mem[1]
None
  reg [23:0] \copy1.set2.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set2.ram_tag.mem[1]', copy_id='\\copy1.', full_name='\\copy1.set2.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy1.set2.ram_tag.mem[1]
None
\copy1.set2.ram_tag.q
None
  reg [23:0] \copy1.set2.ram_tag.q  = 24'h000000;
 RegCopy(id='set2.ram_tag.q', copy_id='\\copy1.', full_name='\\copy1.set2.ram_tag.q', width='[23:0]', n_elements=None)
\copy1.set2.ram_tag.q
None
\copy1.set3.ram_tag.mem[0]
None
  reg [23:0] \copy1.set3.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set3.ram_tag.mem[0]', copy_id='\\copy1.', full_name='\\copy1.set3.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy1.set3.ram_tag.mem[0]
None
\copy1.set3.ram_tag.mem[1]
None
  reg [23:0] \copy1.set3.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set3.ram_tag.mem[1]', copy_id='\\copy1.', full_name='\\copy1.set3.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy1.set3.ram_tag.mem[1]
None
\copy1.set3.ram_tag.q
None
  reg [23:0] \copy1.set3.ram_tag.q  = 24'h000000;
 RegCopy(id='set3.ram_tag.q', copy_id='\\copy1.', full_name='\\copy1.set3.ram_tag.q', width='[23:0]', n_elements=None)
\copy1.set3.ram_tag.q
None
\copy1.state
None
  reg [2:0] \copy1.state  = 3'h0;
 RegCopy(id='state', copy_id='\\copy1.', full_name='\\copy1.state', width='[2:0]', n_elements=None)
\copy1.state
None
\copy1.w_cm
None
  reg \copy1.w_cm  = 1'h0;
 RegCopy(id='w_cm', copy_id='\\copy1.', full_name='\\copy1.w_cm', width='', n_elements=None)
\copy1.w_cm
None
\copy1.w_cm_data
None
  reg [7:0] \copy1.w_cm_data ;
 RegCopy(id='w_cm_data', copy_id='\\copy1.', full_name='\\copy1.w_cm_data', width='[7:0]', n_elements=None)
\copy1.w_cm_data
None
\copy1.write_addr_buf
None
  reg [24:0] \copy1.write_addr_buf  = 25'h0000000;
 RegCopy(id='write_addr_buf', copy_id='\\copy1.', full_name='\\copy1.write_addr_buf', width='[24:0]', n_elements=None)
\copy1.write_addr_buf
None
\copy1.write_buf
None
  reg \copy1.write_buf  = 1'h0;
 RegCopy(id='write_buf', copy_id='\\copy1.', full_name='\\copy1.write_buf', width='', n_elements=None)
\copy1.write_buf
None
\copy1.write_set
None
  reg [3:0] \copy1.write_set  = 4'h0;
 RegCopy(id='write_set', copy_id='\\copy1.', full_name='\\copy1.write_set', width='[3:0]', n_elements=None)
\copy1.write_set
None
\copy2.fetch_write
None
  reg [3:0] \copy2.fetch_write  = 4'h0;
 RegCopy(id='fetch_write', copy_id='\\copy2.', full_name='\\copy2.fetch_write', width='[3:0]', n_elements=None)
\copy2.fetch_write
None
\copy2.ram_hot.mem[0]
None
  reg [7:0] \copy2.ram_hot.mem[0]  = 8'h00;
 RegCopy(id='ram_hot.mem[0]', copy_id='\\copy2.', full_name='\\copy2.ram_hot.mem[0]', width='[7:0]', n_elements=None)
\copy2.ram_hot.mem[0]
None
\copy2.ram_hot.mem[1]
None
  reg [7:0] \copy2.ram_hot.mem[1]  = 8'h00;
 RegCopy(id='ram_hot.mem[1]', copy_id='\\copy2.', full_name='\\copy2.ram_hot.mem[1]', width='[7:0]', n_elements=None)
\copy2.ram_hot.mem[1]
None
\copy2.ram_hot.q
None
  reg [7:0] \copy2.ram_hot.q  = 8'h00;
 RegCopy(id='ram_hot.q', copy_id='\\copy2.', full_name='\\copy2.ram_hot.q', width='[7:0]', n_elements=None)
\copy2.ram_hot.q
None
\copy2.read_buf
None
  reg \copy2.read_buf ;
 RegCopy(id='read_buf', copy_id='\\copy2.', full_name='\\copy2.read_buf', width='', n_elements=None)
\copy2.read_buf
None
\copy2.set0.ram_tag.mem[0]
None
  reg [23:0] \copy2.set0.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set0.ram_tag.mem[0]', copy_id='\\copy2.', full_name='\\copy2.set0.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy2.set0.ram_tag.mem[0]
None
\copy2.set0.ram_tag.mem[1]
None
  reg [23:0] \copy2.set0.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set0.ram_tag.mem[1]', copy_id='\\copy2.', full_name='\\copy2.set0.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy2.set0.ram_tag.mem[1]
None
\copy2.set0.ram_tag.q
None
  reg [23:0] \copy2.set0.ram_tag.q  = 24'h000000;
 RegCopy(id='set0.ram_tag.q', copy_id='\\copy2.', full_name='\\copy2.set0.ram_tag.q', width='[23:0]', n_elements=None)
\copy2.set0.ram_tag.q
None
\copy2.set1.ram_tag.mem[0]
None
  reg [23:0] \copy2.set1.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set1.ram_tag.mem[0]', copy_id='\\copy2.', full_name='\\copy2.set1.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy2.set1.ram_tag.mem[0]
None
\copy2.set1.ram_tag.mem[1]
None
  reg [23:0] \copy2.set1.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set1.ram_tag.mem[1]', copy_id='\\copy2.', full_name='\\copy2.set1.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy2.set1.ram_tag.mem[1]
None
\copy2.set1.ram_tag.q
None
  reg [23:0] \copy2.set1.ram_tag.q  = 24'h000000;
 RegCopy(id='set1.ram_tag.q', copy_id='\\copy2.', full_name='\\copy2.set1.ram_tag.q', width='[23:0]', n_elements=None)
\copy2.set1.ram_tag.q
None
\copy2.set2.ram_tag.mem[0]
None
  reg [23:0] \copy2.set2.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set2.ram_tag.mem[0]', copy_id='\\copy2.', full_name='\\copy2.set2.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy2.set2.ram_tag.mem[0]
None
\copy2.set2.ram_tag.mem[1]
None
  reg [23:0] \copy2.set2.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set2.ram_tag.mem[1]', copy_id='\\copy2.', full_name='\\copy2.set2.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy2.set2.ram_tag.mem[1]
None
\copy2.set2.ram_tag.q
None
  reg [23:0] \copy2.set2.ram_tag.q  = 24'h000000;
 RegCopy(id='set2.ram_tag.q', copy_id='\\copy2.', full_name='\\copy2.set2.ram_tag.q', width='[23:0]', n_elements=None)
\copy2.set2.ram_tag.q
None
\copy2.set3.ram_tag.mem[0]
None
  reg [23:0] \copy2.set3.ram_tag.mem[0]  = 24'h000000;
 RegCopy(id='set3.ram_tag.mem[0]', copy_id='\\copy2.', full_name='\\copy2.set3.ram_tag.mem[0]', width='[23:0]', n_elements=None)
\copy2.set3.ram_tag.mem[0]
None
\copy2.set3.ram_tag.mem[1]
None
  reg [23:0] \copy2.set3.ram_tag.mem[1]  = 24'h000000;
 RegCopy(id='set3.ram_tag.mem[1]', copy_id='\\copy2.', full_name='\\copy2.set3.ram_tag.mem[1]', width='[23:0]', n_elements=None)
\copy2.set3.ram_tag.mem[1]
None
\copy2.set3.ram_tag.q
None
  reg [23:0] \copy2.set3.ram_tag.q  = 24'h000000;
 RegCopy(id='set3.ram_tag.q', copy_id='\\copy2.', full_name='\\copy2.set3.ram_tag.q', width='[23:0]', n_elements=None)
\copy2.set3.ram_tag.q
None
\copy2.state
None
  reg [2:0] \copy2.state  = 3'h0;
 RegCopy(id='state', copy_id='\\copy2.', full_name='\\copy2.state', width='[2:0]', n_elements=None)
\copy2.state
None
\copy2.w_cm
None
  reg \copy2.w_cm  = 1'h0;
 RegCopy(id='w_cm', copy_id='\\copy2.', full_name='\\copy2.w_cm', width='', n_elements=None)
\copy2.w_cm
None
\copy2.w_cm_data
None
  reg [7:0] \copy2.w_cm_data  = 8'h00;
 RegCopy(id='w_cm_data', copy_id='\\copy2.', full_name='\\copy2.w_cm_data', width='[7:0]', n_elements=None)
\copy2.w_cm_data
None
\copy2.write_addr_buf
None
  reg [24:0] \copy2.write_addr_buf  = 25'h0000000;
 RegCopy(id='write_addr_buf', copy_id='\\copy2.', full_name='\\copy2.write_addr_buf', width='[24:0]', n_elements=None)
\copy2.write_addr_buf
None
\copy2.write_buf
None
  reg \copy2.write_buf  = 1'h0;
 RegCopy(id='write_buf', copy_id='\\copy2.', full_name='\\copy2.write_buf', width='', n_elements=None)
\copy2.write_buf
None
\copy2.write_set
None
  reg [3:0] \copy2.write_set  = 4'h0;
 RegCopy(id='write_set', copy_id='\\copy2.', full_name='\\copy2.write_set', width='[3:0]', n_elements=None)
\copy2.write_set
None
Transforming Verilog to AIGER format for cache_miter...

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.53+81 (git sha1 c21cd300a, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `scripts/verilog_to_aig_temp.ys' --

1. Executing Verilog-2005 frontend: output/cache_miter_exp/shortcut.sv
Parsing formal SystemVerilog input from `output/cache_miter_exp/shortcut.sv' to AST representation.
Generating RTLIL representation for module `\top'.
output/cache_miter_exp/shortcut.sv:3996: Warning: Identifier `\in_clk' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:2680$18'.
Cleaned up 1 empty switch.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 177 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2629$786'.
  Set init value: \shortcut.neq_write_set_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2626$785'.
  Set init value: \shortcut.neq_write_buf_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2623$784'.
  Set init value: \shortcut.neq_write_addr_buf_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2620$783'.
  Set init value: \shortcut.neq_w_cm_data_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2617$782'.
  Set init value: \shortcut.neq_w_cm_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2614$781'.
  Set init value: \shortcut.neq_state_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2611$780'.
  Set init value: \shortcut.neq_set3.ram_tag.q_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2608$779'.
  Set init value: \shortcut.neq_set3.ram_tag.mem[1]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2605$778'.
  Set init value: \shortcut.neq_set3.ram_tag.mem[0]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2602$777'.
  Set init value: \shortcut.neq_set2.ram_tag.q_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2599$776'.
  Set init value: \shortcut.neq_set2.ram_tag.mem[1]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2596$775'.
  Set init value: \shortcut.neq_set2.ram_tag.mem[0]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2593$774'.
  Set init value: \shortcut.neq_set1.ram_tag.q_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2590$773'.
  Set init value: \shortcut.neq_set1.ram_tag.mem[1]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2587$772'.
  Set init value: \shortcut.neq_set1.ram_tag.mem[0]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2584$771'.
  Set init value: \shortcut.neq_set0.ram_tag.q_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2581$770'.
  Set init value: \shortcut.neq_set0.ram_tag.mem[1]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2578$769'.
  Set init value: \shortcut.neq_set0.ram_tag.mem[0]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2575$768'.
  Set init value: \shortcut.neq_read_buf_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2572$767'.
  Set init value: \shortcut.neq_ram_hot.q_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2569$766'.
  Set init value: \shortcut.neq_ram_hot.mem[1]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2566$765'.
  Set init value: \shortcut.neq_ram_hot.mem[0]_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2563$764'.
  Set init value: \shortcut.neq_fetch_write_copy2 = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2528$763'.
  Set init value: \copy2.write_set = 4'0000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2525$762'.
  Set init value: \copy2.write_buf = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2522$761'.
  Set init value: \copy2.write_addr_buf = 25'0000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2495$760'.
  Set init value: \copy2.w_cm_data = 8'00000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2492$759'.
  Set init value: \copy2.w_cm = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2486$758'.
  Set init value: \copy2.state = 3'000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2456$757'.
  Set init value: \copy2.set3.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2453$756'.
  Set init value: \copy2.set3.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2452$755'.
  Set init value: \copy2.set3.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2249$754'.
  Set init value: \copy2.set2.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2246$753'.
  Set init value: \copy2.set2.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2245$752'.
  Set init value: \copy2.set2.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2043$751'.
  Set init value: \copy2.set1.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2040$750'.
  Set init value: \copy2.set1.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:2039$749'.
  Set init value: \copy2.set1.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1837$748'.
  Set init value: \copy2.set0.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1834$747'.
  Set init value: \copy2.set0.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1833$746'.
  Set init value: \copy2.set0.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1643$745'.
  Set init value: \copy2.ram_hot.q = 8'00000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1640$744'.
  Set init value: \copy2.ram_hot.mem[1] = 8'00000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1639$743'.
  Set init value: \copy2.ram_hot.mem[0] = 8'00000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1584$742'.
  Set init value: \copy2.fetch_write = 4'0000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1575$741'.
  Set init value: \copy1.write_set = 4'0000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1572$740'.
  Set init value: \copy1.write_buf = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1569$739'.
  Set init value: \copy1.write_addr_buf = 25'0000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1539$738'.
  Set init value: \copy1.w_cm = 1'0
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1533$737'.
  Set init value: \copy1.state = 3'000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1503$736'.
  Set init value: \copy1.set3.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1500$735'.
  Set init value: \copy1.set3.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1499$734'.
  Set init value: \copy1.set3.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1296$733'.
  Set init value: \copy1.set2.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1293$732'.
  Set init value: \copy1.set2.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1292$731'.
  Set init value: \copy1.set2.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1090$730'.
  Set init value: \copy1.set1.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1087$729'.
  Set init value: \copy1.set1.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:1086$728'.
  Set init value: \copy1.set1.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:884$727'.
  Set init value: \copy1.set0.ram_tag.q = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:881$726'.
  Set init value: \copy1.set0.ram_tag.mem[1] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:880$725'.
  Set init value: \copy1.set0.ram_tag.mem[0] = 24'000000000000000000000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:687$724'.
  Set init value: \copy1.ram_hot.mem[1] = 8'00000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:686$723'.
  Set init value: \copy1.ram_hot.mem[0] = 8'00000000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:629$722'.
  Set init value: \copy1.fetch_write = 4'0000
Found init rule in `\top.$proc$output/cache_miter_exp/shortcut.sv:613$721'.
  Set init value: \assume_1_violate = 1'0

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~8 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2629$786'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2626$785'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2623$784'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2620$783'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2617$782'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2614$781'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2611$780'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2608$779'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2605$778'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2602$777'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2599$776'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2596$775'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2593$774'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2590$773'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2587$772'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2584$771'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2581$770'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2578$769'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2575$768'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2572$767'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2569$766'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2566$765'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2563$764'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2528$763'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2525$762'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2522$761'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2495$760'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2492$759'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2486$758'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2456$757'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2453$756'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2452$755'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2249$754'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2246$753'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2245$752'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2043$751'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2040$750'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2039$749'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1837$748'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1834$747'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1833$746'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1643$745'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1640$744'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1639$743'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1584$742'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1575$741'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1572$740'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1569$739'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1539$738'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1533$737'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1503$736'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1500$735'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1499$734'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1296$733'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1293$732'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1292$731'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1090$730'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1087$729'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:1086$728'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:884$727'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:881$726'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:880$725'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:687$724'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:686$723'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:629$722'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:613$721'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
     1/1: $1\_707_$func$output/cache_miter_exp/shortcut.sv:3168$16.$result[0:0]$720
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
     1/1: $1\_693_$func$output/cache_miter_exp/shortcut.sv:3138$15.$result[2:0]$713
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
     1/1: $1\_678_$func$output/cache_miter_exp/shortcut.sv:3097$14.$result[3:0]$706
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
     1/1: $1\_663_$func$output/cache_miter_exp/shortcut.sv:3064$13.$result[3:0]$699
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
     1/1: $1\_521_$func$output/cache_miter_exp/shortcut.sv:2879$12.$result[0:0]$692
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
     1/1: $1\_507_$func$output/cache_miter_exp/shortcut.sv:2849$11.$result[2:0]$685
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
     1/1: $1\_492_$func$output/cache_miter_exp/shortcut.sv:2808$10.$result[3:0]$678
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
     1/1: $1\_477_$func$output/cache_miter_exp/shortcut.sv:2775$9.$result[3:0]$671
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4062$570'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4059$566'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4056$562'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4053$558'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4050$554'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4047$550'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4044$546'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4041$542'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4038$538'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4035$534'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4032$530'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4029$526'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4026$522'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4023$518'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4020$514'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4017$510'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4014$506'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4011$502'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4008$498'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4005$494'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:4002$490'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3999$486'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3996$482'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3375$481'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3370$478'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3368$477'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3361$471'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3359$470'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3352$464'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3350$463'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3343$457'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3341$456'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3334$450'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3332$449'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3325$443'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3323$442'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3316$436'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3314$435'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3307$429'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3305$428'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3298$422'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3296$421'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3289$415'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3287$414'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3275$403'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3257$387'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3239$371'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3221$355'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3203$339'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3034$252'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3031$251'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3028$250'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3025$249'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3022$248'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3019$247'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3016$246'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:3013$245'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2986$220'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2968$204'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2950$188'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2932$172'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2914$156'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2745$69'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2742$68'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2739$67'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2736$66'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2733$65'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2730$64'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2727$63'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2724$62'.
Creating decoders for process `\top.$proc$output/cache_miter_exp/shortcut.sv:2680$18'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\_707_$func$output/cache_miter_exp/shortcut.sv:3168$8.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
No latch inferred for signal `\top.\_707_$func$output/cache_miter_exp/shortcut.sv:3168$16.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
No latch inferred for signal `\top.\_707_$func$output/cache_miter_exp/shortcut.sv:3168$16.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
No latch inferred for signal `\top.\_707_$func$output/cache_miter_exp/shortcut.sv:3168$16.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
No latch inferred for signal `\top.\_707_$func$output/cache_miter_exp/shortcut.sv:3168$16.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
No latch inferred for signal `\top.\_693_$func$output/cache_miter_exp/shortcut.sv:3138$7.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
No latch inferred for signal `\top.\_693_$func$output/cache_miter_exp/shortcut.sv:3138$15.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
No latch inferred for signal `\top.\_693_$func$output/cache_miter_exp/shortcut.sv:3138$15.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
No latch inferred for signal `\top.\_693_$func$output/cache_miter_exp/shortcut.sv:3138$15.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
No latch inferred for signal `\top.\_693_$func$output/cache_miter_exp/shortcut.sv:3138$15.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
No latch inferred for signal `\top.\_678_$func$output/cache_miter_exp/shortcut.sv:3097$6.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
No latch inferred for signal `\top.\_678_$func$output/cache_miter_exp/shortcut.sv:3097$14.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
No latch inferred for signal `\top.\_678_$func$output/cache_miter_exp/shortcut.sv:3097$14.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
No latch inferred for signal `\top.\_678_$func$output/cache_miter_exp/shortcut.sv:3097$14.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
No latch inferred for signal `\top.\_678_$func$output/cache_miter_exp/shortcut.sv:3097$14.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
No latch inferred for signal `\top.\_663_$func$output/cache_miter_exp/shortcut.sv:3064$5.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
No latch inferred for signal `\top.\_663_$func$output/cache_miter_exp/shortcut.sv:3064$13.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
No latch inferred for signal `\top.\_663_$func$output/cache_miter_exp/shortcut.sv:3064$13.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
No latch inferred for signal `\top.\_663_$func$output/cache_miter_exp/shortcut.sv:3064$13.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
No latch inferred for signal `\top.\_663_$func$output/cache_miter_exp/shortcut.sv:3064$13.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
No latch inferred for signal `\top.\_521_$func$output/cache_miter_exp/shortcut.sv:2879$4.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
No latch inferred for signal `\top.\_521_$func$output/cache_miter_exp/shortcut.sv:2879$12.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
No latch inferred for signal `\top.\_521_$func$output/cache_miter_exp/shortcut.sv:2879$12.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
No latch inferred for signal `\top.\_521_$func$output/cache_miter_exp/shortcut.sv:2879$12.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
No latch inferred for signal `\top.\_521_$func$output/cache_miter_exp/shortcut.sv:2879$12.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
No latch inferred for signal `\top.\_507_$func$output/cache_miter_exp/shortcut.sv:2849$3.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
No latch inferred for signal `\top.\_507_$func$output/cache_miter_exp/shortcut.sv:2849$11.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
No latch inferred for signal `\top.\_507_$func$output/cache_miter_exp/shortcut.sv:2849$11.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
No latch inferred for signal `\top.\_507_$func$output/cache_miter_exp/shortcut.sv:2849$11.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
No latch inferred for signal `\top.\_507_$func$output/cache_miter_exp/shortcut.sv:2849$11.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
No latch inferred for signal `\top.\_492_$func$output/cache_miter_exp/shortcut.sv:2808$2.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
No latch inferred for signal `\top.\_492_$func$output/cache_miter_exp/shortcut.sv:2808$10.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
No latch inferred for signal `\top.\_492_$func$output/cache_miter_exp/shortcut.sv:2808$10.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
No latch inferred for signal `\top.\_492_$func$output/cache_miter_exp/shortcut.sv:2808$10.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
No latch inferred for signal `\top.\_492_$func$output/cache_miter_exp/shortcut.sv:2808$10.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
No latch inferred for signal `\top.\_477_$func$output/cache_miter_exp/shortcut.sv:2775$1.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
No latch inferred for signal `\top.\_477_$func$output/cache_miter_exp/shortcut.sv:2775$9.$result' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
No latch inferred for signal `\top.\_477_$func$output/cache_miter_exp/shortcut.sv:2775$9.a' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
No latch inferred for signal `\top.\_477_$func$output/cache_miter_exp/shortcut.sv:2775$9.b' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
No latch inferred for signal `\top.\_477_$func$output/cache_miter_exp/shortcut.sv:2775$9.s' from process `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\shortcut.neq_write_set_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4062$570'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_write_buf_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4059$566'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_write_addr_buf_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4056$562'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_w_cm_data_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4053$558'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_w_cm_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4050$554'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_state_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4047$550'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set3.ram_tag.q_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4044$546'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set3.ram_tag.mem[1]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4041$542'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set3.ram_tag.mem[0]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4038$538'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set2.ram_tag.q_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4035$534'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set2.ram_tag.mem[1]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4032$530'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set2.ram_tag.mem[0]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4029$526'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set1.ram_tag.q_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4026$522'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set1.ram_tag.mem[1]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4023$518'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set1.ram_tag.mem[0]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4020$514'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set0.ram_tag.q_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4017$510'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set0.ram_tag.mem[1]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4014$506'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_set0.ram_tag.mem[0]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4011$502'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_read_buf_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4008$498'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_ram_hot.q_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4005$494'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_ram_hot.mem[1]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:4002$490'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_ram_hot.mem[0]_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3999$486'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\top.\shortcut.neq_fetch_write_copy2' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3996$482'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\top.\assume_1_violate' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3375$481'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\top.\copy2.set3.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3370$478'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\top.\copy2.set3.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3368$477'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\top.\copy2.set2.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3361$471'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\top.\copy2.set2.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3359$470'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\top.\copy2.set1.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3352$464'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\top.\copy2.set1.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3350$463'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\top.\copy2.set0.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3343$457'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\top.\copy2.set0.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3341$456'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\top.\copy2.ram_hot.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3334$450'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\top.\copy2.ram_hot.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3332$449'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\top.\copy1.set3.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3325$443'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\top.\copy1.set3.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3323$442'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\top.\copy1.set2.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3316$436'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\top.\copy1.set2.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3314$435'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\top.\copy1.set1.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3307$429'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\top.\copy1.set1.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3305$428'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\top.\copy1.set0.ram_tag.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3298$422'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\top.\copy1.set0.ram_tag.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3296$421'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\top.\copy1.ram_hot.mem[1]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3289$415'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\top.\copy1.ram_hot.mem[0]' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3287$414'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\top.\copy2.set3.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3275$403'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\top.\copy2.set2.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3257$387'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\top.\copy2.set1.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3239$371'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\top.\copy2.set0.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3221$355'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\top.\copy2.ram_hot.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3203$339'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\top.\copy2.w_cm' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3034$252'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\top.\copy2.w_cm_data' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3031$251'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\top.\copy2.fetch_write' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3028$250'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\top.\copy2.write_set' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3025$249'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\top.\copy2.read_buf' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3022$248'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\top.\copy2.write_buf' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3019$247'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\top.\copy2.write_addr_buf' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3016$246'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\top.\copy2.state' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:3013$245'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\top.\copy1.set3.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2986$220'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\top.\copy1.set2.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2968$204'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\top.\copy1.set1.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2950$188'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\top.\copy1.set0.ram_tag.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2932$172'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\top.\copy1.ram_hot.q' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2914$156'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\top.\copy1.w_cm' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2745$69'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\top.\copy1.w_cm_data' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2742$68'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\top.\copy1.fetch_write' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2739$67'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\top.\copy1.write_set' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2736$66'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\top.\copy1.read_buf' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2733$65'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\top.\copy1.write_buf' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2730$64'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\top.\copy1.write_addr_buf' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2727$63'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\top.\copy1.state' using process `\top.$proc$output/cache_miter_exp/shortcut.sv:2724$62'.
  created $dff cell `$procdff$905' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2629$786'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2626$785'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2623$784'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2620$783'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2617$782'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2614$781'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2611$780'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2608$779'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2605$778'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2602$777'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2599$776'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2596$775'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2593$774'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2590$773'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2587$772'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2584$771'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2581$770'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2578$769'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2575$768'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2572$767'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2569$766'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2566$765'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2563$764'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2528$763'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2525$762'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2522$761'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2495$760'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2492$759'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2486$758'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2456$757'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2453$756'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2452$755'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2249$754'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2246$753'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2245$752'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2043$751'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2040$750'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2039$749'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1837$748'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1834$747'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1833$746'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1643$745'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1640$744'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1639$743'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1584$742'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1575$741'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1572$740'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1569$739'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1539$738'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1533$737'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1503$736'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1500$735'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1499$734'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1296$733'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1293$732'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1292$731'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1090$730'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1087$729'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:1086$728'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:884$727'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:881$726'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:880$725'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:687$724'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:686$723'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:629$722'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:613$721'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$714'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$707'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$700'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$693'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$686'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$679'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$672'.
Found and cleaned up 1 empty switch in `\top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:0$665'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4062$570'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4059$566'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4056$562'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4053$558'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4050$554'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4047$550'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4044$546'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4041$542'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4038$538'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4035$534'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4032$530'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4029$526'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4026$522'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4023$518'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4020$514'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4017$510'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4014$506'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4011$502'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4008$498'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4005$494'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:4002$490'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3999$486'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3996$482'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3375$481'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3370$478'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3368$477'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3361$471'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3359$470'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3352$464'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3350$463'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3343$457'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3341$456'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3334$450'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3332$449'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3325$443'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3323$442'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3316$436'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3314$435'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3307$429'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3305$428'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3298$422'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3296$421'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3289$415'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3287$414'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3275$403'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3257$387'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3239$371'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3221$355'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3203$339'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3034$252'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3031$251'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3028$250'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3025$249'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3022$248'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3019$247'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3016$246'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:3013$245'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2986$220'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2968$204'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2950$188'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2932$172'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2914$156'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2745$69'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2742$68'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2739$67'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2736$66'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2733$65'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2730$64'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2727$63'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2724$62'.
Removing empty process `top.$proc$output/cache_miter_exp/shortcut.sv:2680$18'.
Cleaned up 8 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~21 debug messages>

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 706 unused wires.
<suppressed ~2 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\in_clk is used but has no driver.
Found and reported 1 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 bits (of 32) from port A of cell top.$add$output/cache_miter_exp/shortcut.sv:0$134 ($add).
Removed top 31 bits (of 32) from port B of cell top.$add$output/cache_miter_exp/shortcut.sv:0$134 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$add$output/cache_miter_exp/shortcut.sv:0$134 ($add).
Removed top 28 bits (of 32) from port B of cell top.$shiftx$output/cache_miter_exp/shortcut.sv:0$135 ($shiftx).
Removed top 30 bits (of 32) from port A of cell top.$add$output/cache_miter_exp/shortcut.sv:0$317 ($add).
Removed top 31 bits (of 32) from port B of cell top.$add$output/cache_miter_exp/shortcut.sv:0$317 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$add$output/cache_miter_exp/shortcut.sv:0$317 ($add).
Removed top 28 bits (of 32) from port B of cell top.$shiftx$output/cache_miter_exp/shortcut.sv:0$318 ($shiftx).
Removed top 29 bits (of 32) from wire top.$add$output/cache_miter_exp/shortcut.sv:0$134_Y.
Removed top 29 bits (of 32) from wire top.$add$output/cache_miter_exp/shortcut.sv:0$317_Y.
Removed top 31 bits (of 32) from wire top._032_.
Removed top 30 bits (of 32) from wire top._033_.
Removed top 2 bits (of 24) from wire top._128_.
Removed top 2 bits (of 24) from wire top._140_.
Removed top 2 bits (of 24) from wire top._152_.
Removed top 2 bits (of 24) from wire top._164_.
Removed top 31 bits (of 32) from wire top._187_.
Removed top 30 bits (of 32) from wire top._188_.
Removed top 2 bits (of 24) from wire top._283_.
Removed top 2 bits (of 24) from wire top._295_.
Removed top 2 bits (of 24) from wire top._307_.
Removed top 2 bits (of 24) from wire top._319_.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== top ===

   Number of wires:               1262
   Number of wire bits:           6225
   Number of public wires:        1123
   Number of public wire bits:    6082
   Number of ports:                 13
   Number of port bits:            222
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $add                            2
     $and                           20
     $assert                         1
     $dff                           70
     $eq                            70
     $logic_and                     81
     $logic_not                     46
     $logic_or                      43
     $mux                          224
     $ne                            32
     $not                           12
     $pmux                           8
     $reduce_and                     2
     $reduce_or                     10
     $shiftx                         2

2.13. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\in_clk is used but has no driver.
Found and reported 1 problems.

3. Executing FLATTEN pass (flatten design).

4. Executing MEMORY pass.

4.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing TECHMAP pass (map to technology primitives).

6.1. Executing Verilog-2005 frontend: /root/yosys/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/root/yosys/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:e200edbece13b5280fb93bfcce6f29b453e5b6ee$paramod$d39e7c55552fc99c52bd18da9f933a0c40f38054\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1127 debug messages>

7. Executing ASYNC2SYNC pass.

8. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

9. Executing ABC pass (technology mapping using ABC).

9.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Replacing 46 occurrences of constant undef bits with constant zero bits
Extracted 4884 gates and 5684 wires to a netlist network with 797 inputs and 743 outputs.

9.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     7160
ABC RESULTS:               NOT cells:     5977
ABC RESULTS:        internal signals:     4144
ABC RESULTS:           input signals:      797
ABC RESULTS:          output signals:      743
Removing temp directory.

10. Executing AIGER backend.
Warning: Treating undriven bit top.\i_m_readdata_valid like $anyseq.
Warning: Treating undriven bit top.\i_m_waitrequest like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [0] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [1] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [2] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [3] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [4] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [5] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [6] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [7] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [8] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [9] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [10] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [11] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [12] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [13] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [14] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [15] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [16] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [17] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [18] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [19] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [20] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [21] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [22] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [23] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_1 [24] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [0] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [1] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [2] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [3] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [4] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [5] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [6] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [7] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [8] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [9] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [10] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [11] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [12] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [13] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [14] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [15] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [16] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [17] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [18] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [19] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [20] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [21] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [22] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [23] like $anyseq.
Warning: Treating undriven bit top.\i_p_addr_2 [24] like $anyseq.
Warning: Treating undriven bit top.\i_p_read like $anyseq.
Warning: Treating undriven bit top.\i_p_write like $anyseq.
Warning: Treating undriven bit top.\reset like $anyseq.
Warning: Treating a total of 55 undriven bits in top like $anyseq.

Warnings: 58 unique messages, 59 total
End of script. Logfile hash: be4f7ef4f3, CPU: user 0.37s system 0.05s, MEM: 56.07 MB peak
Yosys 0.53+81 (git sha1 c21cd300a, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 46% 1x abc (0 sec), 14% 8x opt_clean (0 sec), ...
Running ABC with PDR for cache_miter...
PDR commands are: read output/cache_miter_exp/shortcut.aig;
    fold;
    pdr -v -d -T 3600 -I output/cache_miter_exp/shortcut.pla -R output/cache_miter_exp/shortcut.relation -s -l; write_cex -n -m -f output/cache_miter_exp/shortcut.cex;
