

================================================================
== Vitis HLS Report for 'modp_mkgm2_1'
================================================================
* Date:           Mon Mar  4 11:09:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  72.829 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_modp_montymul_fu_184  |modp_montymul  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_modp_montymul_fu_192  |modp_montymul  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_954_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        |- VITIS_LOOP_808_1  |       62|       62|         2|          -|          -|    31|        no|
        |- VITIS_LOOP_962_2  |        ?|        ?|         3|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1062|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|       0|    488|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    299|    -|
|Register         |        -|    -|     634|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   18|     634|   1849|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    8|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+---+-----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+---------------+---------+----+---+-----+-----+
    |grp_modp_montymul_fu_184  |modp_montymul  |        0|   9|  0|  244|    0|
    |grp_modp_montymul_fu_192  |modp_montymul  |        0|   9|  0|  244|    0|
    +--------------------------+---------------+---------+----+---+-----+-----+
    |Total                     |               |        0|  18|  0|  488|    0|
    +--------------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |REV10_U  |modp_mkgm2_1_REV10_ROM_AUTO_1R  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln757_fu_328_p2     |         +|   0|  0|   39|          32|          32|
    |add_ln967_fu_540_p2     |         +|   0|  0|   20|          15|          15|
    |add_ln968_fu_560_p2     |         +|   0|  0|   20|          15|          15|
    |e_fu_384_p2             |         +|   0|  0|   39|          32|           3|
    |i_14_fu_448_p2          |         +|   0|  0|   14|           6|           2|
    |k_fu_368_p2             |         +|   0|  0|   39|          32|           1|
    |u_202_fu_493_p2         |         +|   0|  0|   71|          64|           1|
    |z_fu_280_p2             |         +|   0|  0|   39|          32|          32|
    |k_15_fu_459_p2          |         -|   0|  0|   39|           4|          32|
    |sub_ln685_fu_246_p2     |         -|   0|  0|   39|          32|          32|
    |z_98_fu_229_p2          |         -|   0|  0|   40|          33|          32|
    |and_ln685_fu_267_p2     |       and|   0|  0|   25|          25|          25|
    |and_ln757_fu_315_p2     |       and|   0|  0|   25|          25|          25|
    |and_ln813_fu_436_p2     |       and|   0|  0|   32|          32|          32|
    |icmp_ln954_fu_362_p2    |      icmp|   0|  0|   18|          32|           4|
    |icmp_ln962_fu_488_p2    |      icmp|   0|  0|   29|          64|          64|
    |lshr_ln813_fu_419_p2    |      lshr|   0|  0|  100|          32|          32|
    |select_ln685_fu_259_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln757_fu_307_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln813_fu_428_p3  |    select|   0|  0|    2|           1|           2|
    |n_fu_297_p2             |       shl|   0|  0|  182|           1|          64|
    |shl_ln966_fu_507_p2     |       shl|   0|  0|  182|          64|          64|
    |xor_ln813_fu_413_p2     |       xor|   0|  0|   32|          32|          32|
    |z_97_fu_442_p2          |       xor|   0|  0|   32|          32|          32|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1062|         639|         577|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |g_assign_7_fu_88              |   9|          2|   32|         64|
    |grp_modp_montymul_fu_184_a    |  31|          6|   32|        192|
    |grp_modp_montymul_fu_184_b    |  31|          6|   32|        192|
    |grp_modp_montymul_fu_184_p0i  |  14|          3|   32|         96|
    |grp_modp_montymul_fu_192_a    |  25|          5|   32|        160|
    |grp_modp_montymul_fu_192_b    |  25|          5|   32|        160|
    |grp_modp_montymul_fu_192_p0i  |  14|          3|   32|         96|
    |i_fu_100                      |   9|          2|    6|         12|
    |k_06_fu_92                    |   9|          2|   32|         64|
    |u_01_fu_104                   |   9|          2|   64|        128|
    |vla18_address0                |  14|          3|   13|         39|
    |vla18_d0                      |  14|          3|   32|         96|
    |vla18_we0                     |   9|          2|    4|          8|
    |x1_02_fu_108                  |   9|          2|   32|         64|
    |x2_fu_112                     |   9|          2|   32|         64|
    |z_86_fu_96                    |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 299|         61|  472|       1510|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |e_reg_663                      |  32|   0|   32|          0|
    |g_assign_7_fu_88               |  32|   0|   32|          0|
    |i_fu_100                       |   6|   0|    6|          0|
    |k_06_fu_92                     |  32|   0|   32|          0|
    |lshr_ln62_reg_720              |  13|   0|   13|          0|
    |n_reg_636                      |  64|   0|   64|          0|
    |p0i_cast_reg_615               |  31|   0|   32|          1|
    |p_cast_cast_cast_cast_reg_599  |  31|   0|   32|          1|
    |reg_214                        |  32|   0|   32|          0|
    |sh_prom9_reg_697               |  32|   0|   64|         32|
    |u_01_fu_104                    |  64|   0|   64|          0|
    |x1_02_fu_108                   |  32|   0|   32|          0|
    |x1_02_load_reg_705             |  32|   0|   32|          0|
    |x2_fu_112                      |  32|   0|   32|          0|
    |x2_load_reg_710                |  32|   0|   32|          0|
    |z_86_fu_96                     |  32|   0|   32|          0|
    |z_97_reg_671                   |  32|   0|   32|          0|
    |z_98_reg_607                   |  32|   0|   32|          0|
    |zext_ln757_10_reg_641          |  31|   0|   32|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 634|   0|  669|         35|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|         vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|         vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|         vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|         vla18|         array|
|gm              |   in|   15|     ap_none|            gm|        scalar|
|igm             |   in|   15|     ap_none|           igm|        scalar|
|logn            |   in|   32|     ap_none|          logn|        scalar|
|g               |   in|   31|     ap_none|             g|        scalar|
|p               |   in|   25|     ap_none|             p|        scalar|
|p0i             |   in|   31|     ap_none|           p0i|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_assign_7 = alloca i32 1"   --->   Operation 11 'alloca' 'g_assign_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_06 = alloca i32 1"   --->   Operation 12 'alloca' 'k_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i25 %p_read"   --->   Operation 14 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast_cast_cast_cast = zext i31 %p_cast_cast_cast"   --->   Operation 15 'zext' 'p_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%z_98 = sub i32 2147483648, i32 %p_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:672]   --->   Operation 16 'sub' 'z_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 72.8>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 17 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p0i_cast = zext i31 %p0i_read"   --->   Operation 18 'zext' 'p0i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln685)   --->   "%shl_ln685 = shl i32 %z_98, i32 1" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 19 'shl' 'shl_ln685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln685 = sub i32 %shl_ln685, i32 %p_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 20 'sub' 'sub_ln685' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%select_ln685 = select i1 %tmp, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 22 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 23 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 24 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 25 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns) (out node of the LUT)   --->   "%z = add i32 %zext_ln685, i32 %sub_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 26 'add' 'z' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (33.8ns)   --->   "%z_21 = call i32 @modp_montymul, i32 %z, i32 %z, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:748]   --->   Operation 27 'call' 'z_21' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (33.8ns)   --->   "%z_22 = call i32 @modp_montymul, i32 %z_21, i32 %z_21, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:749]   --->   Operation 28 'call' 'z_22' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 67.7>
ST_3 : Operation 29 [1/1] (33.8ns)   --->   "%z_23 = call i32 @modp_montymul, i32 %z_22, i32 %z_22, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:750]   --->   Operation 29 'call' 'z_23' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (33.8ns)   --->   "%z_24 = call i32 @modp_montymul, i32 %z_23, i32 %z_23, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:751]   --->   Operation 30 'call' 'z_24' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 71.8>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%g_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %g"   --->   Operation 31 'read' 'g_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 32 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%igm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %igm"   --->   Operation 33 'read' 'igm_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%gm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %gm"   --->   Operation 34 'read' 'gm_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%g_cast = zext i31 %g_read"   --->   Operation 35 'zext' 'g_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 36 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 37 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln946 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:946]   --->   Operation 38 'zext' 'zext_ln946' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln946" [../FalconHLS/code_hls/keygen.c:946]   --->   Operation 39 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (33.8ns)   --->   "%z_25 = call i32 @modp_montymul, i32 %z_24, i32 %z_24, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:752]   --->   Operation 40 'call' 'z_25' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%trunc_ln735 = trunc i32 %z_25" [../FalconHLS/code_hls/keygen.c:735]   --->   Operation 41 'trunc' 'trunc_ln735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%select_ln757 = select i1 %trunc_ln735, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 42 'select' 'select_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%and_ln757 = and i25 %select_ln757, i25 %p_read" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 43 'and' 'and_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%sext_ln757 = sext i25 %and_ln757" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 44 'sext' 'sext_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%zext_ln757 = zext i31 %sext_ln757" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 45 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln757 = add i32 %zext_ln757, i32 %z_25" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 46 'add' 'add_ln757' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%z_99 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757, i32 1, i32 31" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 47 'partselect' 'z_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln757_10 = zext i31 %z_99" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 48 'zext' 'zext_ln757_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (33.8ns)   --->   "%g_assign = call i32 @modp_montymul, i32 %g_cast, i32 %zext_ln757_10, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:953]   --->   Operation 49 'call' 'g_assign' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %logn_read, i32 %k_06" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 50 'store' 'store_ln954' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %g_assign, i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 51 'store' 'store_ln954' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln954 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 52 'br' 'br_ln954' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 36.3>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%k_14 = load i32 %k_06" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 53 'load' 'k_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp_ult  i32 %k_14, i32 10" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 54 'icmp' 'icmp_ln954' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln954 = br i1 %icmp_ln954, void %for.end.loopexit, void %for.inc.split" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 55 'br' 'br_ln954' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%g_assign_7_load_1 = load i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:956]   --->   Operation 56 'load' 'g_assign_7_load_1' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln938 = specloopname void @_ssdm_op_SpecLoopName, void @empty_99" [../FalconHLS/code_hls/keygen.c:938]   --->   Operation 57 'specloopname' 'specloopname_ln938' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (33.8ns)   --->   "%g_assign_6 = call i32 @modp_montymul, i32 %g_assign_7_load_1, i32 %g_assign_7_load_1, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:956]   --->   Operation 58 'call' 'g_assign_6' <Predicate = (icmp_ln954)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%k = add i32 %k_14, i32 1" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 59 'add' 'k' <Predicate = (icmp_ln954)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %k, i32 %k_06" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 60 'store' 'store_ln954' <Predicate = (icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %g_assign_6, i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 61 'store' 'store_ln954' <Predicate = (icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln954 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 62 'br' 'br_ln954' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%z_86 = alloca i32 1"   --->   Operation 63 'alloca' 'z_86' <Predicate = (!icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 64 'alloca' 'i' <Predicate = (!icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.52ns)   --->   "%e = add i32 %p_cast_cast_cast_cast, i32 4294967294" [../FalconHLS/code_hls/keygen.c:806]   --->   Operation 65 'add' 'e' <Predicate = (!icmp_ln954)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln808 = store i6 30, i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 66 'store' 'store_ln808' <Predicate = (!icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln808 = store i32 %z_98, i32 %z_86" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 67 'store' 'store_ln808' <Predicate = (!icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln808 = br void %for.inc.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 68 'br' 'br_ln808' <Predicate = (!icmp_ln954)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 72.1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i_13 = load i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 69 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln808 = sext i6 %i_13" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 70 'sext' 'sext_ln808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_13, i32 5" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 71 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln808 = br i1 %tmp_189, void %for.inc.i.split, void %modp_div.exit" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 73 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%z_86_load_1 = load i32 %z_86" [../FalconHLS/code_hls/keygen.c:811]   --->   Operation 74 'load' 'z_86_load_1' <Predicate = (!tmp_189)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%g_assign_7_load = load i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:812]   --->   Operation 75 'load' 'g_assign_7_load' <Predicate = (!tmp_189)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (33.8ns)   --->   "%z_96 = call i32 @modp_montymul, i32 %z_86_load_1, i32 %z_86_load_1, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:811]   --->   Operation 76 'call' 'z_96' <Predicate = (!tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 77 [1/1] (33.8ns)   --->   "%z2 = call i32 @modp_montymul, i32 %z_96, i32 %g_assign_7_load, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:812]   --->   Operation 77 'call' 'z2' <Predicate = (!tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%xor_ln813 = xor i32 %z2, i32 %z_96" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 78 'xor' 'xor_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%lshr_ln813 = lshr i32 %e, i32 %sext_ln808" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 79 'lshr' 'lshr_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%trunc_ln813 = trunc i32 %lshr_ln813" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 80 'trunc' 'trunc_ln813' <Predicate = (!tmp_189)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%select_ln813 = select i1 %trunc_ln813, i32 4294967295, i32 0" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 81 'select' 'select_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%and_ln813 = and i32 %xor_ln813, i32 %select_ln813" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 82 'and' 'and_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (4.42ns) (out node of the LUT)   --->   "%z_97 = xor i32 %and_ln813, i32 %z_96" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 83 'xor' 'z_97' <Predicate = (!tmp_189)> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.82ns)   --->   "%i_14 = add i6 %i_13, i6 63" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 84 'add' 'i_14' <Predicate = (!tmp_189)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln808 = store i6 %i_14, i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 85 'store' 'store_ln808' <Predicate = (!tmp_189)> <Delay = 1.58>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%u_01 = alloca i32 1"   --->   Operation 86 'alloca' 'u_01' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%x1_02 = alloca i32 1"   --->   Operation 87 'alloca' 'x1_02' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%x2 = alloca i32 1"   --->   Operation 88 'alloca' 'x2' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%z_86_load = load i32 %z_86" [../FalconHLS/code_hls/keygen.c:827]   --->   Operation 89 'load' 'z_86_load' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (33.8ns)   --->   "%z_95 = call i32 @modp_montymul, i32 %z_86_load, i32 1, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:827]   --->   Operation 90 'call' 'z_95' <Predicate = (tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/1] (33.8ns)   --->   "%ig = call i32 @modp_montymul, i32 %zext_ln757_10, i32 %z_95, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:828]   --->   Operation 91 'call' 'ig' <Predicate = (tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%k_15 = sub i32 10, i32 %logn_read" [../FalconHLS/code_hls/keygen.c:960]   --->   Operation 92 'sub' 'k_15' <Predicate = (tmp_189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sh_prom9 = zext i32 %k_15" [../FalconHLS/code_hls/keygen.c:960]   --->   Operation 93 'zext' 'sh_prom9' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %z_98, i32 %x2" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 94 'store' 'store_ln962' <Predicate = (tmp_189)> <Delay = 1.58>
ST_6 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %z_98, i32 %x1_02" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 95 'store' 'store_ln962' <Predicate = (tmp_189)> <Delay = 1.58>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln962 = store i64 0, i64 %u_01" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 96 'store' 'store_ln962' <Predicate = (tmp_189)> <Delay = 1.58>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln962 = br void %for.inc15" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 97 'br' 'br_ln962' <Predicate = (tmp_189)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../FalconHLS/code_hls/keygen.c:803]   --->   Operation 98 'specloopname' 'specloopname_ln803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln808 = store i32 %z_97, i32 %z_86" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 99 'store' 'store_ln808' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln808 = br void %for.inc.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 100 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 36.6>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%u = load i64 %u_01" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 101 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.77ns)   --->   "%icmp_ln962 = icmp_eq  i64 %u, i64 %n" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 102 'icmp' 'icmp_ln962' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%u_202 = add i64 %u, i64 1" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 103 'add' 'u_202' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln962 = br i1 %icmp_ln962, void %for.inc15.split, void %for.end17" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 104 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%x1_02_load = load i32 %x1_02" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 105 'load' 'x1_02_load' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%x2_load = load i32 %x2" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 106 'load' 'x2_load' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%g_assign_7_load_2 = load i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:969]   --->   Operation 107 'load' 'g_assign_7_load_2' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (4.59ns)   --->   "%shl_ln966 = shl i64 %u, i64 %sh_prom9" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 108 'shl' 'shl_ln966' <Predicate = (!icmp_ln962)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%REV10_addr = getelementptr i10 %REV10, i64 0, i64 %shl_ln966" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 109 'getelementptr' 'REV10_addr' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (3.25ns)   --->   "%v = load i10 %REV10_addr" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 110 'load' 'v' <Predicate = (!icmp_ln962)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_8 : Operation 111 [1/1] (33.8ns)   --->   "%x1_4 = call i32 @modp_montymul, i32 %x1_02_load, i32 %g_assign_7_load_2, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:969]   --->   Operation 111 'call' 'x1_4' <Predicate = (!icmp_ln962)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 112 [1/1] (33.8ns)   --->   "%x2_3 = call i32 @modp_montymul, i32 %x2_load, i32 %ig, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:970]   --->   Operation 112 'call' 'x2_3' <Predicate = (!icmp_ln962)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %x2_3, i32 %x2" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 113 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_8 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %x1_4, i32 %x1_02" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 114 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_8 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln962 = store i64 %u_202, i64 %u_01" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 115 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln972 = ret" [../FalconHLS/code_hls/keygen.c:972]   --->   Operation 116 'ret' 'ret_ln972' <Predicate = (icmp_ln962)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 8.45>
ST_9 : Operation 117 [1/2] (3.25ns)   --->   "%v = load i10 %REV10_addr" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 117 'load' 'v' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %v, i2 0" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln967 = zext i12 %shl_ln" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 119 'zext' 'zext_ln967' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.94ns)   --->   "%add_ln967 = add i15 %zext_ln967, i15 %gm_read" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 120 'add' 'add_ln967' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln967, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 121 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln967_2 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 122 'zext' 'zext_ln967_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln967_2" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 123 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %x1_02_load, i4 15" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 124 'store' 'store_ln967' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 125 [1/1] (1.94ns)   --->   "%add_ln968 = add i15 %zext_ln967, i15 %igm_read" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 125 'add' 'add_ln968' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln62 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln968, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 126 'partselect' 'lshr_ln62' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../FalconHLS/code_hls/keygen.c:942]   --->   Operation 127 'specloopname' 'specloopname_ln942' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln968 = zext i13 %lshr_ln62" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 128 'zext' 'zext_ln968' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%vla18_addr_314 = getelementptr i32 %vla18, i64 0, i64 %zext_ln968" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 129 'getelementptr' 'vla18_addr_314' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln968 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_314, i32 %x2_load, i4 15" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 130 'store' 'store_ln968' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln962 = br void %for.inc15" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 131 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ igm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p0i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ REV10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
g_assign_7                 (alloca                ) [ 00111111111]
k_06                       (alloca                ) [ 00111100000]
p_read                     (read                  ) [ 00111000000]
p_cast_cast_cast           (sext                  ) [ 00000000000]
p_cast_cast_cast_cast      (zext                  ) [ 00111111111]
z_98                       (sub                   ) [ 00111111000]
p0i_read                   (read                  ) [ 00000000000]
p0i_cast                   (zext                  ) [ 00011111111]
shl_ln685                  (shl                   ) [ 00000000000]
sub_ln685                  (sub                   ) [ 00000000000]
tmp                        (bitselect             ) [ 00000000000]
select_ln685               (select                ) [ 00000000000]
and_ln685                  (and                   ) [ 00000000000]
sext_ln685                 (sext                  ) [ 00000000000]
zext_ln685                 (zext                  ) [ 00000000000]
z                          (add                   ) [ 00000000000]
z_21                       (call                  ) [ 00000000000]
z_22                       (call                  ) [ 00010000000]
z_23                       (call                  ) [ 00000000000]
z_24                       (call                  ) [ 00001000000]
g_read                     (read                  ) [ 00000000000]
logn_read                  (read                  ) [ 00000111000]
igm_read                   (read                  ) [ 00000111111]
gm_read                    (read                  ) [ 00000111111]
g_cast                     (zext                  ) [ 00000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
zext_ln946                 (zext                  ) [ 00000000000]
n                          (shl                   ) [ 00000111111]
z_25                       (call                  ) [ 00000000000]
trunc_ln735                (trunc                 ) [ 00000000000]
select_ln757               (select                ) [ 00000000000]
and_ln757                  (and                   ) [ 00000000000]
sext_ln757                 (sext                  ) [ 00000000000]
zext_ln757                 (zext                  ) [ 00000000000]
add_ln757                  (add                   ) [ 00000000000]
z_99                       (partselect            ) [ 00000000000]
zext_ln757_10              (zext                  ) [ 00000111000]
g_assign                   (call                  ) [ 00000000000]
store_ln954                (store                 ) [ 00000000000]
store_ln954                (store                 ) [ 00000000000]
br_ln954                   (br                    ) [ 00000000000]
k_14                       (load                  ) [ 00000000000]
icmp_ln954                 (icmp                  ) [ 00000100000]
br_ln954                   (br                    ) [ 00000000000]
g_assign_7_load_1          (load                  ) [ 00000000000]
specloopname_ln938         (specloopname          ) [ 00000000000]
g_assign_6                 (call                  ) [ 00000000000]
k                          (add                   ) [ 00000000000]
store_ln954                (store                 ) [ 00000000000]
store_ln954                (store                 ) [ 00000000000]
br_ln954                   (br                    ) [ 00000000000]
z_86                       (alloca                ) [ 00000111000]
i                          (alloca                ) [ 00000111000]
e                          (add                   ) [ 00000011000]
store_ln808                (store                 ) [ 00000000000]
store_ln808                (store                 ) [ 00000000000]
br_ln808                   (br                    ) [ 00000000000]
i_13                       (load                  ) [ 00000000000]
sext_ln808                 (sext                  ) [ 00000000000]
tmp_189                    (bitselect             ) [ 00000011000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000000]
br_ln808                   (br                    ) [ 00000000000]
z_86_load_1                (load                  ) [ 00000000000]
g_assign_7_load            (load                  ) [ 00000000000]
z_96                       (call                  ) [ 00000000000]
z2                         (call                  ) [ 00000000000]
xor_ln813                  (xor                   ) [ 00000000000]
lshr_ln813                 (lshr                  ) [ 00000000000]
trunc_ln813                (trunc                 ) [ 00000000000]
select_ln813               (select                ) [ 00000000000]
and_ln813                  (and                   ) [ 00000000000]
z_97                       (xor                   ) [ 00000001000]
i_14                       (add                   ) [ 00000000000]
store_ln808                (store                 ) [ 00000000000]
u_01                       (alloca                ) [ 00000011111]
x1_02                      (alloca                ) [ 00000011111]
x2                         (alloca                ) [ 00000011111]
z_86_load                  (load                  ) [ 00000000000]
z_95                       (call                  ) [ 00000000000]
ig                         (call                  ) [ 00000000111]
k_15                       (sub                   ) [ 00000000000]
sh_prom9                   (zext                  ) [ 00000000111]
store_ln962                (store                 ) [ 00000000000]
store_ln962                (store                 ) [ 00000000000]
store_ln962                (store                 ) [ 00000000000]
br_ln962                   (br                    ) [ 00000000000]
specloopname_ln803         (specloopname          ) [ 00000000000]
store_ln808                (store                 ) [ 00000000000]
br_ln808                   (br                    ) [ 00000000000]
u                          (load                  ) [ 00000000000]
icmp_ln962                 (icmp                  ) [ 00000000111]
u_202                      (add                   ) [ 00000000000]
br_ln962                   (br                    ) [ 00000000000]
x1_02_load                 (load                  ) [ 00000000010]
x2_load                    (load                  ) [ 00000000011]
g_assign_7_load_2          (load                  ) [ 00000000000]
shl_ln966                  (shl                   ) [ 00000000000]
REV10_addr                 (getelementptr         ) [ 00000000010]
x1_4                       (call                  ) [ 00000000000]
x2_3                       (call                  ) [ 00000000000]
store_ln962                (store                 ) [ 00000000000]
store_ln962                (store                 ) [ 00000000000]
store_ln962                (store                 ) [ 00000000000]
ret_ln972                  (ret                   ) [ 00000000000]
v                          (load                  ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
zext_ln967                 (zext                  ) [ 00000000000]
add_ln967                  (add                   ) [ 00000000000]
lshr_ln                    (partselect            ) [ 00000000000]
zext_ln967_2               (zext                  ) [ 00000000000]
vla18_addr                 (getelementptr         ) [ 00000000000]
store_ln967                (store                 ) [ 00000000000]
add_ln968                  (add                   ) [ 00000000000]
lshr_ln62                  (partselect            ) [ 00000000001]
specloopname_ln942         (specloopname          ) [ 00000000000]
zext_ln968                 (zext                  ) [ 00000000000]
vla18_addr_314             (getelementptr         ) [ 00000000000]
store_ln968                (store                 ) [ 00000000000]
br_ln962                   (br                    ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="igm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="igm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="logn">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="g">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p0i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="REV10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="REV10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="modp_montymul"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="g_assign_7_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_assign_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k_06_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_06/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="z_86_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_86/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="u_01_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_01/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x1_02_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1_02/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="25" slack="0"/>
<pin id="118" dir="0" index="1" bw="25" slack="0"/>
<pin id="119" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p0i_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="0" index="1" bw="31" slack="0"/>
<pin id="125" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p0i_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="g_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="g_read/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="logn_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="igm_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="0" index="1" bw="15" slack="0"/>
<pin id="143" dir="1" index="2" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="igm_read/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="gm_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="1" index="2" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gm_read/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="REV10_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="REV10_addr/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="vla18_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln967/9 store_ln968/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="vla18_addr_314_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="13" slack="0"/>
<pin id="181" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_314/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_modp_montymul_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="31" slack="1"/>
<pin id="189" dir="0" index="4" bw="31" slack="0"/>
<pin id="190" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z_21/2 z_23/3 z_25/4 g_assign_6/5 z_96/6 z_95/6 x1_4/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_modp_montymul_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="31" slack="1"/>
<pin id="197" dir="0" index="4" bw="31" slack="0"/>
<pin id="198" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z_22/2 z_24/3 g_assign/4 z2/6 ig/6 x2_3/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="4"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_assign_7_load_1/5 g_assign_7_load/6 g_assign_7_load_2/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_86_load_1/6 z_86_load/6 "/>
</bind>
</comp>

<comp id="214" class="1005" name="reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_22 z_24 ig "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_cast_cast_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="25" slack="0"/>
<pin id="223" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_cast_cast_cast_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="z_98_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="31" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z_98/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p0i_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p0i_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln685_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln685/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln685_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln685/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln685_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="25" slack="0"/>
<pin id="262" dir="0" index="2" bw="25" slack="0"/>
<pin id="263" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln685_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="0" index="1" bw="25" slack="1"/>
<pin id="270" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln685/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln685_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="25" slack="0"/>
<pin id="274" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln685/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln685_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="25" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="z_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="g_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="g_cast/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln946_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln946/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="n_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln735_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln735/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln757_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="25" slack="0"/>
<pin id="310" dir="0" index="2" bw="25" slack="0"/>
<pin id="311" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln757/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln757_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="25" slack="0"/>
<pin id="317" dir="0" index="1" bw="25" slack="3"/>
<pin id="318" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln757/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln757_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="25" slack="0"/>
<pin id="322" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln757/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln757_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="25" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln757_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="z_99_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z_99/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln757_10_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757_10/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln954_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="3"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln954/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln954_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="3"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln954/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="k_14_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="4"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_14/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln954_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln954/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="k_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln954_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="4"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln954/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln954_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="4"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln954/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="e_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="4"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln808_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="6" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln808/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln808_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="4"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln808/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_13_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln808_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln808/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_189_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_189/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln813_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln813/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="lshr_ln813_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln813/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln813_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln813_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln813/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln813_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln813/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="z_97_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_97/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_14_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln808_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="1"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln808/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="k_15_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="2"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_15/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sh_prom9_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom9/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln962_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="5"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln962/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln962_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="5"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln962/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln962_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln962/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln808_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="2"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln808/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="u_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln962_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="3"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln962/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="u_202_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_202/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="x1_02_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_02_load/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="x2_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x2_load/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln966_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="1"/>
<pin id="510" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln966/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln962_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln962/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln962_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln962/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln962_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="1"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln962/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln967_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln967/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln967_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="0"/>
<pin id="542" dir="0" index="1" bw="15" slack="4"/>
<pin id="543" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln967/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="lshr_ln_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="0"/>
<pin id="547" dir="0" index="1" bw="15" slack="0"/>
<pin id="548" dir="0" index="2" bw="3" slack="0"/>
<pin id="549" dir="0" index="3" bw="5" slack="0"/>
<pin id="550" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln967_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln967_2/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln968_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="0" index="1" bw="15" slack="4"/>
<pin id="563" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="lshr_ln62_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="13" slack="0"/>
<pin id="567" dir="0" index="1" bw="15" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln62/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln968_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="13" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln968/10 "/>
</bind>
</comp>

<comp id="579" class="1005" name="g_assign_7_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="3"/>
<pin id="581" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="g_assign_7 "/>
</bind>
</comp>

<comp id="586" class="1005" name="k_06_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="3"/>
<pin id="588" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="k_06 "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="25" slack="1"/>
<pin id="595" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="599" class="1005" name="p_cast_cast_cast_cast_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="607" class="1005" name="z_98_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_98 "/>
</bind>
</comp>

<comp id="615" class="1005" name="p0i_cast_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p0i_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="logn_read_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="2"/>
<pin id="623" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="logn_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="igm_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="4"/>
<pin id="628" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="igm_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="gm_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="15" slack="4"/>
<pin id="633" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="gm_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="n_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="3"/>
<pin id="638" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln757_10_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="2"/>
<pin id="643" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln757_10 "/>
</bind>
</comp>

<comp id="649" class="1005" name="z_86_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z_86 "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="663" class="1005" name="e_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="671" class="1005" name="z_97_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_97 "/>
</bind>
</comp>

<comp id="676" class="1005" name="u_01_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_01 "/>
</bind>
</comp>

<comp id="683" class="1005" name="x1_02_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x1_02 "/>
</bind>
</comp>

<comp id="690" class="1005" name="x2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="sh_prom9_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sh_prom9 "/>
</bind>
</comp>

<comp id="705" class="1005" name="x1_02_load_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1_02_load "/>
</bind>
</comp>

<comp id="710" class="1005" name="x2_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2"/>
<pin id="712" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x2_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="REV10_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="REV10_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="lshr_ln62_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="1"/>
<pin id="722" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="184" pin="5"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="184" pin="5"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="217"><net_src comp="192" pin="5"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="224"><net_src comp="116" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="122" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="246" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="280" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="287"><net_src comp="280" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="291"><net_src comp="128" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="296"><net_src comp="134" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="184" pin="5"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="184" pin="5"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="334" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="353"><net_src comp="134" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="192" pin="5"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="359" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="184" pin="5"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="192" pin="5"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="184" pin="5"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="401" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="413" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="428" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="184" pin="5"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="398" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="485" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="511"><net_src comp="485" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="507" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="517"><net_src comp="192" pin="5"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="184" pin="5"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="493" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="159" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="74" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="78" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="80" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="558"><net_src comp="545" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="564"><net_src comp="536" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="76" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="582"><net_src comp="88" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="589"><net_src comp="92" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="596"><net_src comp="116" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="602"><net_src comp="225" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="610"><net_src comp="229" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="618"><net_src comp="235" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="624"><net_src comp="134" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="629"><net_src comp="140" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="634"><net_src comp="146" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="639"><net_src comp="297" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="644"><net_src comp="344" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="652"><net_src comp="96" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="659"><net_src comp="100" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="666"><net_src comp="384" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="674"><net_src comp="442" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="679"><net_src comp="104" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="686"><net_src comp="108" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="693"><net_src comp="112" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="700"><net_src comp="464" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="708"><net_src comp="499" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="713"><net_src comp="503" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="718"><net_src comp="152" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="723"><net_src comp="565" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="575" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {9 10 }
	Port: REV10 | {}
 - Input state : 
	Port: modp_mkgm2.1 : vla18 | {}
	Port: modp_mkgm2.1 : gm | {4 }
	Port: modp_mkgm2.1 : igm | {4 }
	Port: modp_mkgm2.1 : logn | {4 }
	Port: modp_mkgm2.1 : g | {4 }
	Port: modp_mkgm2.1 : p | {1 }
	Port: modp_mkgm2.1 : p0i | {2 }
	Port: modp_mkgm2.1 : REV10 | {8 9 }
  - Chain level:
	State 1
		p_cast_cast_cast_cast : 1
		z_98 : 2
	State 2
		tmp : 1
		select_ln685 : 2
		and_ln685 : 3
		sext_ln685 : 3
		zext_ln685 : 4
		z : 5
		z_21 : 6
		z_22 : 7
	State 3
		z_24 : 1
	State 4
		n : 1
		trunc_ln735 : 1
		select_ln757 : 2
		and_ln757 : 3
		sext_ln757 : 3
		zext_ln757 : 4
		add_ln757 : 5
		z_99 : 6
		zext_ln757_10 : 7
		g_assign : 8
		store_ln954 : 9
	State 5
		icmp_ln954 : 1
		br_ln954 : 2
		g_assign_6 : 1
		k : 1
		store_ln954 : 2
		store_ln954 : 2
		store_ln808 : 1
		store_ln808 : 1
	State 6
		sext_ln808 : 1
		tmp_189 : 1
		br_ln808 : 2
		z_96 : 1
		z2 : 2
		xor_ln813 : 3
		lshr_ln813 : 2
		trunc_ln813 : 3
		select_ln813 : 4
		and_ln813 : 5
		z_97 : 5
		i_14 : 1
		store_ln808 : 2
		z_95 : 1
		ig : 2
		sh_prom9 : 1
		store_ln962 : 1
		store_ln962 : 1
		store_ln962 : 1
	State 7
	State 8
		icmp_ln962 : 1
		u_202 : 1
		br_ln962 : 2
		shl_ln966 : 1
		REV10_addr : 2
		v : 3
		x1_4 : 1
		x2_3 : 1
		store_ln962 : 2
		store_ln962 : 2
		store_ln962 : 2
	State 9
		shl_ln : 1
		zext_ln967 : 2
		add_ln967 : 3
		lshr_ln : 4
		zext_ln967_2 : 5
		vla18_addr : 6
		store_ln967 : 7
		add_ln968 : 3
		lshr_ln62 : 4
	State 10
		vla18_addr_314 : 1
		store_ln968 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   |   grp_modp_montymul_fu_184   |    9    |    0    |   273   |
|          |   grp_modp_montymul_fu_192   |    9    |    0    |   273   |
|----------|------------------------------|---------|---------|---------|
|          |       shl_ln685_fu_241       |    0    |    0    |    0    |
|    shl   |           n_fu_297           |    0    |    0    |   100   |
|          |       shl_ln966_fu_507       |    0    |    0    |   182   |
|----------|------------------------------|---------|---------|---------|
|          |           z_fu_280           |    0    |    0    |    39   |
|          |       add_ln757_fu_328       |    0    |    0    |    39   |
|          |           k_fu_368           |    0    |    0    |    39   |
|    add   |           e_fu_384           |    0    |    0    |    38   |
|          |          i_14_fu_448         |    0    |    0    |    14   |
|          |         u_202_fu_493         |    0    |    0    |    71   |
|          |       add_ln967_fu_540       |    0    |    0    |    20   |
|          |       add_ln968_fu_560       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |          z_98_fu_229         |    0    |    0    |    39   |
|    sub   |       sub_ln685_fu_246       |    0    |    0    |    39   |
|          |          k_15_fu_459         |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       lshr_ln813_fu_419      |    0    |    0    |   100   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln685_fu_259     |    0    |    0    |    25   |
|  select  |      select_ln757_fu_307     |    0    |    0    |    25   |
|          |      select_ln813_fu_428     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       and_ln685_fu_267       |    0    |    0    |    25   |
|    and   |       and_ln757_fu_315       |    0    |    0    |    25   |
|          |       and_ln813_fu_436       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln813_fu_413       |    0    |    0    |    32   |
|          |          z_97_fu_442         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln954_fu_362      |    0    |    0    |    18   |
|          |       icmp_ln962_fu_488      |    0    |    0    |    29   |
|----------|------------------------------|---------|---------|---------|
|          |      p_read_read_fu_116      |    0    |    0    |    0    |
|          |     p0i_read_read_fu_122     |    0    |    0    |    0    |
|   read   |      g_read_read_fu_128      |    0    |    0    |    0    |
|          |     logn_read_read_fu_134    |    0    |    0    |    0    |
|          |     igm_read_read_fu_140     |    0    |    0    |    0    |
|          |      gm_read_read_fu_146     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    p_cast_cast_cast_fu_221   |    0    |    0    |    0    |
|   sext   |       sext_ln685_fu_272      |    0    |    0    |    0    |
|          |       sext_ln757_fu_320      |    0    |    0    |    0    |
|          |       sext_ln808_fu_401      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | p_cast_cast_cast_cast_fu_225 |    0    |    0    |    0    |
|          |        p0i_cast_fu_235       |    0    |    0    |    0    |
|          |       zext_ln685_fu_276      |    0    |    0    |    0    |
|          |         g_cast_fu_288        |    0    |    0    |    0    |
|          |       zext_ln946_fu_293      |    0    |    0    |    0    |
|   zext   |       zext_ln757_fu_324      |    0    |    0    |    0    |
|          |     zext_ln757_10_fu_344     |    0    |    0    |    0    |
|          |        sh_prom9_fu_464       |    0    |    0    |    0    |
|          |       zext_ln967_fu_536      |    0    |    0    |    0    |
|          |      zext_ln967_2_fu_555     |    0    |    0    |    0    |
|          |       zext_ln968_fu_575      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_251          |    0    |    0    |    0    |
|          |        tmp_189_fu_405        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln735_fu_303      |    0    |    0    |    0    |
|          |      trunc_ln813_fu_424      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          z_99_fu_334         |    0    |    0    |    0    |
|partselect|        lshr_ln_fu_545        |    0    |    0    |    0    |
|          |       lshr_ln62_fu_565       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_528        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    18   |    0    |   1600  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      REV10_addr_reg_715     |   10   |
|          e_reg_663          |   32   |
|      g_assign_7_reg_579     |   32   |
|       gm_read_reg_631       |   15   |
|          i_reg_656          |    6   |
|       igm_read_reg_626      |   15   |
|         k_06_reg_586        |   32   |
|      logn_read_reg_621      |   32   |
|      lshr_ln62_reg_720      |   13   |
|          n_reg_636          |   64   |
|       p0i_cast_reg_615      |   32   |
|p_cast_cast_cast_cast_reg_599|   32   |
|        p_read_reg_593       |   25   |
|           reg_214           |   32   |
|       sh_prom9_reg_697      |   64   |
|         u_01_reg_676        |   64   |
|      x1_02_load_reg_705     |   32   |
|        x1_02_reg_683        |   32   |
|       x2_load_reg_710       |   32   |
|          x2_reg_690         |   32   |
|         z_86_reg_649        |   32   |
|         z_97_reg_671        |   32   |
|         z_98_reg_607        |   32   |
|    zext_ln757_10_reg_641    |   32   |
+-----------------------------+--------+
|            Total            |   756  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_159    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_172    |  p1  |   2  |  32  |   64   ||    9    |
| grp_modp_montymul_fu_184 |  p1  |   5  |  32  |   160  ||    25   |
| grp_modp_montymul_fu_184 |  p2  |   5  |  32  |   160  ||    25   |
| grp_modp_montymul_fu_184 |  p4  |   2  |  31  |   62   ||    9    |
| grp_modp_montymul_fu_192 |  p1  |   4  |  32  |   128  ||    20   |
| grp_modp_montymul_fu_192 |  p2  |   4  |  32  |   128  ||    20   |
| grp_modp_montymul_fu_192 |  p4  |   2  |  31  |   62   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   784  ||  13.897 ||   126   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |  1600  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   126  |
|  Register |    -   |    -   |   756  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   13   |   756  |  1726  |
+-----------+--------+--------+--------+--------+
