From 00668f8e6842950d34ebb572c868909ace7cd8ea Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Wed, 22 Feb 2017 09:27:20 +0100
Subject: [PATCH 1355/1566] arm64: zynqmp: Add pinctrl support for uarts on
 zcu100 revB

commit  f13c5a384e38d8212c1115b83042f19242abb0b9 from
https://github.com/Xilinx/linux-xlnx.git

Wire both uarts interfaces with pinmuxing.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts |   51 +++++++++++++++++++++
 1 files changed, 51 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
index f118718..1d84cea 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
@@ -498,6 +498,52 @@
 
 	};
 
+	pinctrl_uart0_default: uart0-default {
+		mux {
+			groups = "uart0_0_grp";
+			function = "uart0";
+		};
+
+		conf {
+			groups = "uart0_0_grp";
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS33>;
+		};
+
+		conf-rx {
+			pins = "MIO3";
+			bias-high-impedance;
+		};
+
+		conf-tx {
+			pins = "MIO2";
+			bias-disable;
+		};
+	};
+
+	pinctrl_uart1_default: uart1-default {
+		mux {
+			groups = "uart1_0_grp";
+			function = "uart1";
+		};
+
+		conf {
+			groups = "uart1_0_grp";
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS33>;
+		};
+
+		conf-rx {
+			pins = "MIO1";
+			bias-high-impedance;
+		};
+
+		conf-tx {
+			pins = "MIO0";
+			bias-disable;
+		};
+	};
+
 	pinctrl_usb0_default: usb0-default {
 		mux {
 			groups = "usb0_0_grp";
@@ -602,10 +648,15 @@
 
 &uart0 {
 	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart0_default>;
 };
 
 &uart1 {
 	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1_default>;
+
 };
 
 /* ULPI SMSC USB3320 */
-- 
1.7.5.4

