ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 20, 2022 at 15:00:31 CST
ncverilog
	Lab5_Team25_Traffic_Light_Controller_t.v
	Lab5_Team25_Traffic_Light_Controller.v
	+access+r
Recompiling... reason: file './Lab5_Team25_Traffic_Light_Controller.v' is newer than expected.
	expected: Sun Nov 20 14:38:34 2022
	actual:   Sun Nov 20 14:58:37 2022
file: Lab5_Team25_Traffic_Light_Controller_t.v
	module worklib.q2_t:v
		errors: 0, warnings: 0
file: Lab5_Team25_Traffic_Light_Controller.v
	module worklib.Traffic_Light_Controller:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ..........
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./Lab5_Team25_Traffic_Light_Controller_t.v,24|23): String literal argument supplied to integer parameter.
.......... Done
	Generating native compiled code:
		worklib.Traffic_Light_Controller:v <0x6b56d39b>
			streams:  10, words:  5818
		worklib.q2_t:v <0x56381bc1>
			streams:   7, words: 81155
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              15      15
		Scalar wires:            3       -
		Vectored wires:          2       -
		Always blocks:           5       5
		Initial blocks:          5       5
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.q2_t:v
Loading snapshot worklib.q2_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 1810 NS + 0
./Lab5_Team25_Traffic_Light_Controller_t.v:213         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 20, 2022 at 15:00:35 CST  (total: 00:00:04)
