#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 26 22:26:54 2022
# Process ID: 38304
# Current directory: E:/FPGA/vivado_project/Handshakes/Handshakes_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43608 E:\FPGA\vivado_project\Handshakes\Handshakes_r\Handshakes_r.xpr
# Log file: E:/FPGA/vivado_project/Handshakes/Handshakes_r/vivado.log
# Journal file: E:/FPGA/vivado_project/Handshakes/Handshakes_r\vivado.jou
# Running On: SKY-20190703VPD, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34216 MB
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/software_all/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software_all/vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.488 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 6
[Tue Apr 26 22:27:40 2022] Launched impl_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k410tffg900-2
Top: top_module
INFO: [Device 21-403] Loading part xc7k410tffg900-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1992.305 ; gain = 342.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:2]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:9]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:13]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:17]
INFO: [Synth 8-6157] synthesizing module 'master' [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:39]
INFO: [Synth 8-6155] done synthesizing module 'master' (1#1) [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:39]
INFO: [Synth 8-6157] synthesizing module 'slave' [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:74]
WARNING: [Synth 8-6014] Unused sequential element data_r_reg was removed.  [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:95]
INFO: [Synth 8-6155] done synthesizing module 'slave' (2#1) [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v:2]
WARNING: [Synth 8-7129] Port data[9] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[0] in module slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2152.031 ; gain = 502.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2152.031 ; gain = 502.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2152.031 ; gain = 502.063
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.004 ; gain = 607.035
9 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.004 ; gain = 845.516
report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_ssn -name ssn_1
INFO: [Coretcl 2-1142] Start SSN Analysis...
WARNING: [Coretcl 2-1256] Assumes 'commercial' temperature grade for elaborated designs.  Please rerun SSN analysis after synthesis for improved accuracy.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k410tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.664 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/software_all/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/software_all/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.336 ; gain = 0.000
add_bp {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v} 83
remove_bps -file {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v} -line 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/utils_1/imports/synth_1/top_module.dcp with file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/top_module.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 26 22:58:45 2022] Launched synth_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Apr 26 22:59:31 2022] Launched impl_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/software_all/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-311] analyzing module slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/software_all/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.168 ; gain = 3.680
save_wave_config {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/utils_1/imports/synth_1/top_module.dcp with file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/top_module.dcp
launch_runs synth_1 -jobs 6
[Tue Apr 26 23:06:17 2022] Launched synth_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/software_all/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-311] analyzing module slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/software_all/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg
WARNING: Simulation object /top_module/m1/hand_shake_1 was not found in the design.
WARNING: Simulation object /top_module/m1/hand_shake_2 was not found in the design.
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/utils_1/imports/synth_1/top_module.dcp with file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/top_module.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 26 23:16:08 2022] Launched synth_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/software_all/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-311] analyzing module slave
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/software_all/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg
WARNING: Simulation object /top_module/m1/hand_shake_1 was not found in the design.
WARNING: Simulation object /top_module/m1/hand_shake_2 was not found in the design.
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/utils_1/imports/synth_1/top_module.dcp with file E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/top_module.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 26 23:21:08 2022] Launched synth_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 26 23:21:37 2022] Launched synth_1...
Run output will be captured here: E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.runs/synth_1/runme.log
save_wave_config {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/software_all/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.srcs/sources_1/imports/Handshakes_r/hand_shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-311] analyzing module slave
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/software_all/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
save_wave_config {E:/FPGA/vivado_project/Handshakes/Handshakes_r/Handshakes_r.sim/sim_1/behav/xsim/top_module_behav.wcfg}
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 23:34:09 2022...
