package io

import chisel3._

import consts.Parameters.DATA_WIDTH
import consts.CSR.CSR_ADDR_WIDTH
import consts.CsrOp.CSR_OP_WIDTH

class CsrReadIO extends Bundle {
  val op    = Output(UInt(CSR_OP_WIDTH.W))        // CSR_OP_WIDTH = 3
  val valid = Input(Bool())
  val addr  = Output(UInt(CSR_ADDR_WIDTH.W))      // CSR_ADDR_WIDTH = 12
  val data  = Input(UInt(DATA_WIDTH.W))
}

class CsrWriteIO extends Bundle {
  val op      = Output(UInt(CSR_OP_WIDTH.W))
  val addr    = Output(UInt(CSR_ADDR_WIDTH.W))
  val data    = Output(UInt(DATA_WIDTH.W))
  // instruction retired flag
  val retired = Output(Bool())
}

class CsrCommitIO extends Bundle {
  val op      = UInt(CSR_OP_WIDTH.W)
  val addr    = UInt(CSR_ADDR_WIDTH.W)
  val data    = UInt(DATA_WIDTH.W)
  // instruction retired flag
  val retired = Bool()
}
