do ../run_comp_exo_dec_adr_process_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2020.1_1 Lib Mapping Utility 2020.03 Mar  4 2020
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 17:56:43 on Oct 27,2020
# vcom -reportprogress 300 -work work ../src/exo_dec_adr_process.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exo_dec_adr_process
# -- Compiling architecture flot_don of exo_dec_adr_process
# End time: 17:56:43 on Oct 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 17:56:43 on Oct 27,2020
# vcom -reportprogress 300 -work work ../src/exo_dec_adr_process_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity exo_dec_adr_process_tb
# -- Compiling architecture test_bench of exo_dec_adr_process_tb
# -- Loading entity exo_dec_adr_process
# End time: 17:56:43 on Oct 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:56:43 on Oct 27,2020, Elapsed time: 0:01:55
# Errors: 1921, Warnings: 0
# vsim -voptargs=""+acc"" work.exo_dec_adr_process_tb 
# Start time: 17:56:43 on Oct 27,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.exo_dec_adr_process_tb(test_bench)#1
# Loading work.exo_dec_adr_process(flot_don)#1
run -all
# ** Note: debut de simulation 
#    Time: 0 ns  Iteration: 0  Instance: /exo_dec_adr_process_tb
# ** Note:  *** VOUS ETES LES MEILLEURS *** 
#    Time: 6553600 ns  Iteration: 0  Instance: /exo_dec_adr_process_tb
# ** Note:  *** BRAVO, pas d'erreur *** 
#    Time: 6553600 ns  Iteration: 0  Instance: /exo_dec_adr_process_tb
