#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Dec 23 17:07:59 2020
# Process ID: 7956
# Log file: C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl/planAhead_run_1/planAhead.log
# Journal file: C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl/pa.fromNetlist.tcl
# create_project -name psdlab3 -dir "C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl/planAhead_run_2" -part xc6slx45csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl/s6base_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl} }
# set_property target_constrs_file "C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/src/data/s6base.ucf" [current_fileset -constrset]
Adding file 'C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/src/data/s6base.ucf' to fileset 'constrs_1'
# add_files [list {C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/src/data/s6base.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design s6base_top.ngc ...
WARNING:NetListWriters:298 - No output is written to s6base_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file s6base_top.edif ...
ngc2edif: Total memory usage is 4338912 kilobytes

Parsing EDIF File [./planAhead_run_2/psdlab3.data/cache/s6base_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/psdlab3.data/cache/s6base_top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 's6base_top' is not ideal for floorplanning, since the cellview 's6base_top' defined in file 's6base_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/src/data/s6base.ucf]
Finished Parsing UCF File [C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/src/data/s6base.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 6d7b98b9
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 631.777 ; gain = 232.996
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/up201909554/Desktop/Title_to_be_defined/lab3/impl\planAhead_pid7956.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 23 17:11:06 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
