// Seed: 1166251592
module module_0 (
    output wand id_0
);
  logic id_2 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output logic id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri0 id_11,
    input wire id_12
);
  always id_4 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_0 = 0;
  initial {id_11 !== (id_9)} <= id_0;
endmodule
