clk_wiz_clk_wiz.v,verilog,xil_defaultlib,../../../../../../../../../../../../ece4743/Lab7/lab7_p3_files/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v,incdir="$ref_dir/../../../../../../../../../../../../ece4743/Lab7/lab7_p3_files/empty_template.ip_user_files/ipstatic"incdir="../../../../../../../../../../../../ece4743/Lab7/lab7_p3_files/empty_template.ip_user_files/ipstatic"
clk_wiz.v,verilog,xil_defaultlib,../../../../../../../../../../../../ece4743/Lab7/lab7_p3_files/empty_template.gen/sources_1/ip/clk_wiz/clk_wiz.v,incdir="$ref_dir/../../../../../../../../../../../../ece4743/Lab7/lab7_p3_files/empty_template.ip_user_files/ipstatic"incdir="../../../../../../../../../../../../ece4743/Lab7/lab7_p3_files/empty_template.ip_user_files/ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
