
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/allen/vitis/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/allen/vitis/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'allen' on host 'nhy.localdomain' (Linux_x86_64 version 5.10.102.1-microsoft-standard-WSL2) on Sat May 20 23:31:45 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/allen/fsic-lab1/vitis_hls_project'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project lab1 
INFO: [HLS 200-10] Opening project '/home/allen/fsic-lab1/vitis_hls_project/lab1'.
INFO: [HLS 200-1510] Running: set_top read_romcode 
INFO: [HLS 200-1510] Running: add_files src/read_romcode.cpp 
INFO: [HLS 200-10] Adding design file 'src/read_romcode.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/allen/fsic-lab1/vitis_hls_project/lab1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -O 
Running Dispatch Server on port: 39831
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
load to BRAM pass
read back pass
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 207.758 MB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.36 seconds; current allocated memory: 207.902 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1'(src/read_romcode.cpp:41:20) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2'(src/read_romcode.cpp:47:20) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:47:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.83 seconds; current allocated memory: 208.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.656 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.250 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 230.746 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:43:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 241.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 241.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_47_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/m_axi_BUS1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_47_2/internal_bram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_41_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode_to_PS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/cmd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'romcode_to_PS', 'cmd' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 244.824 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.312 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 254.219 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.78 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.23 seconds; current allocated memory: 46.461 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/allen/vitis/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat May 20 23:32:08 2023...
INFO: [HLS 200-802] Generated output file lab1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.04 seconds. CPU system time: 0.65 seconds. Elapsed time: 18.81 seconds; current allocated memory: 6.746 MB.
INFO: [HLS 200-112] Total CPU user time: 13.82 seconds. Total CPU system time: 1.2 seconds. Total elapsed time: 34.12 seconds; peak allocated memory: 260.965 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat May 20 23:32:18 2023...
