verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" \

sv xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/sim/bd_6f02_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/sim/bd_6f02_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/sim/bd_6f02_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/sim/bd_6f02_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/sim/bd_6f02_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/sim/bd_6f02_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/sim/bd_6f02_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/sim/bd_6f02_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/sim/bd_6f02_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/sim/bd_6f02_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/sim/bd_6f02_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/sim/bd_6f02_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/sim/bd_6f02_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/sim/bd_6f02_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/fifo_w32_d3_A.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/fifo_w128_d2_A.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/fifo_w128_d8_A.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/hs2axis.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D_buf_V.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_AXILiteS_s_axi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_mul_64ns_32nbkb.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/start_for_hs2axiseOg.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/start_for_pool_2DdEe.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool.v" \
"../../../bd/design_1/ip/design_1_pool_0_1/sim/design_1_pool_0_1.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_F_m_axi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_W_m_axi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXILiteS_s_axi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_gmem_m_axi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mac_mul_sub_g8j.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mac_muladd_1ncg.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mac_muladd_2mb6.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_8ns_dEe.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_8ns_eOg.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_8ns_ibs.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_8ns_lbW.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_16nsfYi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_16nsjbC.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_16nspcA.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_16s_hbi.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_16s_kbM.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_mul_mul_16s_ocq.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_sdiv_19s_9nsbkb.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_urem_48ns_16cud.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v" \
"../../../bd/design_1/ip/design_1_conv_0_0/sim/design_1_conv_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/sim/bd_68d9.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_0/sim/bd_68d9_one_0.v" \

sv xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_2/sim/bd_68d9_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_3/sim/bd_68d9_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_4/sim/bd_68d9_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_5/sim/bd_68d9_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_6/sim/bd_68d9_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_7/sim/bd_68d9_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_8/sim/bd_68d9_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_9/sim/bd_68d9_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_10/sim/bd_68d9_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_11/sim/bd_68d9_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_12/sim/bd_68d9_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/sim/design_1_axi_smc_3_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
