$date
  Sun Dec 29 11:53:59 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module alu $end
$var reg 32 ! rs1[31:0] $end
$var reg 32 " rs2[31:0] $end
$var reg 32 # anderoutput[31:0] $end
$scope module and_operator $end
$var reg 32 $ input_1[31:0] $end
$var reg 32 % input_2[31:0] $end
$var reg 32 & output_1[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
#10000000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
b11111111111111111111111111111111 %
b11111111111111111111111111111111 &
#20000000
b10101010101010101010101010101010 !
b01010101010101010101010101010101 "
b00000000000000000000000000000000 #
b10101010101010101010101010101010 $
b01010101010101010101010101010101 %
b00000000000000000000000000000000 &
#30000000
b11110000111100001111000011110000 !
b00001111000011110000111100001111 "
b11110000111100001111000011110000 $
b00001111000011110000111100001111 %
#40000000
b11001100110011001100110011001100 !
b10101010101010101010101010101010 "
b10001000100010001000100010001000 #
b11001100110011001100110011001100 $
b10101010101010101010101010101010 %
b10001000100010001000100010001000 &
#50000000
