 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : LA_dig
Version: J-2014.09-SP5
Date   : Thu May  5 10:41:44 2016
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iCOMM/uart/receiver/rx_sr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCOMM/rx_data_ff_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCOMM/uart/receiver/rx_sr_reg[0]/CP (EDFQD4BWP)         0.00       0.00 r
  iCOMM/uart/receiver/rx_sr_reg[0]/Q (EDFQD4BWP)          0.13       0.13 f
  iCOMM/rx_data_ff_reg[0]/D (EDFCNQD1BWP)                 0.00       0.13 f
  data arrival time                                                  0.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  iCOMM/rx_data_ff_reg[0]/CP (EDFCNQD1BWP)                0.00       0.15 r
  library hold time                                      -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: iCLKRST/locked_ff1_reg
              (rising edge-triggered flip-flop clocked by clk400MHz)
  Endpoint: iCLKRST/locked_ff2_reg
            (rising edge-triggered flip-flop clocked by clk400MHz)
  Path Group: clk400MHz
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk400MHz (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCLKRST/locked_ff1_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  iCLKRST/locked_ff1_reg/Q (DFCNQD1BWP)                   0.13       0.13 f
  iCLKRST/locked_ff2_reg/D (DFCNQD1BWP)                   0.00       0.13 f
  data arrival time                                                  0.13

  clock clk400MHz (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCLKRST/locked_ff2_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: iDIG/chan_sample1/CH_Hff1_reg
              (falling edge-triggered flip-flop clocked by smpl_clk)
  Endpoint: iDIG/chan_sample1/CH_Hff2_reg
            (falling edge-triggered flip-flop clocked by smpl_clk)
  Path Group: smpl_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (fall edge)                              0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iDIG/chan_sample1/CH_Hff1_reg/CPN (DFND1BWP)            0.00       0.40 f
  iDIG/chan_sample1/CH_Hff1_reg/Q (DFND1BWP)              0.14       0.54 r
  iDIG/chan_sample1/CH_Hff2_reg/D (DFND1BWP)              0.00       0.54 r
  data arrival time                                                  0.54

  clock smpl_clk (fall edge)                              0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iDIG/chan_sample1/CH_Hff2_reg/CPN (DFND1BWP)            0.00       0.40 f
  library hold time                                       0.03       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
