<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUPostLegalizerCombiner.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="AMDGPUPostLegalizerCombinerHelper,AMDGPUPostLegalizerCombinerHelperState "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUPostLegalizerCombiner.cpp.html'>AMDGPUPostLegalizerCombiner.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== lib/CodeGen/GlobalISel/AMDGPUPostLegalizerCombiner.cpp ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass does combining of machine instructions at the generic MI level,</i></td></tr>
<tr><th id="10">10</th><td><i>// after the legalizer.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPULegalizerInfo.h.html">"AMDGPULegalizerInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html">"llvm/CodeGen/GlobalISel/Combiner.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html">"llvm/CodeGen/GlobalISel/CombinerHelper.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html">"llvm/CodeGen/GlobalISel/CombinerInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html">"llvm/CodeGen/GlobalISel/GISelKnownBits.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"amdgpu-postlegalizer-combiner"</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <dfn class="type def" id="AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</dfn> {</td></tr>
<tr><th id="33">33</th><td><b>protected</b>:</td></tr>
<tr><th id="34">34</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-type='llvm::MachineIRBuilder &amp;' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::MF" title='AMDGPUPostLegalizerCombinerHelper::MF' data-type='llvm::MachineFunction &amp;' data-ref="AMDGPUPostLegalizerCombinerHelper::MF" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MF">MF</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> &amp;<dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::Helper" title='AMDGPUPostLegalizerCombinerHelper::Helper' data-type='llvm::CombinerHelper &amp;' data-ref="AMDGPUPostLegalizerCombinerHelper::Helper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..Helper">Helper</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>public</b>:</td></tr>
<tr><th id="40">40</th><td>  <dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelperC1ERN4llvm16MachineIRBuilderERNS0_14CombinerHelperE" title='AMDGPUPostLegalizerCombinerHelper::AMDGPUPostLegalizerCombinerHelper' data-type='void AMDGPUPostLegalizerCombinerHelper::AMDGPUPostLegalizerCombinerHelper(llvm::MachineIRBuilder &amp; B, llvm::CombinerHelper &amp; Helper)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelperC1ERN4llvm16MachineIRBuilderERNS0_14CombinerHelperE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelperC1ERN4llvm16MachineIRBuilderERNS0_14CombinerHelperE">AMDGPUPostLegalizerCombinerHelper</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="1B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1B" data-ref-filename="1B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> &amp;<dfn class="local col2 decl" id="2Helper" title='Helper' data-type='llvm::CombinerHelper &amp;' data-ref="2Helper" data-ref-filename="2Helper">Helper</dfn>)</td></tr>
<tr><th id="41">41</th><td>      : <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>(<a class="local col1 ref" href="#1B" title='B' data-ref="1B" data-ref-filename="1B">B</a>), <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MF" title='AMDGPUPostLegalizerCombinerHelper::MF' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::MF" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MF">MF</a>(<a class="local col1 ref" href="#1B" title='B' data-ref="1B" data-ref-filename="1B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()), <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>(*<a class="local col1 ref" href="#1B" title='B' data-ref="1B" data-ref-filename="1B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()), <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::Helper" title='AMDGPUPostLegalizerCombinerHelper::Helper' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::Helper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..Helper">Helper</a>(<a class="local col2 ref" href="#2Helper" title='Helper' data-ref="2Helper" data-ref-filename="2Helper">Helper</a>){};</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <b>struct</b> <dfn class="tu type def" id="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo">FMinFMaxLegacyInfo</dfn> {</td></tr>
<tr><th id="44">44</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-type='llvm::Register' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</dfn>;</td></tr>
<tr><th id="45">45</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-type='llvm::Register' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</dfn>;</td></tr>
<tr><th id="46">46</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-type='llvm::Register' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</dfn>;</td></tr>
<tr><th id="47">47</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False' data-type='llvm::Register' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..False">False</dfn>;</td></tr>
<tr><th id="48">48</th><td>    <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred' data-type='CmpInst::Predicate' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..Pred">Pred</dfn>;</td></tr>
<tr><th id="49">49</th><td>  };</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i  data-doc="_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE">// TODO: Make sure fmin_legacy/fmax_legacy don't canonicalize</i></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE" title='AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy' data-type='bool AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy(llvm::MachineInstr &amp; MI, AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp; Info)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE">matchFMinFMaxLegacy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>, <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo">FMinFMaxLegacyInfo</a> &amp;<dfn class="local col4 decl" id="4Info" title='Info' data-type='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;' data-ref="4Info" data-ref-filename="4Info">Info</dfn>);</td></tr>
<tr><th id="53">53</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoE" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy' data-type='void AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp; MI, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp; Info)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoE">applySelectFCmpToFMinToFMaxLegacy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI" data-ref-filename="5MI">MI</dfn>,</td></tr>
<tr><th id="54">54</th><td>                                         <em>const</em> <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo">FMinFMaxLegacyInfo</a> &amp;<dfn class="local col6 decl" id="6Info" title='Info' data-type='const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;' data-ref="6Info" data-ref-filename="6Info">Info</dfn>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelper17matchUCharToFloatERN4llvm12MachineInstrE" title='AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat' data-type='bool AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat(llvm::MachineInstr &amp; MI)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17matchUCharToFloatERN4llvm12MachineInstrE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17matchUCharToFloatERN4llvm12MachineInstrE">matchUCharToFloat</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI" data-ref-filename="7MI">MI</dfn>);</td></tr>
<tr><th id="57">57</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE" title='AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat' data-type='void AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat(llvm::MachineInstr &amp; MI)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE">applyUCharToFloat</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="8MI" data-ref-filename="8MI">MI</dfn>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <i  data-doc="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo">// FIXME: Should be able to have 2 separate matchdatas rather than custom</i></td></tr>
<tr><th id="60">60</th><td><i  data-doc="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo">  // struct boilerplate.</i></td></tr>
<tr><th id="61">61</th><td>  <b>struct</b> <dfn class="tu type def" id="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo">CvtF32UByteMatchInfo</dfn> {</td></tr>
<tr><th id="62">62</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal' data-type='llvm::Register' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..CvtVal">CvtVal</dfn>;</td></tr>
<tr><th id="63">63</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset' data-type='unsigned int' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..ShiftOffset">ShiftOffset</dfn>;</td></tr>
<tr><th id="64">64</th><td>  };</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE" title='AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN' data-type='bool AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN(llvm::MachineInstr &amp; MI, AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp; MatchInfo)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE">matchCvtF32UByteN</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn>, <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo">CvtF32UByteMatchInfo</a> &amp;<dfn class="local col0 decl" id="10MatchInfo" title='MatchInfo' data-type='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp;' data-ref="10MatchInfo" data-ref-filename="10MatchInfo">MatchInfo</dfn>);</td></tr>
<tr><th id="67">67</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE" title='AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN' data-type='void AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN(llvm::MachineInstr &amp; MI, const AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp; MatchInfo)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE">applyCvtF32UByteN</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                         <em>const</em> <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo">CvtF32UByteMatchInfo</a> &amp;<dfn class="local col2 decl" id="12MatchInfo" title='MatchInfo' data-type='const AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp;' data-ref="12MatchInfo" data-ref-filename="12MatchInfo">MatchInfo</dfn>);</td></tr>
<tr><th id="69">69</th><td>};</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>bool</em> <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a>::<dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE" title='AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy' data-type='bool AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy(llvm::MachineInstr &amp; MI, AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp; Info)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper19matchFMinFMaxLegacyERN4llvm12MachineInstrERNS_18FMinFMaxLegacyInfoE">matchFMinFMaxLegacy</dfn>(</td></tr>
<tr><th id="72">72</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="13MI" data-ref-filename="13MI">MI</dfn>, <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo">FMinFMaxLegacyInfo</a> &amp;<dfn class="local col4 decl" id="14Info" title='Info' data-type='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;' data-ref="14Info" data-ref-filename="14Info">Info</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <i>// FIXME: Combines should have subtarget predicates, and we shouldn't need</i></td></tr>
<tr><th id="74">74</th><td><i>  // this here.</i></td></tr>
<tr><th id="75">75</th><td>  <b>if</b> (!<a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MF" title='AMDGPUPostLegalizerCombinerHelper::MF' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MF" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget17hasFminFmaxLegacyEv" title='llvm::AMDGPUSubtarget::hasFminFmaxLegacy' data-ref="_ZNK4llvm15AMDGPUSubtarget17hasFminFmaxLegacyEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget17hasFminFmaxLegacyEv">hasFminFmaxLegacy</a>())</td></tr>
<tr><th id="76">76</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i>// FIXME: Type predicate on pattern</i></td></tr>
<tr><th id="79">79</th><td>  <b>if</b> (<a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI" data-ref-filename="13MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>))</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="15Cond" title='Cond' data-type='llvm::Register' data-ref="15Cond" data-ref-filename="15Cond">Cond</dfn> = <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI" data-ref-filename="13MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="83">83</th><td>  <b>if</b> (!<a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>) ||</td></tr>
<tr><th id="84">84</th><td>      !<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#15Cond" title='Cond' data-ref="15Cond" data-ref-filename="15Cond">Cond</a>, <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>,</td></tr>
<tr><th id="85">85</th><td>                <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GFCmpERKT_RKT0_RKT1_" title='llvm::MIPatternMatch::m_GFCmp' data-ref="_ZN4llvm14MIPatternMatch7m_GFCmpERKT_RKT0_RKT1_" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GFCmpERKT_RKT0_RKT1_">m_GFCmp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_PredERNS_7CmpInst9PredicateE" title='llvm::MIPatternMatch::m_Pred' data-ref="_ZN4llvm14MIPatternMatch6m_PredERNS_7CmpInst9PredicateE" data-ref-filename="_ZN4llvm14MIPatternMatch6m_PredERNS_7CmpInst9PredicateE">m_Pred</a>(<span class='refarg'><a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred' data-use='a' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..Pred">Pred</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='a' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='a' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a></span>))))</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI" data-ref-filename="13MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="89">89</th><td>  <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..False">False</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI" data-ref-filename="13MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (!(<a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a> &amp;&amp; <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..False">False</a>) &amp;&amp;</td></tr>
<tr><th id="92">92</th><td>      !(<a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::False" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..False">False</a> &amp;&amp; <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a>))</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <b>switch</b> (<a class="local col4 ref" href="#14Info" title='Info' data-ref="14Info" data-ref-filename="14Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..Pred">Pred</a>) {</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_FALSE" title='llvm::CmpInst::FCMP_FALSE' data-ref="llvm::CmpInst::FCMP_FALSE" data-ref-filename="llvm..CmpInst..FCMP_FALSE">FCMP_FALSE</a>:</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OEQ" title='llvm::CmpInst::FCMP_OEQ' data-ref="llvm::CmpInst::FCMP_OEQ" data-ref-filename="llvm..CmpInst..FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ORD" title='llvm::CmpInst::FCMP_ORD' data-ref="llvm::CmpInst::FCMP_ORD" data-ref-filename="llvm..CmpInst..FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNO" title='llvm::CmpInst::FCMP_UNO' data-ref="llvm::CmpInst::FCMP_UNO" data-ref-filename="llvm..CmpInst..FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNE" title='llvm::CmpInst::FCMP_UNE' data-ref="llvm::CmpInst::FCMP_UNE" data-ref-filename="llvm..CmpInst..FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_TRUE" title='llvm::CmpInst::FCMP_TRUE' data-ref="llvm::CmpInst::FCMP_TRUE" data-ref-filename="llvm..CmpInst..FCMP_TRUE">FCMP_TRUE</a>:</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>  <b>default</b>:</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="107">107</th><td>  }</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>void</em> <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a>::<dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoE" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy' data-type='void AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp; MI, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp; Info)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoE">applySelectFCmpToFMinToFMaxLegacy</dfn>(</td></tr>
<tr><th id="111">111</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="16MI" data-ref-filename="16MI">MI</dfn>, <em>const</em> <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo">FMinFMaxLegacyInfo</a> &amp;<dfn class="local col7 decl" id="17Info" title='Info' data-type='const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;' data-ref="17Info" data-ref-filename="17Info">Info</dfn>) {</td></tr>
<tr><th id="112">112</th><td>  <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a></span>);</td></tr>
<tr><th id="113">113</th><td>  <em>auto</em> <dfn class="local col8 decl" id="18buildNewInst" title='buildNewInst' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp:113:23)' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</dfn> = [&amp;<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>, <b>this</b>](<em>unsigned</em> <dfn class="local col9 decl" id="19Opc" title='Opc' data-type='unsigned int' data-ref="19Opc" data-ref-filename="19Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="20X" title='X' data-type='llvm::Register' data-ref="20X" data-ref-filename="20X">X</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="21Y" title='Y' data-type='llvm::Register' data-ref="21Y" data-ref-filename="21Y">Y</dfn>) {</td></tr>
<tr><th id="114">114</th><td>    <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col9 ref" href="#19Opc" title='Opc' data-ref="19Opc" data-ref-filename="19Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#20X" title='X' data-ref="20X" data-ref-filename="20X">X</a>, <a class="local col1 ref" href="#21Y" title='Y' data-ref="21Y" data-ref-filename="21Y">Y</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="115">115</th><td>  };</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>switch</b> (<a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::Pred" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..Pred">Pred</a>) {</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULT" title='llvm::CmpInst::FCMP_ULT' data-ref="llvm::CmpInst::FCMP_ULT" data-ref-filename="llvm..CmpInst..FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULE" title='llvm::CmpInst::FCMP_ULE' data-ref="llvm::CmpInst::FCMP_ULE" data-ref-filename="llvm..CmpInst..FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a>)</td></tr>
<tr><th id="121">121</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMIN_LEGACY">G_AMDGPU_FMIN_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>)</a>;</td></tr>
<tr><th id="122">122</th><td>    <b>else</b></td></tr>
<tr><th id="123">123</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMAX_LEGACY">G_AMDGPU_FMAX_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>)</a>;</td></tr>
<tr><th id="124">124</th><td>    <b>break</b>;</td></tr>
<tr><th id="125">125</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLE" title='llvm::CmpInst::FCMP_OLE' data-ref="llvm::CmpInst::FCMP_OLE" data-ref-filename="llvm..CmpInst..FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="126">126</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLT" title='llvm::CmpInst::FCMP_OLT' data-ref="llvm::CmpInst::FCMP_OLT" data-ref-filename="llvm..CmpInst..FCMP_OLT">FCMP_OLT</a>: {</td></tr>
<tr><th id="127">127</th><td>    <i>// We need to permute the operands to get the correct NaN behavior. The</i></td></tr>
<tr><th id="128">128</th><td><i>    // selected operand is the second one based on the failing compare with NaN,</i></td></tr>
<tr><th id="129">129</th><td><i>    // so permute it based on the compare type the hardware uses.</i></td></tr>
<tr><th id="130">130</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a>)</td></tr>
<tr><th id="131">131</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMIN_LEGACY">G_AMDGPU_FMIN_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>)</a>;</td></tr>
<tr><th id="132">132</th><td>    <b>else</b></td></tr>
<tr><th id="133">133</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMAX_LEGACY">G_AMDGPU_FMAX_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>)</a>;</td></tr>
<tr><th id="134">134</th><td>    <b>break</b>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGE" title='llvm::CmpInst::FCMP_UGE' data-ref="llvm::CmpInst::FCMP_UGE" data-ref-filename="llvm..CmpInst..FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGT" title='llvm::CmpInst::FCMP_UGT' data-ref="llvm::CmpInst::FCMP_UGT" data-ref-filename="llvm..CmpInst..FCMP_UGT">FCMP_UGT</a>: {</td></tr>
<tr><th id="138">138</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a>)</td></tr>
<tr><th id="139">139</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMAX_LEGACY">G_AMDGPU_FMAX_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>)</a>;</td></tr>
<tr><th id="140">140</th><td>    <b>else</b></td></tr>
<tr><th id="141">141</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMIN_LEGACY">G_AMDGPU_FMIN_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>)</a>;</td></tr>
<tr><th id="142">142</th><td>    <b>break</b>;</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGE" title='llvm::CmpInst::FCMP_OGE' data-ref="llvm::CmpInst::FCMP_OGE" data-ref-filename="llvm..CmpInst..FCMP_OGE">FCMP_OGE</a>: {</td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::True" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..True">True</a>)</td></tr>
<tr><th id="147">147</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMAX_LEGACY">G_AMDGPU_FMAX_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>)</a>;</td></tr>
<tr><th id="148">148</th><td>    <b>else</b></td></tr>
<tr><th id="149">149</th><td>      <a class="local col8 ref" href="#18buildNewInst" title='buildNewInst' data-ref="18buildNewInst" data-ref-filename="18buildNewInst">buildNewInst</a><a class="tu ref fn" href="#_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" title='AMDGPUPostLegalizerCombinerHelper::applySelectFCmpToFMinToFMaxLegacy(llvm::MachineInstr &amp;, const AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_" data-ref-filename="_ZZN33AMDGPUPostLegalizerCombinerHelper33applySelectFCmpToFMinToFMaxLegacyERN4llvm12MachineInstrERKNS_18FMinFMaxLegacyInfoEENK3$_0clEjNS0_8RegisterES7_">(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMIN_LEGACY">G_AMDGPU_FMIN_LEGACY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::RHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info" data-ref-filename="17Info">Info</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" title='AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::FMinFMaxLegacyInfo::LHS" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..FMinFMaxLegacyInfo..LHS">LHS</a>)</a>;</td></tr>
<tr><th id="150">150</th><td>    <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>  <b>default</b>:</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"predicate should not have matched"</q>);</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI" data-ref-filename="16MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>bool</em> <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a>::<dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelper17matchUCharToFloatERN4llvm12MachineInstrE" title='AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat' data-type='bool AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat(llvm::MachineInstr &amp; MI)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17matchUCharToFloatERN4llvm12MachineInstrE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17matchUCharToFloatERN4llvm12MachineInstrE">matchUCharToFloat</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23DstReg" title='DstReg' data-type='llvm::Register' data-ref="23DstReg" data-ref-filename="23DstReg">DstReg</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i>// TODO: We could try to match extracting the higher bytes, which would be</i></td></tr>
<tr><th id="163">163</th><td><i>  // easier if i8 vectors weren't promoted to i32 vectors, particularly after</i></td></tr>
<tr><th id="164">164</th><td><i>  // types are legalized. v4i8 -&gt; v4f32 is probably the only case to worry</i></td></tr>
<tr><th id="165">165</th><td><i>  // about in practice.</i></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="24Ty" title='Ty' data-type='llvm::LLT' data-ref="24Ty" data-ref-filename="24Ty">Ty</dfn> = <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23DstReg" title='DstReg' data-ref="23DstReg" data-ref-filename="23DstReg">DstReg</a>);</td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="local col4 ref" href="#24Ty" title='Ty' data-ref="24Ty" data-ref-filename="24Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) || <a class="local col4 ref" href="#24Ty" title='Ty' data-ref="24Ty" data-ref-filename="24Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>)) {</td></tr>
<tr><th id="168">168</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="25SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="25SrcReg" data-ref-filename="25SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="169">169</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="26SrcSize" title='SrcSize' data-type='unsigned int' data-ref="26SrcSize" data-ref-filename="26SrcSize">SrcSize</dfn> = <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25SrcReg" title='SrcReg' data-ref="25SrcReg" data-ref-filename="25SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="170">170</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcSize == <var>16</var> || SrcSize == <var>32</var> || SrcSize == <var>64</var>);</td></tr>
<tr><th id="171">171</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col7 decl" id="27Mask" title='Mask' data-type='const llvm::APInt' data-ref="27Mask" data-ref-filename="27Mask">Mask</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>::<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt14getHighBitsSetEjj" title='llvm::APInt::getHighBitsSet' data-ref="_ZN4llvm5APInt14getHighBitsSetEjj" data-ref-filename="_ZN4llvm5APInt14getHighBitsSetEjj">getHighBitsSet</a>(<a class="local col6 ref" href="#26SrcSize" title='SrcSize' data-ref="26SrcSize" data-ref-filename="26SrcSize">SrcSize</a>, <a class="local col6 ref" href="#26SrcSize" title='SrcSize' data-ref="26SrcSize" data-ref-filename="26SrcSize">SrcSize</a> - <var>8</var>);</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::Helper" title='AMDGPUPostLegalizerCombinerHelper::Helper' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::Helper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#_ZNK4llvm14CombinerHelper12getKnownBitsEv" title='llvm::CombinerHelper::getKnownBits' data-ref="_ZNK4llvm14CombinerHelper12getKnownBitsEv" data-ref-filename="_ZNK4llvm14CombinerHelper12getKnownBitsEv">getKnownBits</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm14GISelKnownBits17maskedValueIsZeroENS_8RegisterERKNS_5APIntE" title='llvm::GISelKnownBits::maskedValueIsZero' data-ref="_ZN4llvm14GISelKnownBits17maskedValueIsZeroENS_8RegisterERKNS_5APIntE" data-ref-filename="_ZN4llvm14GISelKnownBits17maskedValueIsZeroENS_8RegisterERKNS_5APIntE">maskedValueIsZero</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25SrcReg" title='SrcReg' data-ref="25SrcReg" data-ref-filename="25SrcReg">SrcReg</a>, <a class="local col7 ref" href="#27Mask" title='Mask' data-ref="27Mask" data-ref-filename="27Mask">Mask</a>);</td></tr>
<tr><th id="173">173</th><td>  }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>void</em> <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a>::<dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE" title='AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat' data-type='void AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat(llvm::MachineInstr &amp; MI)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17applyUCharToFloatERN4llvm12MachineInstrE">applyUCharToFloat</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="28MI" data-ref-filename="28MI">MI</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a></span>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="29S32" title='S32' data-type='const llvm::LLT' data-ref="29S32" data-ref-filename="29S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="30DstReg" title='DstReg' data-type='llvm::Register' data-ref="30DstReg" data-ref-filename="30DstReg">DstReg</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="31SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="31SrcReg" data-ref-filename="31SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="185">185</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="32Ty" title='Ty' data-type='llvm::LLT' data-ref="32Ty" data-ref-filename="32Ty">Ty</dfn> = <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#30DstReg" title='DstReg' data-ref="30DstReg" data-ref-filename="30DstReg">DstReg</a>);</td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="33SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="33SrcTy" data-ref-filename="33SrcTy">SrcTy</dfn> = <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg" data-ref-filename="31SrcReg">SrcReg</a>);</td></tr>
<tr><th id="187">187</th><td>  <b>if</b> (<a class="local col3 ref" href="#33SrcTy" title='SrcTy' data-ref="33SrcTy" data-ref-filename="33SrcTy">SrcTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col9 ref" href="#29S32" title='S32' data-ref="29S32" data-ref-filename="29S32">S32</a>)</td></tr>
<tr><th id="188">188</th><td>    <a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg" data-ref-filename="31SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildAnyExtOrTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#29S32" title='S32' data-ref="29S32" data-ref-filename="29S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg" data-ref-filename="31SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="local col2 ref" href="#32Ty" title='Ty' data-ref="32Ty" data-ref-filename="32Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#29S32" title='S32' data-ref="29S32" data-ref-filename="29S32">S32</a>) {</td></tr>
<tr><th id="191">191</th><td>    <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE0">G_AMDGPU_CVT_F32_UBYTE0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#30DstReg" title='DstReg' data-ref="30DstReg" data-ref-filename="30DstReg">DstReg</a>},</td></tr>
<tr><th id="192">192</th><td>                   <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg" data-ref-filename="31SrcReg">SrcReg</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="193">193</th><td>  } <b>else</b> {</td></tr>
<tr><th id="194">194</th><td>    <em>auto</em> <dfn class="local col4 decl" id="34Cvt0" title='Cvt0' data-type='llvm::MachineInstrBuilder' data-ref="34Cvt0" data-ref-filename="34Cvt0">Cvt0</dfn> = <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE0">G_AMDGPU_CVT_F32_UBYTE0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#29S32" title='S32' data-ref="29S32" data-ref-filename="29S32">S32</a>},</td></tr>
<tr><th id="195">195</th><td>                             <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg" data-ref-filename="31SrcReg">SrcReg</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="196">196</th><td>    <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#30DstReg" title='DstReg' data-ref="30DstReg" data-ref-filename="30DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#34Cvt0" title='Cvt0' data-ref="34Cvt0" data-ref-filename="34Cvt0">Cvt0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="200">200</th><td>}</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>bool</em> <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a>::<dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE" title='AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN' data-type='bool AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN(llvm::MachineInstr &amp; MI, AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp; MatchInfo)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE">matchCvtF32UByteN</dfn>(</td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>, <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo">CvtF32UByteMatchInfo</a> &amp;<dfn class="local col6 decl" id="36MatchInfo" title='MatchInfo' data-type='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp;' data-ref="36MatchInfo" data-ref-filename="36MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="37SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="37SrcReg" data-ref-filename="37SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i>// Look through G_ZEXT.</i></td></tr>
<tr><th id="207">207</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#37SrcReg" title='SrcReg' data-ref="37SrcReg" data-ref-filename="37SrcReg">SrcReg</a>, <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GZExtERKT_" title='llvm::MIPatternMatch::m_GZExt' data-ref="_ZN4llvm14MIPatternMatch7m_GZExtERKT_" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GZExtERKT_">m_GZExt</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col7 ref" href="#37SrcReg" title='SrcReg' data-ref="37SrcReg" data-ref-filename="37SrcReg">SrcReg</a></span>)));</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="38Src0" title='Src0' data-type='llvm::Register' data-ref="38Src0" data-ref-filename="38Src0">Src0</dfn>;</td></tr>
<tr><th id="210">210</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="39ShiftAmt" title='ShiftAmt' data-type='int64_t' data-ref="39ShiftAmt" data-ref-filename="39ShiftAmt">ShiftAmt</dfn>;</td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <dfn class="local col0 decl" id="40IsShr" title='IsShr' data-type='bool' data-ref="40IsShr" data-ref-filename="40IsShr">IsShr</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#37SrcReg" title='SrcReg' data-ref="37SrcReg" data-ref-filename="37SrcReg">SrcReg</a>, <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_" title='llvm::MIPatternMatch::m_GLShr' data-ref="_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GLShrERKT_RKT0_">m_GLShr</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col8 ref" href="#38Src0" title='Src0' data-ref="38Src0" data-ref-filename="38Src0">Src0</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col9 ref" href="#39ShiftAmt" title='ShiftAmt' data-ref="39ShiftAmt" data-ref-filename="39ShiftAmt">ShiftAmt</a></span>)));</td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (<a class="local col0 ref" href="#40IsShr" title='IsShr' data-ref="40IsShr" data-ref-filename="40IsShr">IsShr</a> || <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#37SrcReg" title='SrcReg' data-ref="37SrcReg" data-ref-filename="37SrcReg">SrcReg</a>, <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_GShlERKT_RKT0_" title='llvm::MIPatternMatch::m_GShl' data-ref="_ZN4llvm14MIPatternMatch6m_GShlERKT_RKT0_" data-ref-filename="_ZN4llvm14MIPatternMatch6m_GShlERKT_RKT0_">m_GShl</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col8 ref" href="#38Src0" title='Src0' data-ref="38Src0" data-ref-filename="38Src0">Src0</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col9 ref" href="#39ShiftAmt" title='ShiftAmt' data-ref="39ShiftAmt" data-ref-filename="39ShiftAmt">ShiftAmt</a></span>)))) {</td></tr>
<tr><th id="213">213</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="41Offset" title='Offset' data-type='const unsigned int' data-ref="41Offset" data-ref-filename="41Offset">Offset</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() - <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE0">G_AMDGPU_CVT_F32_UBYTE0</a>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42ShiftOffset" title='ShiftOffset' data-type='unsigned int' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</dfn> = <var>8</var> * <a class="local col1 ref" href="#41Offset" title='Offset' data-ref="41Offset" data-ref-filename="41Offset">Offset</a>;</td></tr>
<tr><th id="216">216</th><td>    <b>if</b> (<a class="local col0 ref" href="#40IsShr" title='IsShr' data-ref="40IsShr" data-ref-filename="40IsShr">IsShr</a>)</td></tr>
<tr><th id="217">217</th><td>      <a class="local col2 ref" href="#42ShiftOffset" title='ShiftOffset' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</a> += <a class="local col9 ref" href="#39ShiftAmt" title='ShiftAmt' data-ref="39ShiftAmt" data-ref-filename="39ShiftAmt">ShiftAmt</a>;</td></tr>
<tr><th id="218">218</th><td>    <b>else</b></td></tr>
<tr><th id="219">219</th><td>      <a class="local col2 ref" href="#42ShiftOffset" title='ShiftOffset' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</a> -= <a class="local col9 ref" href="#39ShiftAmt" title='ShiftAmt' data-ref="39ShiftAmt" data-ref-filename="39ShiftAmt">ShiftAmt</a>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <a class="local col6 ref" href="#36MatchInfo" title='MatchInfo' data-ref="36MatchInfo" data-ref-filename="36MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..CvtVal">CvtVal</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#38Src0" title='Src0' data-ref="38Src0" data-ref-filename="38Src0">Src0</a>;</td></tr>
<tr><th id="222">222</th><td>    <a class="local col6 ref" href="#36MatchInfo" title='MatchInfo' data-ref="36MatchInfo" data-ref-filename="36MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..ShiftOffset">ShiftOffset</a> = <a class="local col2 ref" href="#42ShiftOffset" title='ShiftOffset' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</a>;</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <a class="local col2 ref" href="#42ShiftOffset" title='ShiftOffset' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</a> &lt; <var>32</var> &amp;&amp; <a class="local col2 ref" href="#42ShiftOffset" title='ShiftOffset' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</a> &gt;= <var>8</var> &amp;&amp; (<a class="local col2 ref" href="#42ShiftOffset" title='ShiftOffset' data-ref="42ShiftOffset" data-ref-filename="42ShiftOffset">ShiftOffset</a> % <var>8</var>) == <var>0</var>;</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i>// TODO: Simplify demanded bits.</i></td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>void</em> <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a>::<dfn class="tu decl def fn" id="_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE" title='AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN' data-type='void AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN(llvm::MachineInstr &amp; MI, const AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp; MatchInfo)' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelper17applyCvtF32UByteNERN4llvm12MachineInstrERKNS_20CvtF32UByteMatchInfoE">applyCvtF32UByteN</dfn>(</td></tr>
<tr><th id="231">231</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="43MI" data-ref-filename="43MI">MI</dfn>, <em>const</em> <a class="tu type" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo">CvtF32UByteMatchInfo</a> &amp;<dfn class="local col4 decl" id="44MatchInfo" title='MatchInfo' data-type='const AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo &amp;' data-ref="44MatchInfo" data-ref-filename="44MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="232">232</th><td>  <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI" data-ref-filename="43MI">MI</a></span>);</td></tr>
<tr><th id="233">233</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45NewOpc" title='NewOpc' data-type='unsigned int' data-ref="45NewOpc" data-ref-filename="45NewOpc">NewOpc</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE0">G_AMDGPU_CVT_F32_UBYTE0</a> + <a class="local col4 ref" href="#44MatchInfo" title='MatchInfo' data-ref="44MatchInfo" data-ref-filename="44MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::ShiftOffset" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..ShiftOffset">ShiftOffset</a> / <var>8</var>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="46S32" title='S32' data-type='const llvm::LLT' data-ref="46S32" data-ref-filename="46S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="236">236</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="47CvtSrc" title='CvtSrc' data-type='llvm::Register' data-ref="47CvtSrc" data-ref-filename="47CvtSrc">CvtSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44MatchInfo" title='MatchInfo' data-ref="44MatchInfo" data-ref-filename="44MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..CvtVal">CvtVal</a>;</td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="48SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="48SrcTy" data-ref-filename="48SrcTy">SrcTy</dfn> = <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::MRI" title='AMDGPUPostLegalizerCombinerHelper::MRI' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::MRI" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44MatchInfo" title='MatchInfo' data-ref="44MatchInfo" data-ref-filename="44MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" title='AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal' data-use='r' data-ref="AMDGPUPostLegalizerCombinerHelper::CvtF32UByteMatchInfo::CvtVal" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..CvtF32UByteMatchInfo..CvtVal">CvtVal</a>);</td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (<a class="local col8 ref" href="#48SrcTy" title='SrcTy' data-ref="48SrcTy" data-ref-filename="48SrcTy">SrcTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col6 ref" href="#46S32" title='S32' data-ref="46S32" data-ref-filename="46S32">S32</a>) {</td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcTy.isScalar() &amp;&amp; SrcTy.getSizeInBits() &gt;= <var>8</var>);</td></tr>
<tr><th id="240">240</th><td>    <a class="local col7 ref" href="#47CvtSrc" title='CvtSrc' data-ref="47CvtSrc" data-ref-filename="47CvtSrc">CvtSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#46S32" title='S32' data-ref="46S32" data-ref-filename="46S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#47CvtSrc" title='CvtSrc' data-ref="47CvtSrc" data-ref-filename="47CvtSrc">CvtSrc</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() != NewOpc);</td></tr>
<tr><th id="244">244</th><td>  <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelper::B" title='AMDGPUPostLegalizerCombinerHelper::B' data-use='m' data-ref="AMDGPUPostLegalizerCombinerHelper::B" data-ref-filename="AMDGPUPostLegalizerCombinerHelper..B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col5 ref" href="#45NewOpc" title='NewOpc' data-ref="45NewOpc" data-ref-filename="45NewOpc">NewOpc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI" data-ref-filename="43MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#47CvtSrc" title='CvtSrc' data-ref="47CvtSrc" data-ref-filename="47CvtSrc">CvtSrc</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI" data-ref-filename="43MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="245">245</th><td>  <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI" data-ref-filename="43MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><b>class</b> <dfn class="type def" id="AMDGPUPostLegalizerCombinerHelperState" title='AMDGPUPostLegalizerCombinerHelperState' data-ref="AMDGPUPostLegalizerCombinerHelperState" data-ref-filename="AMDGPUPostLegalizerCombinerHelperState">AMDGPUPostLegalizerCombinerHelperState</dfn> {</td></tr>
<tr><th id="249">249</th><td><b>protected</b>:</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> &amp;<dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelperState::Helper" title='AMDGPUPostLegalizerCombinerHelperState::Helper' data-type='llvm::CombinerHelper &amp;' data-ref="AMDGPUPostLegalizerCombinerHelperState::Helper" data-ref-filename="AMDGPUPostLegalizerCombinerHelperState..Helper">Helper</dfn>;</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a> &amp;<dfn class="tu decl field" id="AMDGPUPostLegalizerCombinerHelperState::PostLegalizerHelper" title='AMDGPUPostLegalizerCombinerHelperState::PostLegalizerHelper' data-type='AMDGPUPostLegalizerCombinerHelper &amp;' data-ref="AMDGPUPostLegalizerCombinerHelperState::PostLegalizerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelperState..PostLegalizerHelper">PostLegalizerHelper</dfn>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><b>public</b>:</td></tr>
<tr><th id="254">254</th><td>  <dfn class="tu decl def fn" id="_ZN38AMDGPUPostLegalizerCombinerHelperStateC1ERN4llvm14CombinerHelperER33AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelperState::AMDGPUPostLegalizerCombinerHelperState' data-type='void AMDGPUPostLegalizerCombinerHelperState::AMDGPUPostLegalizerCombinerHelperState(llvm::CombinerHelper &amp; Helper, AMDGPUPostLegalizerCombinerHelper &amp; PostLegalizerHelper)' data-ref="_ZN38AMDGPUPostLegalizerCombinerHelperStateC1ERN4llvm14CombinerHelperER33AMDGPUPostLegalizerCombinerHelper" data-ref-filename="_ZN38AMDGPUPostLegalizerCombinerHelperStateC1ERN4llvm14CombinerHelperER33AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelperState</dfn>(</td></tr>
<tr><th id="255">255</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> &amp;<dfn class="local col9 decl" id="49Helper" title='Helper' data-type='llvm::CombinerHelper &amp;' data-ref="49Helper" data-ref-filename="49Helper">Helper</dfn>,</td></tr>
<tr><th id="256">256</th><td>      <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a> &amp;<dfn class="local col0 decl" id="50PostLegalizerHelper" title='PostLegalizerHelper' data-type='AMDGPUPostLegalizerCombinerHelper &amp;' data-ref="50PostLegalizerHelper" data-ref-filename="50PostLegalizerHelper">PostLegalizerHelper</dfn>)</td></tr>
<tr><th id="257">257</th><td>      : <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelperState::Helper" title='AMDGPUPostLegalizerCombinerHelperState::Helper' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelperState::Helper" data-ref-filename="AMDGPUPostLegalizerCombinerHelperState..Helper">Helper</a>(<a class="local col9 ref" href="#49Helper" title='Helper' data-ref="49Helper" data-ref-filename="49Helper">Helper</a>), <a class="tu member field" href="#AMDGPUPostLegalizerCombinerHelperState::PostLegalizerHelper" title='AMDGPUPostLegalizerCombinerHelperState::PostLegalizerHelper' data-use='w' data-ref="AMDGPUPostLegalizerCombinerHelperState::PostLegalizerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelperState..PostLegalizerHelper">PostLegalizerHelper</a>(<a class="local col0 ref" href="#50PostLegalizerHelper" title='PostLegalizerHelper' data-ref="50PostLegalizerHelper" data-ref-filename="50PostLegalizerHelper">PostLegalizerHelper</a>) {}</td></tr>
<tr><th id="258">258</th><td>};</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS" data-ref="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS">AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</dfn></u></td></tr>
<tr><th id="261">261</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html">"AMDGPUGenPostLegalizeGICombiner.inc"</a></u></td></tr>
<tr><th id="262">262</th><td><u>#undef <a class="macro" href="#260" data-ref="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS">AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</a></u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><b>namespace</b> {</td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H" data-ref="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H">AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</dfn></u></td></tr>
<tr><th id="266">266</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html">"AMDGPUGenPostLegalizeGICombiner.inc"</a></u></td></tr>
<tr><th id="267">267</th><td><u>#undef <a class="macro" href="#265" data-ref="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H">AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</a></u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo">AMDGPUPostLegalizerCombinerInfo</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo" title='llvm::CombinerInfo' data-ref="llvm::CombinerInfo" data-ref-filename="llvm..CombinerInfo">CombinerInfo</a> {</td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::KB" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::KB' data-type='llvm::GISelKnownBits *' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::KB" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..KB">KB</dfn>;</td></tr>
<tr><th id="271">271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::MDT" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::MDT" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..MDT">MDT</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><b>public</b>:</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html#(anonymousnamespace)::AMDGPUGenPostLegalizerCombinerHelperRuleConfig" title='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelperRuleConfig' data-ref="(anonymousnamespace)::AMDGPUGenPostLegalizerCombinerHelperRuleConfig" data-ref-filename="(anonymousnamespace)..AMDGPUGenPostLegalizerCombinerHelperRuleConfig">AMDGPUGenPostLegalizerCombinerHelperRuleConfig</a> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg' data-type='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelperRuleConfig' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..GeneratedRuleCfg">GeneratedRuleCfg</dfn>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::AMDGPUPostLegalizerCombinerInfo' data-type='void (anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::AMDGPUPostLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, const llvm::AMDGPULegalizerInfo * LI, llvm::GISelKnownBits * KB, llvm::MachineDominatorTree * MDT)' data-ref="_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE">AMDGPUPostLegalizerCombinerInfo</dfn>(<em>bool</em> <dfn class="local col4 decl" id="74EnableOpt" title='EnableOpt' data-type='bool' data-ref="74EnableOpt" data-ref-filename="74EnableOpt">EnableOpt</dfn>, <em>bool</em> <dfn class="local col5 decl" id="75OptSize" title='OptSize' data-type='bool' data-ref="75OptSize" data-ref-filename="75OptSize">OptSize</dfn>, <em>bool</em> <dfn class="local col6 decl" id="76MinSize" title='MinSize' data-type='bool' data-ref="76MinSize" data-ref-filename="76MinSize">MinSize</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                  <em>const</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a> *<dfn class="local col7 decl" id="77LI" title='LI' data-type='const llvm::AMDGPULegalizerInfo *' data-ref="77LI" data-ref-filename="77LI">LI</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="local col8 decl" id="78KB" title='KB' data-type='llvm::GISelKnownBits *' data-ref="78KB" data-ref-filename="78KB">KB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col9 decl" id="79MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="79MDT" data-ref-filename="79MDT">MDT</dfn>)</td></tr>
<tr><th id="279">279</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo" title='llvm::CombinerInfo' data-ref="llvm::CombinerInfo" data-ref-filename="llvm..CombinerInfo">CombinerInfo</a><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb" title='llvm::CombinerInfo::CombinerInfo' data-ref="_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb" data-ref-filename="_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb">(</a><i>/*AllowIllegalOps*/</i> <b>false</b>, <i>/*ShouldLegalizeIllegal*/</i> <b>true</b>,</td></tr>
<tr><th id="280">280</th><td>                     <i>/*LegalizerInfo*/</i> <a class="local col7 ref" href="#77LI" title='LI' data-ref="77LI" data-ref-filename="77LI">LI</a>, <a class="local col4 ref" href="#74EnableOpt" title='EnableOpt' data-ref="74EnableOpt" data-ref-filename="74EnableOpt">EnableOpt</a>, <a class="local col5 ref" href="#75OptSize" title='OptSize' data-ref="75OptSize" data-ref-filename="75OptSize">OptSize</a>, <a class="local col6 ref" href="#76MinSize" title='MinSize' data-ref="76MinSize" data-ref-filename="76MinSize">MinSize</a>),</td></tr>
<tr><th id="281">281</th><td>        <a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::KB" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::KB' data-use='w' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::KB" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..KB">KB</a>(<a class="local col8 ref" href="#78KB" title='KB' data-ref="78KB" data-ref-filename="78KB">KB</a>), <a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::MDT" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::MDT' data-use='w' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::MDT" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..MDT">MDT</a>(<a class="local col9 ref" href="#79MDT" title='MDT' data-ref="79MDT" data-ref-filename="79MDT">MDT</a>) {</td></tr>
<tr><th id="282">282</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg' data-use='m' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..GeneratedRuleCfg">GeneratedRuleCfg</a>.<a class="ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html#_ZN12_GLOBAL__N_146AMDGPUGenPostLegalizerCombinerHelperRuleConfig22parseCommandLineOptionEv" title='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelperRuleConfig::parseCommandLineOption' data-ref="_ZN12_GLOBAL__N_146AMDGPUGenPostLegalizerCombinerHelperRuleConfig22parseCommandLineOptionEv" data-ref-filename="_ZN12_GLOBAL__N_146AMDGPUGenPostLegalizerCombinerHelperRuleConfig22parseCommandLineOptionEv">parseCommandLineOption</a>())</td></tr>
<tr><th id="283">283</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Invalid rule identifier"</q>);</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::combine' data-type='bool (anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::combine(llvm::GISelChangeObserver &amp; Observer, llvm::MachineInstr &amp; MI, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">combine</a>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col0 decl" id="80Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="80Observer" data-ref-filename="80Observer">Observer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI" data-ref-filename="81MI">MI</dfn>,</td></tr>
<tr><th id="287">287</th><td>               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="82B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="82B" data-ref-filename="82B">B</dfn>) <em>const</em> override;</td></tr>
<tr><th id="288">288</th><td>};</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo">AMDGPUPostLegalizerCombinerInfo</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::combine' data-type='bool (anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::combine(llvm::GISelChangeObserver &amp; Observer, llvm::MachineInstr &amp; MI, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">combine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col3 decl" id="83Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="83Observer" data-ref-filename="83Observer">Observer</dfn>,</td></tr>
<tr><th id="291">291</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI" data-ref-filename="84MI">MI</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="85B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="85B" data-ref-filename="85B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="293">293</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> <dfn class="local col6 decl" id="86Helper" title='Helper' data-type='llvm::CombinerHelper' data-ref="86Helper" data-ref-filename="86Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE" title='llvm::CombinerHelper::CombinerHelper' data-ref="_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE" data-ref-filename="_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE">(</a><a class="local col3 ref" href="#83Observer" title='Observer' data-ref="83Observer" data-ref-filename="83Observer">Observer</a>, <a class="local col5 ref" href="#85B" title='B' data-ref="85B" data-ref-filename="85B">B</a>, <a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::KB" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::KB' data-use='r' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::KB" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..KB">KB</a>, <a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::MDT" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::MDT' data-use='r' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::MDT" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..MDT">MDT</a>, <a class="member field" href="../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo::LInfo" title='llvm::CombinerInfo::LInfo' data-ref="llvm::CombinerInfo::LInfo" data-ref-filename="llvm..CombinerInfo..LInfo">LInfo</a>);</td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="#AMDGPUPostLegalizerCombinerHelper" title='AMDGPUPostLegalizerCombinerHelper' data-ref="AMDGPUPostLegalizerCombinerHelper" data-ref-filename="AMDGPUPostLegalizerCombinerHelper">AMDGPUPostLegalizerCombinerHelper</a> <dfn class="local col7 decl" id="87PostLegalizerHelper" title='PostLegalizerHelper' data-type='AMDGPUPostLegalizerCombinerHelper' data-ref="87PostLegalizerHelper" data-ref-filename="87PostLegalizerHelper">PostLegalizerHelper</dfn><a class="tu ref fn" href="#_ZN33AMDGPUPostLegalizerCombinerHelperC1ERN4llvm16MachineIRBuilderERNS0_14CombinerHelperE" title='AMDGPUPostLegalizerCombinerHelper::AMDGPUPostLegalizerCombinerHelper' data-use='c' data-ref="_ZN33AMDGPUPostLegalizerCombinerHelperC1ERN4llvm16MachineIRBuilderERNS0_14CombinerHelperE" data-ref-filename="_ZN33AMDGPUPostLegalizerCombinerHelperC1ERN4llvm16MachineIRBuilderERNS0_14CombinerHelperE">(</a><a class="local col5 ref" href="#85B" title='B' data-ref="85B" data-ref-filename="85B">B</a>, <a class="local col6 ref" href="#86Helper" title='Helper' data-ref="86Helper" data-ref-filename="86Helper">Helper</a>);</td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html#(anonymousnamespace)::AMDGPUGenPostLegalizerCombinerHelper" title='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelper' data-ref="(anonymousnamespace)::AMDGPUGenPostLegalizerCombinerHelper" data-ref-filename="(anonymousnamespace)..AMDGPUGenPostLegalizerCombinerHelper">AMDGPUGenPostLegalizerCombinerHelper</a> <dfn class="local col8 decl" id="88Generated" title='Generated' data-type='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelper' data-ref="88Generated" data-ref-filename="88Generated">Generated</dfn><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html#_ZN12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelperC1ERKNS_46AMDGPUGenPostLegalizerCombinerHelperRuleConfigEDpOT_" title='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelper::AMDGPUGenPostLegalizerCombinerHelper' data-ref="_ZN12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelperC1ERKNS_46AMDGPUGenPostLegalizerCombinerHelperRuleConfigEDpOT_" data-ref-filename="_ZN12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelperC1ERKNS_46AMDGPUGenPostLegalizerCombinerHelperRuleConfigEDpOT_">(</a><a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg' data-use='r' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo..GeneratedRuleCfg">GeneratedRuleCfg</a>, <a class="local col6 ref" href="#86Helper" title='Helper' data-ref="86Helper" data-ref-filename="86Helper">Helper</a>,</td></tr>
<tr><th id="296">296</th><td>                                                 <a class="local col7 ref" href="#87PostLegalizerHelper" title='PostLegalizerHelper' data-ref="87PostLegalizerHelper" data-ref-filename="87PostLegalizerHelper">PostLegalizerHelper</a>);</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <b>if</b> (<a class="local col8 ref" href="#88Generated" title='Generated' data-ref="88Generated" data-ref-filename="88Generated">Generated</a>.<a class="ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html#_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AMDGPUGenPostLegalizerCombinerHelper::tryCombineAll' data-ref="_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">tryCombineAll</a>(<span class='refarg'><a class="local col3 ref" href="#83Observer" title='Observer' data-ref="83Observer" data-ref-filename="83Observer">Observer</a></span>, <span class='refarg'><a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#85B" title='B' data-ref="85B" data-ref-filename="85B">B</a></span>))</td></tr>
<tr><th id="299">299</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <b>switch</b> (<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="305">305</th><td>    <i>// On some subtargets, 64-bit shift is a quarter rate instruction. In the</i></td></tr>
<tr><th id="306">306</th><td><i>    // common case, splitting this into a move and a 32-bit shift is faster and</i></td></tr>
<tr><th id="307">307</th><td><i>    // the same code size.</i></td></tr>
<tr><th id="308">308</th><td>    <b>return</b> <a class="local col6 ref" href="#86Helper" title='Helper' data-ref="86Helper" data-ref-filename="86Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#_ZN4llvm14CombinerHelper24tryCombineShiftToUnmergeERNS_12MachineInstrEj" title='llvm::CombinerHelper::tryCombineShiftToUnmerge' data-ref="_ZN4llvm14CombinerHelper24tryCombineShiftToUnmergeERNS_12MachineInstrEj" data-ref-filename="_ZN4llvm14CombinerHelper24tryCombineShiftToUnmergeERNS_12MachineInstrEj">tryCombineShiftToUnmerge</a>(<span class='refarg'><a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a></span>, <var>32</var>);</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP" data-ref="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP">AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</dfn></u></td></tr>
<tr><th id="315">315</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc.html">"AMDGPUGenPostLegalizeGICombiner.inc"</a></u></td></tr>
<tr><th id="316">316</th><td><u>#undef <a class="macro" href="#314" data-ref="_M/AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP">AMDGPUPOSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</a></u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i  data-doc="(anonymousnamespace)::AMDGPUPostLegalizerCombiner">// Pass boilerplate</i></td></tr>
<tr><th id="319">319</th><td><i  data-doc="(anonymousnamespace)::AMDGPUPostLegalizerCombiner">// ================</i></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="322">322</th><td><b>public</b>:</td></tr>
<tr><th id="323">323</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::ID" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::ID' data-type='char' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::ID" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..ID">ID</dfn>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::AMDGPUPostLegalizerCombiner' data-type='void (anonymous namespace)::AMDGPUPostLegalizerCombiner::AMDGPUPostLegalizerCombiner(bool IsOptNone = false)' data-ref="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb" data-ref-filename="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb">AMDGPUPostLegalizerCombiner</a>(<em>bool</em> <dfn class="local col6 decl" id="136IsOptNone" title='IsOptNone' data-type='bool' data-ref="136IsOptNone" data-ref-filename="136IsOptNone">IsOptNone</dfn> = <b>false</b>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner11getPassNameEv" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::getPassName' data-type='llvm::StringRef (anonymous namespace)::AMDGPUPostLegalizerCombiner::getPassName() const' data-ref="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"AMDGPUPostLegalizerCombiner"</q>;</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::runOnMachineFunction' data-type='bool (anonymous namespace)::AMDGPUPostLegalizerCombiner::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="137MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="137MF" data-ref-filename="137MF">MF</dfn>) override;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::getAnalysisUsage' data-type='void (anonymous namespace)::AMDGPUPostLegalizerCombiner::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="138AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="138AU" data-ref-filename="138AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="334">334</th><td><b>private</b>:</td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::IsOptNone' data-type='bool' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..IsOptNone">IsOptNone</dfn>;</td></tr>
<tr><th id="336">336</th><td>};</td></tr>
<tr><th id="337">337</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::getAnalysisUsage' data-type='void (anonymous namespace)::AMDGPUPostLegalizerCombiner::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_127AMDGPUPostLegalizerCombiner16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="139AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="139AU" data-ref-filename="139AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="341">341</th><td>  <a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="342">342</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" title='llvm::getSelectionDAGFallbackAnalysisUsage' data-ref="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE">getSelectionDAGFallbackAnalysisUsage</a>(<span class='refarg'><a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a></span>);</td></tr>
<tr><th id="343">343</th><td>  <a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBitsAnalysis" title='llvm::GISelKnownBitsAnalysis' data-ref="llvm::GISelKnownBitsAnalysis" data-ref-filename="llvm..GISelKnownBitsAnalysis">GISelKnownBitsAnalysis</a>&gt;();</td></tr>
<tr><th id="344">344</th><td>  <a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBitsAnalysis" title='llvm::GISelKnownBitsAnalysis' data-ref="llvm::GISelKnownBitsAnalysis" data-ref-filename="llvm..GISelKnownBitsAnalysis">GISelKnownBitsAnalysis</a>&gt;();</td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::IsOptNone' data-use='r' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..IsOptNone">IsOptNone</a>) {</td></tr>
<tr><th id="346">346</th><td>    <a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="347">347</th><td>    <a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col9 ref" href="#139AU" title='AU' data-ref="139AU" data-ref-filename="139AU">AU</a></span>);</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::AMDGPUPostLegalizerCombiner' data-type='void (anonymous namespace)::AMDGPUPostLegalizerCombiner::AMDGPUPostLegalizerCombiner(bool IsOptNone = false)' data-ref="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb" data-ref-filename="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb">AMDGPUPostLegalizerCombiner</dfn>(<em>bool</em> <dfn class="local col0 decl" id="140IsOptNone" title='IsOptNone' data-type='bool' data-ref="140IsOptNone" data-ref-filename="140IsOptNone">IsOptNone</dfn>)</td></tr>
<tr><th id="353">353</th><td>  : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner::ID" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::ID' data-use='a' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::ID" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..ID">ID</a>), <a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::IsOptNone' data-use='w' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..IsOptNone">IsOptNone</a>(<a class="local col0 ref" href="#140IsOptNone" title='IsOptNone' data-ref="140IsOptNone" data-ref-filename="140IsOptNone">IsOptNone</a>) {</td></tr>
<tr><th id="354">354</th><td>  <a class="ref fn" href="#385" title='llvm::initializeAMDGPUPostLegalizerCombinerPass' data-ref="_ZN4llvm41initializeAMDGPUPostLegalizerCombinerPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm41initializeAMDGPUPostLegalizerCombinerPassERNS_12PassRegistryE">initializeAMDGPUPostLegalizerCombinerPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::runOnMachineFunction' data-type='bool (anonymous namespace)::AMDGPUPostLegalizerCombiner::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="141MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="141MF" data-ref-filename="141MF">MF</dfn>) {</td></tr>
<tr><th id="358">358</th><td>  <b>if</b> (<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF" data-ref-filename="141MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv" data-ref-filename="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" data-ref-filename="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="359">359</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::FailedISel" title='llvm::MachineFunctionProperties::Property::FailedISel' data-ref="llvm::MachineFunctionProperties::Property::FailedISel" data-ref-filename="llvm..MachineFunctionProperties..Property..FailedISel">FailedISel</a>))</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="361">361</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="142TPC" title='TPC' data-type='llvm::TargetPassConfig *' data-ref="142TPC" data-ref-filename="142TPC">TPC</dfn> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="362">362</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col3 decl" id="143F" title='F' data-type='const llvm::Function &amp;' data-ref="143F" data-ref-filename="143F">F</dfn> = <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF" data-ref-filename="141MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="local col4 decl" id="144EnableOpt" title='EnableOpt' data-type='bool' data-ref="144EnableOpt" data-ref-filename="144EnableOpt">EnableOpt</dfn> =</td></tr>
<tr><th id="364">364</th><td>      <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF" data-ref-filename="141MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a> &amp;&amp; !<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#143F" title='F' data-ref="143F" data-ref-filename="143F">F</a>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="145ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="145ST" data-ref-filename="145ST">ST</dfn> = <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF" data-ref-filename="141MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="367">367</th><td>  <em>const</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a> *<dfn class="local col6 decl" id="146LI" title='LI' data-type='const llvm::AMDGPULegalizerInfo *' data-ref="146LI" data-ref-filename="146LI">LI</dfn></td></tr>
<tr><th id="368">368</th><td>    = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a> *&gt;(<a class="local col5 ref" href="#145ST" title='ST' data-ref="145ST" data-ref-filename="145ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv" title='llvm::GCNSubtarget::getLegalizerInfo' data-ref="_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16getLegalizerInfoEv">getLegalizerInfo</a>());</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="local col7 decl" id="147KB" title='KB' data-type='llvm::GISelKnownBits *' data-ref="147KB" data-ref-filename="147KB">KB</dfn> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBitsAnalysis" title='llvm::GISelKnownBitsAnalysis' data-ref="llvm::GISelKnownBitsAnalysis" data-ref-filename="llvm..GISelKnownBitsAnalysis">GISelKnownBitsAnalysis</a>&gt;().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#_ZN4llvm22GISelKnownBitsAnalysis3getERNS_15MachineFunctionE" title='llvm::GISelKnownBitsAnalysis::get' data-ref="_ZN4llvm22GISelKnownBitsAnalysis3getERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22GISelKnownBitsAnalysis3getERNS_15MachineFunctionE">get</a>(<span class='refarg'><a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF" data-ref-filename="141MF">MF</a></span>);</td></tr>
<tr><th id="371">371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col8 decl" id="148MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="148MDT" data-ref-filename="148MDT">MDT</dfn> =</td></tr>
<tr><th id="372">372</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::IsOptNone' data-use='r' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::IsOptNone" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..IsOptNone">IsOptNone</a> ? <b>nullptr</b> : &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="373">373</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombinerInfo" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombinerInfo">AMDGPUPostLegalizerCombinerInfo</a> <dfn class="local col9 decl" id="149PCInfo" title='PCInfo' data-type='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo' data-ref="149PCInfo" data-ref-filename="149PCInfo">PCInfo</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::AMDGPUPostLegalizerCombinerInfo::AMDGPUPostLegalizerCombinerInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE">(</a><a class="local col4 ref" href="#144EnableOpt" title='EnableOpt' data-ref="144EnableOpt" data-ref-filename="144EnableOpt">EnableOpt</a>, <a class="local col3 ref" href="#143F" title='F' data-ref="143F" data-ref-filename="143F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>(),</td></tr>
<tr><th id="374">374</th><td>                                         <a class="local col3 ref" href="#143F" title='F' data-ref="143F" data-ref-filename="143F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>(), <a class="local col6 ref" href="#146LI" title='LI' data-ref="146LI" data-ref-filename="146LI">LI</a>, <a class="local col7 ref" href="#147KB" title='KB' data-ref="147KB" data-ref-filename="147KB">KB</a>, <a class="local col8 ref" href="#148MDT" title='MDT' data-ref="148MDT" data-ref-filename="148MDT">MDT</a>);</td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#llvm::Combiner" title='llvm::Combiner' data-ref="llvm::Combiner" data-ref-filename="llvm..Combiner">Combiner</a> <dfn class="local col0 decl" id="150C" title='C' data-type='llvm::Combiner' data-ref="150C" data-ref-filename="150C">C</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE" title='llvm::Combiner::Combiner' data-ref="_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE" data-ref-filename="_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE">(</a><a class="local col9 ref" href="#149PCInfo" title='PCInfo' data-ref="149PCInfo" data-ref-filename="149PCInfo">PCInfo</a>, <a class="local col2 ref" href="#142TPC" title='TPC' data-ref="142TPC" data-ref-filename="142TPC">TPC</a>);</td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <a class="local col0 ref" href="#150C" title='C' data-ref="150C" data-ref-filename="150C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE" title='llvm::Combiner::combineMachineInstrs' data-ref="_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE" data-ref-filename="_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE">combineMachineInstrs</a>(<span class='refarg'><a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF" data-ref-filename="141MF">MF</a></span>, <i>/*CSEInfo*/</i> <b>nullptr</b>);</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::ID" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::ID' data-type='char' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner::ID" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="380">380</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeAMDGPUPostLegalizerCombinerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(AMDGPUPostLegalizerCombiner, DEBUG_TYPE,</td></tr>
<tr><th id="381">381</th><td>                      <q>"Combine AMDGPU machine instrs after legalization"</q>,</td></tr>
<tr><th id="382">382</th><td>                      <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="383">383</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeTargetPassConfigPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(TargetPassConfig)</td></tr>
<tr><th id="384">384</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeGISelKnownBitsAnalysisPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(GISelKnownBitsAnalysis)</td></tr>
<tr><th id="385">385</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Combine AMDGPU machine instrs after legalization&quot;, &quot;amdgpu-postlegalizer-combiner&quot;, &amp;AMDGPUPostLegalizerCombiner::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AMDGPUPostLegalizerCombiner&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAMDGPUPostLegalizerCombinerPassFlag; void llvm::initializeAMDGPUPostLegalizerCombinerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAMDGPUPostLegalizerCombinerPassFlag, initializeAMDGPUPostLegalizerCombinerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</a>, <a class="macro" href="#27" title="&quot;amdgpu-postlegalizer-combiner&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="386">386</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Combine AMDGPU machine instrs after legalization"</q>, <b>false</b>,</td></tr>
<tr><th id="387">387</th><td>                    <b>false</b>)</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="390">390</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl def fn" id="_ZN4llvm32createAMDGPUPostLegalizeCombinerEb" title='llvm::createAMDGPUPostLegalizeCombiner' data-ref="_ZN4llvm32createAMDGPUPostLegalizeCombinerEb" data-ref-filename="_ZN4llvm32createAMDGPUPostLegalizeCombinerEb">createAMDGPUPostLegalizeCombiner</dfn>(<em>bool</em> <dfn class="local col1 decl" id="151IsOptNone" title='IsOptNone' data-type='bool' data-ref="151IsOptNone" data-ref-filename="151IsOptNone">IsOptNone</dfn>) {</td></tr>
<tr><th id="391">391</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUPostLegalizerCombiner" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner' data-ref="(anonymousnamespace)::AMDGPUPostLegalizerCombiner" data-ref-filename="(anonymousnamespace)..AMDGPUPostLegalizerCombiner">AMDGPUPostLegalizerCombiner</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb" title='(anonymous namespace)::AMDGPUPostLegalizerCombiner::AMDGPUPostLegalizerCombiner' data-use='c' data-ref="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb" data-ref-filename="_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb">(</a><a class="local col1 ref" href="#151IsOptNone" title='IsOptNone' data-ref="151IsOptNone" data-ref-filename="151IsOptNone">IsOptNone</a>);</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="394">394</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>