/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2024 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */

#include <stdint.h>
#include <stdbool.h>
#include "stm32f407xx.h"
#include "reg_util.h"
#include "bsp_lcd.h"
#include "cmsis_gcc.h"
#include "../lvgl/lvgl.h"
#include "../lv_conf.h"

#define RGB888(r,g,b)  (((r) << 16) | ((g) << 8) | (b))

#define VIOLET   	RGB888(148,0,211)
#define INDIGO   	RGB888(75,0,130)
#define BLUE   		RGB888(0,0,255)
#define GREEN   	RGB888(0,255,0)
#define YELLOW   	RGB888(255,255,0)
#define ORANGE   	RGB888(255,127,0)
#define RED   		RGB888(255,0,0)
#define WHITE   	RGB888(255,255,255)
#define BLACK		RGB888(0,0,0)

/*SYstick copy for testing*/
typedef struct
{
  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
} SysTick_Type;

typedef struct
{
  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
        uint32_t RESERVED0[24U];
  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
        uint32_t RESERVED1[24U];
  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
        uint32_t RESERVED2[24U];
  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
        uint32_t RESERVED3[24U];
  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
        uint32_t RESERVED4[56U];
  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
        uint32_t RESERVED5[644U];
  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
}  NVIC_Type;

typedef struct
{
  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
        uint32_t RESERVED0[5U];
  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
} SCB_Type;

#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )

#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */


#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */




static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}

#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
#define NVIC_SetPriority            __NVIC_SetPriority





/*End Systick Copy*/





void SystemClockSetup(void);
void SysTickSetup(void);
void BlueLEDSetup(void);


static void SetSystemClockTo16Mhz(void);

static void delay_50ms(void){
	for(uint32_t i = 0 ; i<(0xFFFFU * 10U);i++);
}

static volatile bool tick_led_on = 0;

int main(void)
{
	//SystemClockSetup();
	SetSystemClockTo16Mhz();
	bsp_lcd_init();
	bsp_lcd_set_orientation(LANDSCAPE);
	bsp_lcd_set_background_color(WHITE);
	delay_50ms();
	delay_50ms();
	bsp_lcd_fill_rect(VIOLET, 0, 320, 0, 34);
	bsp_lcd_fill_rect(INDIGO, 0, 320, (34 *1), 34);
	bsp_lcd_fill_rect(BLUE, 0, 320, (34*2), 34);
	bsp_lcd_fill_rect(GREEN, 0, 320, (34*3), 34);
	bsp_lcd_fill_rect(YELLOW, 0, 320, (34*4), 34);
	bsp_lcd_fill_rect(ORANGE, 0, 320, (34*5), 34);
	bsp_lcd_fill_rect(RED, 0, 320, (34*6), 34);
	delay_50ms();
	delay_50ms();
	//ADD windowinng
	bsp_lcd_set_background_color(YELLOW);
	bsp_lcd_fill_rect(RED, 60, 200, 40, 160);
	delay_50ms();
	delay_50ms();

	// ADD smart windowing
	bsp_lcd_set_background_color(YELLOW);
	bsp_lcd_set_display_area(60,  259, 100, 139);
	bsp_lcd_send_cmd_mem_write();
	//make a small display buffer
	uint16_t data[200UL * 40UL];
	for(uint32_t i = 0; i < (200UL * 40UL); i++){
		data[i] = bsp_lcd_convert_rgb888_to_rgb565(RED);
	}
	bsp_lcd_write((uint8_t*)data, (200UL * 40UL));
	delay_50ms();
	delay_50ms();

	bsp_lcd_set_background_color(BLACK);

	__enable_irq();
	BlueLEDSetup();
	SysTickSetup();
	delay_50ms();
	delay_50ms();


	/* We have a screen above and we can baremetal control it
	 * Onwards now we will use LVGL to talk to the screen so lets
	 * set that up and see how it works
	 * */

	//Init LVGL
	lv_init();


	/*End LVGL*/



    /* Application Super loop */
	while(1){
		//let lvgl handle any tasks it needs
		delay_50ms();
		lv_timer_handler();
	}
}




void BlueLEDSetup(void){

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;

	GPIOD->MODER |= GPIO_MODER_MODER15_0;
	GPIOD->MODER &= ~GPIO_MODER_MODER15_1;
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_15;
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR15_0;
	GPIOD->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR15_1;
	GPIOD->PUPDR &= ~GPIO_PUPDR_PUPDR15_0;
	GPIOD->PUPDR &= ~GPIO_PUPDR_PUPDR15_1;

	GPIOD->BSRR |= GPIO_BSRR_BS_15;
}

void SysTickSetup(void){
	uint32_t ticks = 16000000 - 1;

	SysTick->LOAD = (uint32_t) ticks;
	NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL);
	SysTick->VAL = 0UL;

	SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
	                   SysTick_CTRL_TICKINT_Msk   |
	                   SysTick_CTRL_ENABLE_Msk;

}

void SysTick_Handler(void) {
	//flip our LED/ Data signal
	tick_led_on = !tick_led_on;

	if (tick_led_on) {
		GPIOD->BSRR |= GPIO_BSRR_BS_15;
	} else {
		GPIOD->BSRR |= GPIO_BSRR_BR_15;
	}

	// report elapsed time to lvgl
	lv_tick_inc(1000);


}



void SystemClockSetup(void){
	RCC_TypeDef *pRcc = RCC;
	FLASH_TypeDef *pFlash = FLASH;
	PWR_TypeDef *pPwr = PWR;



	// program flash overdrive and wait states
	REG_SET_VAL(pFlash->ACR, 0x5U, 0xFU, FLASH_ACR_LATENCY_Pos);

	//2. Over drive settings
	REG_SET_BIT(pRcc->APB1ENR, RCC_APB1ENR_PWREN_Pos); /*Enable clock for PWR register access*/
	REG_SET_BIT(pPwr->CR, PWR_CR_VOS_Pos); 				/*VOS = 1*/


	// set up main PLL
	REG_SET_VAL(pRcc->PLLCFGR, 0x8U, 0x3FU, RCC_PLLCFGR_PLLM_Pos); //PLL_M
	REG_SET_VAL(pRcc->PLLCFGR, 168U, 0x1FFU, RCC_PLLCFGR_PLLN_Pos); //PLL_N
	REG_SET_VAL(pRcc->PLLCFGR, 0x00U, 0x3U, RCC_PLLCFGR_PLLP_Pos); //PLL_P

	// clock prescalers
	REG_SET_VAL(pRcc->CFGR, 0U, 0xFU, RCC_CFGR_HPRE_Pos); /*AHB prescaler*/
	REG_SET_VAL(pRcc->CFGR, 0x5U, 0x7U, RCC_CFGR_PPRE1_Pos); /*APB1 prescaler*/
	REG_SET_VAL(pRcc->CFGR, 0x4U, 0x7U, RCC_CFGR_PPRE2_Pos); /*APB2 prescaler*/

	//Turn On PLL and wait for PLL READY
	REG_SET_BIT(pRcc->CR, RCC_CR_PLLON_Pos);
	while(!REG_READ_BIT(pRcc->CR, RCC_CR_PLLRDY_Pos));

	//use PLL as system clock
	REG_SET_VAL(pRcc->CFGR, 0x2U, 0x3U, RCC_CFGR_SW_Pos);
	while(!(REG_READ_VAL(pRcc->CFGR, 0x3U, RCC_CFGR_SWS_Pos) == 0x2U));

}

/*
 * Function to set system clock to 16MHz
 */
static void SetSystemClockTo16Mhz(void) {

	// check if HSI is ready
	if((RCC->CR & RCC_CR_HSIRDY) == 0){
		//set HSI as clock
		RCC->CR |= RCC_CR_HSION;

		//wait until system clock swaps
		while((RCC->CR & RCC_CR_HSIRDY) == 0);

	}

	//set AHB prescaler to 1
	RCC->CFGR  |= RCC_CFGR_HPRE_DIV1;

	//APB1 prescaler
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;

	//APB2 Prescaler
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;

	//select HSI as system clock
	RCC->CFGR &= (uint32_t)(uint32_t)~(RCC_CFGR_SW);
	RCC->CFGR |= RCC_CFGR_SW_HSI;

	/* Configure Flash prefetch, Instruction cache, Data cache and wait state */
	FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;


	/* Disabling HSE Clock*/
	RCC->CR &= ~RCC_CR_HSEON;



}

