<root><simulation><result_generated_time />2023-05-12 16:37:17<layer><layer_spec />{'B': 1, 'K': 32, 'C': 144, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 4608, 'I': 112896, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [224, 1, 1], 'O': [448, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 4), ('OY', 4)]], [[('K', 4)], [('C', 2)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('OX', 4), ('OY', 4), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('OY', 7), ('K', 4)], [('OX', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('C', 2)], [('C', 36), ('OX', 7)], []]<I />[[('K', 2), ('K', 4), ('C', 2)], [('C', 36), ('OX', 7)], []]<O />[[('K', 2), ('K', 4), ('C', 2), ('C', 36)], [('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [112.0, 1, 7, 1], 'I': [4.0, 8.0, 1.0, 1.0], 'O': [2.0, 72, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 36864, 36864], 'I': [16, 903168, 903168], 'O': [64, 200704, 200704], 'O_partial': [64, 0, 0], 'O_final': [0, 200704, 200704]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.03, 0.03, 0.0], 'O': [0.12, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.03, 0.0], 'I': [0.03, 0.03, 0.0], 'O': [0.12, 0.03, 0.0]}<effective_mem_size_bit />{'W': [64, 36864, 36864], 'I': [8, 903168, 903168], 'O': [64, 28672, 200704], 'O_partial': [64, 0, 0], 'O_final': [0, 28672, 200704]}<total_unit_count />{'W': [896, 8, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 448, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [224, 224, 1, 1], 'O': [448, 448, 1, 1]}<duplicate_unit_count />{'W': [112.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[32256, 32256], [32256, 4608], [4608, 0]]<I />[[112896, 112896], [112896, 112896], [112896, 0]]<O />[[(1781248, 1806336), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(1781248, 1806336), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4032, 4032], [504, 72], [18, 0]]<I />[[14112, 14112], [1764, 1764], [441, 0]]<O />[[(222656, 225792), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([222656, 225792], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />516096</mac_count></basic_info><energy><total_energy />7924505.6<mem_energy_breakdown><W />[2.8, 59.8, 24.0]<I />[9.9, 349.6, 587.3]<O />[158.2, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />25804.8<total />7923105.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.601<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.6869<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5870<latency_cycle_without_data_loading />4032<ideal_computing_cycle />4032<data_loading><load_cycle_total />1838<load_cycle_individual />{'W': [2, 72, 0], 'I': [7, 1764, 0]}<load_cycle_combined />{'W': 72, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4031], [-3514, -3514], [-4032, -4032]], 'I': [[-4031], [-4016, -2259], [-4032, -4032]], 'O': [[-4032], [-4025, -3640], [-3640, -3934]]}<mem_stall_cycle_shared />{'W': [[-4031], [-3514, 0], [0, 0]], 'I': [[-4031], [-4016, 0], [0, 0]], 'O': [[-4032], [-4025, -3640], [-3640, -3934]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 36864, 36864], 'I': [16, 903168, 903168], 'O': [64, 200704, 200704], 'O_partial': [64, 0, 0], 'O_final': [0, 200704, 200704]}<data_size_each_level_total />{'W': [1024, 36864, 36864], 'I': [3584, 903168, 903168], 'O': [28672, 200704, 200704]}<loop_cycles_each_level />{'W': [16, 4032, 4032], 'I': [16, 4032, 4032], 'O': [576, 4032, 4032]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [1, 1, 1], 'O': [72, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [64.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 1.0], [224.0, 224.0], [224.0, 224.0]], 'O': [[8.0, 0.1], [49.8, 49.8], [49.8, 49.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 64.0], [64.0, 9.1]], 'I': [[8.0, 1.0], [224.0, 224.0], [224.0, 224.0]], 'O': [[8.0, 8.0], [3584.0, 49.8], [49.8, 49.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 9.1], [9.1, 0]], 'I': [[8.0, 1.0], [224.0, 224.0], [224.0, 0]], 'O': [[8.0, 0.1], [49.8, 49.8], [49.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [337.8, 282.9], [233.1, 49.8]], 'I': [[8.0, 1.0], [337.8, 282.9], [233.1, 49.8]], 'O': [[8.0, 0.1], [337.8, 282.9], [233.1, 49.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4032], [16, 16, 252], [4032, 4032, 1]], 'I': [[1, 1, 4032], [16, 16, 252], [4032, 4032, 1]], 'O': [[1, 1, 4032], [576, 576, 7], [4032, 4032, 1]]}<trans_time_real />{'W': [[0, 1, 4032], [[2, 16, 252], [2, 16, 252]], [[72, 4032, 1], [18, 4032, 1]]], 'I': [[0, 1, 4032], [[0, 16, 252], [7, 16, 252]], [[1764, 4032, 1], [441, 4032, 1]]], 'O': [[0, 1, 4032], [[1, 576, 7], [56, 576, 7]], [[392, 4032, 1], [98, 4032, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -14], [-3960, -4014]], 'I': [[-1], [-16, -9], [-2268, -3591]], 'O': [[-1], [-575, -520], [-3640, -3934]]}<single_stall_count />{'W': [4031, 251, 0], 'I': [4031, 251, 0], 'O': [4032, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [502, 0], 'I': [1757, 0], 'O': [392, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1773, -4032], [-3640, -3640]], 1: [[-4032, -4032], [-3640, -4032]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>