// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xskiplist_headoffs.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSkiplist_headoffs_CfgInitialize(XSkiplist_headoffs *InstancePtr, XSkiplist_headoffs_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cfg_BaseAddress = ConfigPtr->Cfg_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSkiplist_headoffs_Start(XSkiplist_headoffs *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL) & 0x80;
    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL, Data | 0x01);
}

u32 XSkiplist_headoffs_IsDone(XSkiplist_headoffs *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XSkiplist_headoffs_IsIdle(XSkiplist_headoffs *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XSkiplist_headoffs_IsReady(XSkiplist_headoffs *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XSkiplist_headoffs_EnableAutoRestart(XSkiplist_headoffs *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL, 0x80);
}

void XSkiplist_headoffs_DisableAutoRestart(XSkiplist_headoffs *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_AP_CTRL, 0);
}

void XSkiplist_headoffs_Set_a(XSkiplist_headoffs *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_A_DATA, Data);
}

u32 XSkiplist_headoffs_Get_a(XSkiplist_headoffs *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_A_DATA);
    return Data;
}

void XSkiplist_headoffs_InterruptGlobalEnable(XSkiplist_headoffs *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_GIE, 1);
}

void XSkiplist_headoffs_InterruptGlobalDisable(XSkiplist_headoffs *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_GIE, 0);
}

void XSkiplist_headoffs_InterruptEnable(XSkiplist_headoffs *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_IER);
    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_IER, Register | Mask);
}

void XSkiplist_headoffs_InterruptDisable(XSkiplist_headoffs *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_IER);
    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_IER, Register & (~Mask));
}

void XSkiplist_headoffs_InterruptClear(XSkiplist_headoffs *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSkiplist_headoffs_WriteReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_ISR, Mask);
}

u32 XSkiplist_headoffs_InterruptGetEnabled(XSkiplist_headoffs *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_IER);
}

u32 XSkiplist_headoffs_InterruptGetStatus(XSkiplist_headoffs *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSkiplist_headoffs_ReadReg(InstancePtr->Cfg_BaseAddress, XSKIPLIST_HEADOFFS_CFG_ADDR_ISR);
}

