# system info avlm_avls_1x1 on 2022.03.20.03:35:16
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1647714916
#
#
# Files generated for avlm_avls_1x1 on 2022.03.20.03:35:16
files:
filepath,kind,attributes,module,is_top
simulation/avlm_avls_1x1.vhd,VHDL,,avlm_avls_1x1,true
simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/mentor/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/mentor/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
simulation/submodules/addr_slave.vhd,VHDL,,addr_slave,false
simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/mentor/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_mm_pkg,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/mentor/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_utilities_pkg,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/mentor/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/mentor/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_slave_bfm_vhdl_pkg.vhd,VHDL,,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/altera_avalon_mm_slave_bfm_vhdl.vhd,VHDL,,altera_avalon_mm_slave_bfm_vhdl,false
simulation/submodules/avlm_avls_1x1_mm_interconnect_0.v,VERILOG,,avlm_avls_1x1_mm_interconnect_0,false
simulation/submodules/avlm_avls_1x1_mm_interconnect_1.v,VERILOG,,avlm_avls_1x1_mm_interconnect_1,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
avlm_avls_1x1.master_0,altera_avalon_mm_master_bfm_vhdl
avlm_avls_1x1.monitor_0,addr_slave
avlm_avls_1x1.slave_0,altera_avalon_mm_slave_bfm_vhdl
avlm_avls_1x1.mm_interconnect_0,avlm_avls_1x1_mm_interconnect_0
avlm_avls_1x1.mm_interconnect_0.master_0_m0_translator,altera_merlin_master_translator
avlm_avls_1x1.mm_interconnect_0.monitor_0_s0_translator,altera_merlin_slave_translator
avlm_avls_1x1.mm_interconnect_1,avlm_avls_1x1_mm_interconnect_1
avlm_avls_1x1.mm_interconnect_1.monitor_0_m0_translator,altera_merlin_master_translator
avlm_avls_1x1.mm_interconnect_1.slave_0_s0_translator,altera_merlin_slave_translator
