$date
	Fri Jul 15 18:22:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sort_tb $end
$var wire 8 ! min_o [7:0] $end
$var wire 8 " med_o [7:0] $end
$var wire 8 # max_o [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % d1_i [7:0] $end
$var reg 8 & d2_i [7:0] $end
$var reg 8 ' d3_i [7:0] $end
$var reg 1 ( rst_n $end
$scope module SORT $end
$var wire 1 $ clk $end
$var wire 8 ) d1_i [7:0] $end
$var wire 8 * d2_i [7:0] $end
$var wire 8 + d3_i [7:0] $end
$var wire 1 ( rst_n $end
$var reg 8 , max_o [7:0] $end
$var reg 8 - med_o [7:0] $end
$var reg 8 . min_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
1$
b0 #
b0 "
b0 !
$end
#10
0$
#20
1(
1$
#30
0$
#40
b11 #
b11 ,
b10 "
b10 -
b1 !
b1 .
b11 '
b11 +
b10 &
b10 *
b1 %
b1 )
1$
#50
0$
#60
1$
#70
0$
#80
b1000 #
b1000 ,
b110 "
b110 -
b100 !
b100 .
b1000 '
b1000 +
b110 &
b110 *
b100 %
b100 )
1$
#90
0$
#100
b1011 !
b1011 .
b1101 "
b1101 -
b1111 #
b1111 ,
b1111 '
b1111 +
b1101 &
b1101 *
b1011 %
b1011 )
1$
#110
0$
#120
1$
#130
0$
#140
1$
#150
0$
#160
1$
#170
0$
#180
1$
#190
0$
#200
1$
#210
0$
#220
1$
#230
0$
#240
1$
#250
0$
#260
1$
#270
0$
#280
1$
#290
0$
#300
1$
#310
0$
#320
1$
#330
0$
#340
1$
#350
0$
#360
1$
#370
0$
#380
1$
#390
0$
#400
1$
#410
0$
#420
1$
#430
0$
#440
1$
#450
0$
#460
1$
#470
0$
#480
1$
#490
0$
#500
1$
