(footprint "2mm_wire_strain_relief" (version 20221018) (generator pcbnew)
  (layer "F.Cu")
  (attr board_only exclude_from_pos_files exclude_from_bom allow_missing_courtyard)
  (fp_text reference "REF**" (at 0 -3.2) (layer "F.SilkS") hide
      (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 174aa71d-32eb-425b-bc46-17c76511a9b9)
  )
  (fp_text value "2mm_wire_strain_relief" (at 0 3.2) (layer "F.Fab") hide
      (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 4f444c01-63b0-4f6e-b768-0e7008ac9efa)
  )
  (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab") hide
      (effects (font (size 1 1) (thickness 0.15)))
    (tstamp cc498c72-ff76-4ab5-a24e-45217f63acc0)
  )
  (fp_circle (center 0 0) (end 1.397 0)
    (stroke (width 0.05) (type solid)) (fill none) (layer "F.CrtYd") (tstamp 1045a914-6900-4873-af0b-93437f83494d))
  (pad "" np_thru_hole circle (at 0 0) (size 2 2) (drill 2) (layers "F&B.Cu" "*.Mask") (tstamp 75b224f0-3010-4e8c-bf32-f95a770c96d9))
)
