ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesAllClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __projnav.log _impact.log
deleting file(s): tmperr.err
deleting file(s): tri_level_sync_generator.ngd
deleting file(s): __impact.rsp __tri_level_sync_generator_2prj_exewrap.rsp _ngdbld.rsp ngdbuild.rsp _cpldfit.rsp __filesAllClean_exewrap.rsp
deleting file(s): tri_level_sync_generator.ngc
deleting file(s): xst
deleting file(s): tri_level_sync_generator.prj
deleting file(s): tri_level_sync_generator.xst
deleting file(s): tri_level_sync_generator.syr
deleting file(s): tri_level_sync_generator.cup
deleting file(s): tri_level_sync_generator._prj
deleting file(s): tri_level_sync_generator.bld
deleting file(s): tri_level_sync_generator_ngdbuild.nav
deleting directory: _ngo
deleting file(s): tri_level_sync_generator.jed
deleting file(s): tri_level_sync_generator.gyd
deleting file(s): tri_level_sync_generator.pnx
deleting file(s): tri_level_sync_generator.rpt
deleting file(s): tri_level_sync_generator.vm6
deleting file(s): _cpldfit.tcl
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @6176.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd.
    Found 4-bit adder for signal <$n0024> created at line 142.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <phase>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus<7>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<6>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<5>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<4>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 12
  4-bit register                   : 1
  1-bit register                   : 11
# Adders/Subtractors               : 1
  4-bit adder                      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <tri_level_sync_generator> ...
=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  4-bit adder                      : 1

Design Statistics
# Edif Instances                   : 87
# I/Os                             : 27

=========================================================================
CPU : 1.10 / 1.21 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @6377.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N89' has no load
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N110' has no load
WARNING:NgdBuild:454 - logical net 'N117' has no load
WARNING:NgdBuild:454 - logical net 'N122' has no load
WARNING:NgdBuild:454 - logical net 'N125' has no load
WARNING:NgdBuild:454 - logical net 'N128' has no load
WARNING:NgdBuild:454 - logical net 'N134' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  10

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization..
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 26 equations into 8 function blocks.......................

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @6778.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad tri_level_sync_generator.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad tri_level_sync_generator.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

The Implement Design process will now be reset so that your constraint changes will be read.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @4579.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N89' has no load
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N110' has no load
WARNING:NgdBuild:454 - logical net 'N117' has no load
WARNING:NgdBuild:454 - logical net 'N122' has no load
WARNING:NgdBuild:454 - logical net 'N125' has no load
WARNING:NgdBuild:454 - logical net 'N128' has no load
WARNING:NgdBuild:454 - logical net 'N134' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  10

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization..
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 26 equations into 8 function blocks......

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @5080.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @4581.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd.
    Found 4-bit adder for signal <$n0026> created at line 145.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <f14835_div2>.
    Found 1-bit register for signal <f1485_div2>.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <phase>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus<7>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<6>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<5>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<4>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  4-bit register                   : 1
  1-bit register                   : 13
# Adders/Subtractors               : 1
  4-bit adder                      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <tri_level_sync_generator> ...
=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  4-bit adder                      : 1

Design Statistics
# Edif Instances                   : 91
# I/Os                             : 27

=========================================================================
CPU : 1.10 / 1.15 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @4882.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N94' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N109' has no load
WARNING:NgdBuild:454 - logical net 'N114' has no load
WARNING:NgdBuild:454 - logical net 'N118' has no load
WARNING:NgdBuild:454 - logical net 'N124' has no load
WARNING:NgdBuild:454 - logical net 'N130' has no load
WARNING:NgdBuild:454 - logical net 'N134' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 26 equations into 8 function blocks.........

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @5283.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @8684.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd.
    Found 4-bit adder for signal <$n0026> created at line 145.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <f14835_div2>.
    Found 1-bit register for signal <f1485_div2>.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <phase>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus<7>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<6>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<5>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<4>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  4-bit register                   : 1
  1-bit register                   : 13
# Adders/Subtractors               : 1
  4-bit adder                      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <tri_level_sync_generator> ...
=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  4-bit adder                      : 1

Design Statistics
# Edif Instances                   : 92
# I/Os                             : 27

=========================================================================
CPU : 1.48 / 1.54 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @8985.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N96' has no load
WARNING:NgdBuild:454 - logical net 'N106' has no load
WARNING:NgdBuild:454 - logical net 'N111' has no load
WARNING:NgdBuild:454 - logical net 'N115' has no load
WARNING:NgdBuild:454 - logical net 'N120' has no load
WARNING:NgdBuild:454 - logical net 'N127' has no load
WARNING:NgdBuild:454 - logical net 'N132' has no load
WARNING:NgdBuild:454 - logical net 'N135' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 27 equations into 8 function blocks.........

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @9586.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @5387.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd.
WARNING:Xst:646 - Signal <f1485_div2> is assigned but never used.
    Found 4-bit adder for signal <$n0025> created at line 143.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <f14835_div2>.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <phase>.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus<7>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<6>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<5>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<4>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus<0>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <cs> is never used.
WARNING:Xst:647 - Input <sck> is never used.
WARNING:Xst:647 - Input <mosi> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 13
  4-bit register                   : 1
  1-bit register                   : 12
# Adders/Subtractors               : 1
  4-bit adder                      : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <tri_level_sync_generator> ...
=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  4-bit adder                      : 1

Design Statistics
# Edif Instances                   : 89
# I/Os                             : 27

=========================================================================
CPU : 1.43 / 1.54 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @5588.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/tri_level_sync_generator.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N107' has no load
WARNING:NgdBuild:454 - logical net 'N111' has no load
WARNING:NgdBuild:454 - logical net 'N117' has no load
WARNING:NgdBuild:454 - logical net 'N122' has no load
WARNING:NgdBuild:454 - logical net 'N125' has no load
WARNING:NgdBuild:454 - logical net 'N128' has no load
WARNING:NgdBuild:454 - logical net 'N134' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   8

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 26 equations into 8 function blocks.......

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @5989.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @3990.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd in Library work.
ERROR:HDLParsers:3313 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/tester/Tri_level_Sync_Generator.vhd Line 155. Undefined sy
mbol 'f1485m_div2'.  Should it be: f1485_div2?
CPU : 0.11 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    Tri_level_Sync_Generator.vhd
Scanning    Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

