// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv2d_layer_conv2d_layer,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.978000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2909,HLS_SYN_LUT=4269,HLS_VERSION=2022_2}" *)

module conv2d_layer (
        ap_clk,
        ap_rst_n,
        input_stream_TDATA,
        input_stream_TVALID,
        input_stream_TREADY,
        output_stream_TDATA,
        output_stream_TVALID,
        output_stream_TREADY,
        weights_Addr_A,
        weights_EN_A,
        weights_WEN_A,
        weights_Din_A,
        weights_Dout_A,
        weights_Clk_A,
        weights_Rst_A,
        bias_Addr_A,
        bias_EN_A,
        bias_WEN_A,
        bias_Din_A,
        bias_Dout_A,
        bias_Clk_A,
        bias_Rst_A,
        bias_Addr_B,
        bias_EN_B,
        bias_WEN_B,
        bias_Din_B,
        bias_Dout_B,
        bias_Clk_B,
        bias_Rst_B,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_state18 = 50'd131072;
parameter    ap_ST_fsm_state19 = 50'd262144;
parameter    ap_ST_fsm_state20 = 50'd524288;
parameter    ap_ST_fsm_state21 = 50'd1048576;
parameter    ap_ST_fsm_state22 = 50'd2097152;
parameter    ap_ST_fsm_state23 = 50'd4194304;
parameter    ap_ST_fsm_state24 = 50'd8388608;
parameter    ap_ST_fsm_state25 = 50'd16777216;
parameter    ap_ST_fsm_state26 = 50'd33554432;
parameter    ap_ST_fsm_state27 = 50'd67108864;
parameter    ap_ST_fsm_state28 = 50'd134217728;
parameter    ap_ST_fsm_state29 = 50'd268435456;
parameter    ap_ST_fsm_state30 = 50'd536870912;
parameter    ap_ST_fsm_state31 = 50'd1073741824;
parameter    ap_ST_fsm_state32 = 50'd2147483648;
parameter    ap_ST_fsm_state33 = 50'd4294967296;
parameter    ap_ST_fsm_state34 = 50'd8589934592;
parameter    ap_ST_fsm_state35 = 50'd17179869184;
parameter    ap_ST_fsm_state36 = 50'd34359738368;
parameter    ap_ST_fsm_state37 = 50'd68719476736;
parameter    ap_ST_fsm_state38 = 50'd137438953472;
parameter    ap_ST_fsm_state39 = 50'd274877906944;
parameter    ap_ST_fsm_state40 = 50'd549755813888;
parameter    ap_ST_fsm_state41 = 50'd1099511627776;
parameter    ap_ST_fsm_state42 = 50'd2199023255552;
parameter    ap_ST_fsm_state43 = 50'd4398046511104;
parameter    ap_ST_fsm_state44 = 50'd8796093022208;
parameter    ap_ST_fsm_state45 = 50'd17592186044416;
parameter    ap_ST_fsm_state46 = 50'd35184372088832;
parameter    ap_ST_fsm_state47 = 50'd70368744177664;
parameter    ap_ST_fsm_state48 = 50'd140737488355328;
parameter    ap_ST_fsm_state49 = 50'd281474976710656;
parameter    ap_ST_fsm_state50 = 50'd562949953421312;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [15:0] input_stream_TDATA;
input   input_stream_TVALID;
output   input_stream_TREADY;
output  [15:0] output_stream_TDATA;
output   output_stream_TVALID;
input   output_stream_TREADY;
output  [31:0] weights_Addr_A;
output   weights_EN_A;
output  [1:0] weights_WEN_A;
output  [15:0] weights_Din_A;
input  [15:0] weights_Dout_A;
output   weights_Clk_A;
output   weights_Rst_A;
output  [31:0] bias_Addr_A;
output   bias_EN_A;
output  [1:0] bias_WEN_A;
output  [15:0] bias_Din_A;
input  [15:0] bias_Dout_A;
output   bias_Clk_A;
output   bias_Rst_A;
output  [31:0] bias_Addr_B;
output   bias_EN_B;
output  [1:0] bias_WEN_B;
output  [15:0] bias_Din_B;
input  [15:0] bias_Dout_B;
output   bias_Clk_B;
output   bias_Rst_B;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg weights_EN_A;
reg bias_EN_A;
reg bias_EN_B;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] height;
wire   [31:0] width;
wire   [31:0] in_channels;
wire   [31:0] out_channels;
reg    input_stream_TDATA_blk_n;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln76_fu_1017_p2;
reg   [0:0] brmerge126_reg_3032;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln76_3_fu_1588_p2;
reg   [0:0] cmp26_not_reg_3027;
wire    ap_CS_fsm_state38;
wire   [0:0] icmp_ln76_6_fu_2145_p2;
reg   [0:0] brmerge145_reg_3248;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln76_7_fu_2329_p2;
reg   [0:0] select_ln56_4_reg_2988;
wire    ap_CS_fsm_state46;
wire   [0:0] icmp_ln76_8_fu_2517_p2;
reg   [0:0] brmerge155_reg_3328;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire   [0:0] icmp_ln76_5_fu_1957_p2;
reg   [0:0] rev138_reg_3097;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln76_1_fu_1195_p2;
reg   [0:0] select_ln56_3_reg_2982;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln76_2_fu_1404_p2;
reg   [0:0] brmerge136_reg_3102;
reg    output_stream_TDATA_blk_n;
wire    ap_CS_fsm_state50;
reg   [15:0] reg_603;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state48;
reg   [31:0] out_channels_read_reg_2800;
reg   [31:0] in_channels_read_reg_2805;
reg   [31:0] width_read_reg_2818;
reg   [31:0] height_read_reg_2826;
wire  signed [15:0] trunc_ln52_fu_607_p1;
reg  signed [15:0] trunc_ln52_reg_2833;
wire   [0:0] icmp_fu_621_p2;
reg   [0:0] icmp_reg_2838;
wire    ap_CS_fsm_state2;
wire   [63:0] grp_fu_658_p2;
reg   [63:0] mul_ln26_reg_2853;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [95:0] grp_fu_670_p2;
reg   [95:0] mul_ln26_1_reg_2869;
wire    ap_CS_fsm_state8;
wire   [0:0] exitcond21410_mid138_fu_676_p2;
reg   [0:0] exitcond21410_mid138_reg_2874;
wire    ap_CS_fsm_state9;
reg   [15:0] p_Val2_s_reg_2890;
wire    ap_CS_fsm_state10;
reg   [7:0] ret_V_reg_2895;
reg   [0:0] p_Result_s_reg_2900;
wire   [0:0] cmp23_not_fu_726_p2;
reg   [0:0] cmp23_not_reg_2905;
wire   [0:0] rev134_fu_737_p2;
reg   [0:0] rev134_reg_2910;
wire   [95:0] add_ln52_fu_757_p2;
reg   [95:0] add_ln52_reg_2918;
wire   [0:0] icmp_ln56_fu_763_p2;
reg   [0:0] icmp_ln56_reg_2923;
wire   [0:0] icmp_ln52_fu_752_p2;
wire   [30:0] select_ln52_2_fu_786_p3;
reg   [30:0] select_ln52_2_reg_2934;
wire   [0:0] select_ln52_6_fu_802_p3;
reg   [0:0] select_ln52_6_reg_2949;
wire   [30:0] select_ln56_fu_809_p3;
reg   [30:0] select_ln56_reg_2964;
wire   [7:0] select_ln56_1_fu_896_p3;
reg   [7:0] select_ln56_1_reg_2970;
wire    ap_CS_fsm_state11;
wire   [0:0] select_ln56_2_fu_903_p3;
reg   [0:0] select_ln56_2_reg_2977;
wire   [0:0] select_ln56_3_fu_916_p3;
wire   [0:0] select_ln56_4_fu_934_p3;
wire   [30:0] select_ln56_5_fu_941_p3;
reg   [30:0] select_ln56_5_reg_2994;
wire   [0:0] icmp_ln1003_fu_973_p2;
reg   [0:0] icmp_ln1003_reg_2999;
wire   [7:0] ret_V_47_fu_990_p3;
reg   [7:0] ret_V_47_reg_3004;
wire    ap_CS_fsm_state12;
wire  signed [15:0] grp_fu_2760_p2;
reg  signed [15:0] mul_ln52_reg_3009;
wire    ap_CS_fsm_state13;
wire  signed [31:0] sext_ln353_fu_996_p1;
wire   [0:0] cmp26_not_fu_999_p2;
wire   [0:0] brmerge126_fu_1004_p2;
wire   [30:0] add_ln76_fu_1022_p2;
reg   [30:0] add_ln76_reg_3039;
reg    ap_predicate_op191_read_state14;
reg    ap_block_state14;
reg   [15:0] lshr_ln_reg_3049;
wire    ap_CS_fsm_state15;
wire   [8:0] sub_ln840_fu_1127_p2;
reg   [8:0] sub_ln840_reg_3059;
wire   [0:0] icmp_ln1002_fu_1137_p2;
reg   [0:0] icmp_ln1002_reg_3064;
wire   [31:0] sum_V_4_fu_1181_p2;
wire    ap_CS_fsm_state17;
wire   [30:0] add_ln76_1_fu_1200_p2;
reg   [30:0] add_ln76_1_reg_3077;
reg    ap_predicate_op233_read_state18;
reg    ap_block_state18;
reg   [15:0] lshr_ln93_1_reg_3087;
wire   [30:0] iw_fu_1253_p2;
reg   [30:0] iw_reg_3092;
wire   [0:0] rev138_fu_1267_p2;
wire   [0:0] brmerge136_fu_1273_p2;
wire    ap_CS_fsm_state19;
wire   [8:0] sub_ln840_1_fu_1336_p2;
reg   [8:0] sub_ln840_1_reg_3111;
wire   [0:0] icmp_ln1002_1_fu_1346_p2;
reg   [0:0] icmp_ln1002_1_reg_3116;
wire   [31:0] sum_V_6_fu_1390_p2;
wire    ap_CS_fsm_state21;
wire   [30:0] add_ln76_2_fu_1409_p2;
reg   [30:0] add_ln76_2_reg_3129;
reg    ap_predicate_op281_read_state22;
reg    ap_block_state22;
reg   [15:0] lshr_ln93_2_reg_3139;
wire    ap_CS_fsm_state23;
wire   [8:0] sub_ln840_2_fu_1520_p2;
reg   [8:0] sub_ln840_2_reg_3149;
wire   [0:0] icmp_ln1002_2_fu_1530_p2;
reg   [0:0] icmp_ln1002_2_reg_3154;
wire   [31:0] sum_V_8_fu_1574_p2;
wire    ap_CS_fsm_state25;
wire   [30:0] add_ln76_3_fu_1593_p2;
reg   [30:0] add_ln76_3_reg_3167;
reg    ap_predicate_op324_read_state26;
reg    ap_block_state26;
reg   [15:0] lshr_ln93_4_reg_3177;
wire    ap_CS_fsm_state27;
wire   [8:0] sub_ln840_4_fu_1704_p2;
reg   [8:0] sub_ln840_4_reg_3187;
wire   [0:0] icmp_ln1002_3_fu_1714_p2;
reg   [0:0] icmp_ln1002_3_reg_3192;
wire   [31:0] sum_V_9_fu_1758_p2;
wire    ap_CS_fsm_state29;
wire   [30:0] add_ln76_4_fu_1777_p2;
reg   [30:0] add_ln76_4_reg_3205;
wire    ap_CS_fsm_state30;
reg   [15:0] lshr_ln93_3_reg_3210;
wire   [0:0] icmp_ln76_4_fu_1772_p2;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln1002_4_fu_1838_p2;
reg   [0:0] icmp_ln1002_4_reg_3220;
wire   [31:0] sum_V_10_fu_1943_p2;
wire   [30:0] add_ln76_5_fu_1962_p2;
reg   [30:0] add_ln76_5_reg_3233;
reg    ap_predicate_op407_read_state34;
reg    ap_block_state34;
reg   [15:0] lshr_ln93_5_reg_3243;
wire   [0:0] brmerge145_fu_2015_p2;
wire    ap_CS_fsm_state35;
wire   [8:0] sub_ln840_5_fu_2077_p2;
reg   [8:0] sub_ln840_5_reg_3257;
wire   [0:0] icmp_ln1002_5_fu_2087_p2;
reg   [0:0] icmp_ln1002_5_reg_3262;
wire   [31:0] sum_V_13_fu_2131_p2;
wire    ap_CS_fsm_state37;
wire   [30:0] add_ln76_6_fu_2150_p2;
reg   [30:0] add_ln76_6_reg_3275;
reg    ap_predicate_op451_read_state38;
reg    ap_block_state38;
reg   [15:0] lshr_ln93_6_reg_3285;
wire    ap_CS_fsm_state39;
wire   [8:0] sub_ln840_6_fu_2261_p2;
reg   [8:0] sub_ln840_6_reg_3295;
wire   [0:0] icmp_ln1002_6_fu_2271_p2;
reg   [0:0] icmp_ln1002_6_reg_3300;
wire   [31:0] sum_V_15_fu_2315_p2;
wire    ap_CS_fsm_state41;
wire   [30:0] add_ln76_7_fu_2334_p2;
reg   [30:0] add_ln76_7_reg_3313;
reg    ap_predicate_op494_read_state42;
reg    ap_block_state42;
reg   [15:0] lshr_ln93_7_reg_3323;
wire   [0:0] brmerge155_fu_2387_p2;
wire    ap_CS_fsm_state43;
wire   [8:0] sub_ln840_7_fu_2449_p2;
reg   [8:0] sub_ln840_7_reg_3337;
wire   [0:0] icmp_ln1002_7_fu_2459_p2;
reg   [0:0] icmp_ln1002_7_reg_3342;
wire   [31:0] sum_V_17_fu_2503_p2;
wire    ap_CS_fsm_state45;
wire   [30:0] add_ln76_8_fu_2522_p2;
reg   [30:0] add_ln76_8_reg_3355;
reg    ap_predicate_op538_read_state46;
reg    ap_block_state46;
reg    ap_block_state46_io;
reg   [15:0] lshr_ln93_8_reg_3365;
wire    ap_CS_fsm_state47;
wire   [8:0] sub_ln840_8_fu_2700_p2;
reg   [8:0] sub_ln840_8_reg_3380;
wire   [0:0] icmp_ln1002_8_fu_2710_p2;
reg   [0:0] icmp_ln1002_8_reg_3385;
wire   [31:0] sum_V_18_fu_2754_p2;
wire    ap_CS_fsm_state49;
reg   [30:0] ic_reg_315;
reg   [31:0] sum_V_1_reg_326;
reg   [15:0] input_val_V_17_reg_336;
reg   [30:0] ic_1_reg_347;
reg   [31:0] sum_V_2_reg_358;
reg   [15:0] input_val_V_24_reg_369;
reg   [30:0] ic_2_reg_380;
reg   [31:0] sum_V_3_reg_391;
reg   [15:0] input_val_V_25_reg_402;
reg   [30:0] ic_3_reg_413;
reg   [31:0] sum_V_5_reg_424;
reg   [15:0] input_val_V_18_reg_435;
reg   [30:0] ic_4_reg_446;
reg   [31:0] sum_V_7_reg_457;
reg   [30:0] ic_5_reg_468;
reg   [31:0] sum_V_11_reg_479;
reg   [15:0] input_val_V_23_reg_490;
reg   [30:0] ic_6_reg_501;
reg   [31:0] sum_V_12_reg_512;
reg   [15:0] input_val_V_19_reg_523;
reg   [30:0] ic_7_reg_534;
reg   [31:0] sum_V_14_reg_545;
reg   [15:0] input_val_V_20_reg_556;
reg   [30:0] ic_8_reg_567;
reg   [31:0] sum_V_16_reg_578;
reg   [15:0] input_val_V_21_reg_589;
wire   [63:0] zext_ln52_fu_684_p1;
wire   [63:0] zext_ln52_1_fu_781_p1;
wire   [63:0] zext_ln52_2_fu_793_p1;
wire   [63:0] zext_ln93_fu_1069_p1;
wire   [63:0] zext_ln93_1_fu_1278_p1;
wire   [63:0] zext_ln93_2_fu_1462_p1;
wire   [63:0] zext_ln93_3_fu_1646_p1;
wire   [63:0] zext_ln93_4_fu_1830_p1;
wire   [63:0] zext_ln93_5_fu_2019_p1;
wire   [63:0] zext_ln93_6_fu_2203_p1;
wire   [63:0] zext_ln93_7_fu_2391_p1;
wire   [63:0] zext_ln93_8_fu_2642_p1;
reg   [30:0] iw_1_fu_148;
reg   [30:0] oh_fu_152;
reg   [63:0] indvar_flatten_fu_156;
wire   [63:0] select_ln56_7_fu_2614_p3;
reg   [30:0] oc_fu_160;
reg   [95:0] indvar_flatten41_fu_164;
reg   [31:0] bias_Addr_A_orig;
wire    regslice_both_output_stream_U_apdone_blk;
wire   [31:0] bias_Addr_B_orig;
reg   [31:0] weights_Addr_A_orig;
wire   [30:0] tmp_fu_611_p4;
wire   [31:0] grp_fu_658_p0;
wire   [31:0] grp_fu_658_p1;
wire   [31:0] grp_fu_670_p0;
wire   [63:0] grp_fu_670_p1;
wire   [30:0] oh_4_fu_698_p2;
wire   [31:0] oh_2_cast_fu_704_p1;
wire   [0:0] slt_fu_732_p2;
wire   [31:0] ow_1_cast_fu_743_p1;
wire   [30:0] add_ln52_1_fu_776_p2;
wire   [0:0] exitcond21410_fu_747_p2;
wire   [30:0] select_ln52_1_fu_768_p3;
wire   [7:0] ret_V_mid_fu_823_p4;
wire   [0:0] tmp_2_fu_839_p3;
wire   [30:0] select_ln52_fu_817_p3;
wire   [30:0] add_ln56_1_fu_886_p2;
wire   [7:0] select_ln52_3_fu_833_p3;
wire   [7:0] ret_V_dup_fu_868_p4;
wire   [0:0] select_ln52_4_fu_847_p3;
wire   [0:0] tmp_3_fu_878_p3;
wire   [30:0] add_ln56_fu_862_p2;
wire   [0:0] or_ln52_fu_853_p2;
wire   [0:0] cmp23_not_mid1_fu_910_p2;
wire   [31:0] oh_2_cast_mid1_fu_892_p1;
wire   [0:0] slt135_fu_923_p2;
wire   [0:0] select_ln52_5_fu_857_p3;
wire   [0:0] rev136_fu_928_p2;
wire   [7:0] trunc_ln56_fu_948_p1;
wire   [7:0] trunc_ln56_1_fu_952_p1;
wire   [7:0] select_ln52_7_fu_955_p3;
wire   [7:0] trunc_ln56_2_fu_962_p1;
wire   [7:0] select_ln56_6_fu_966_p3;
wire   [7:0] add_ln56_2_fu_979_p2;
wire   [7:0] select_ln1002_fu_984_p3;
wire   [31:0] zext_ln65_fu_1013_p1;
wire   [15:0] trunc_ln65_fu_1009_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_fu_1028_p2;
wire   [12:0] trunc_ln93_fu_1033_p1;
wire   [16:0] shl_ln_fu_1037_p3;
wire   [16:0] shl_ln93_1_fu_1045_p3;
wire   [16:0] add_ln93_8_fu_1053_p2;
wire   [7:0] trunc_ln1003_fu_1091_p1;
wire   [7:0] ret_V_2_fu_1073_p4;
wire   [0:0] icmp_ln1003_1_fu_1095_p2;
wire   [7:0] ret_V_3_fu_1101_p2;
wire   [0:0] p_Result_1_fu_1083_p3;
wire   [7:0] select_ln1002_1_fu_1107_p3;
wire   [7:0] ret_V_4_fu_1115_p3;
wire  signed [8:0] sext_ln987_fu_1123_p1;
wire   [14:0] trunc_ln1003_1_fu_1133_p1;
wire   [0:0] p_Result_2_fu_1151_p3;
wire   [0:0] ret_V_5_fu_1143_p3;
wire   [0:0] and_ln1002_fu_1159_p2;
wire   [0:0] ret_V_6_fu_1164_p2;
wire   [8:0] select_ln840_fu_1170_p3;
wire  signed [31:0] sext_ln840_fu_1177_p1;
wire   [31:0] zext_ln76_fu_1191_p1;
wire   [15:0] trunc_ln76_fu_1187_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_1_fu_1206_p2;
wire   [12:0] trunc_ln93_1_fu_1211_p1;
wire   [16:0] shl_ln93_3_fu_1223_p3;
wire   [16:0] add_ln93_9_fu_1231_p2;
wire   [16:0] shl_ln93_2_fu_1215_p3;
wire   [16:0] add_ln93_fu_1237_p2;
wire   [31:0] iw_cast_fu_1258_p1;
wire   [0:0] slt137_fu_1262_p2;
wire   [7:0] trunc_ln1003_2_fu_1300_p1;
wire   [7:0] ret_V_7_fu_1282_p4;
wire   [0:0] icmp_ln1003_2_fu_1304_p2;
wire   [7:0] ret_V_8_fu_1310_p2;
wire   [0:0] p_Result_3_fu_1292_p3;
wire   [7:0] select_ln1002_2_fu_1316_p3;
wire   [7:0] ret_V_9_fu_1324_p3;
wire  signed [8:0] sext_ln987_1_fu_1332_p1;
wire   [14:0] trunc_ln1003_3_fu_1342_p1;
wire   [0:0] p_Result_4_fu_1360_p3;
wire   [0:0] ret_V_10_fu_1352_p3;
wire   [0:0] and_ln1002_1_fu_1368_p2;
wire   [0:0] ret_V_11_fu_1373_p2;
wire   [8:0] select_ln840_1_fu_1379_p3;
wire  signed [31:0] sext_ln840_1_fu_1386_p1;
wire   [31:0] zext_ln65_1_fu_1400_p1;
wire   [15:0] trunc_ln65_1_fu_1396_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_2_fu_1415_p2;
wire   [12:0] trunc_ln93_2_fu_1420_p1;
wire   [16:0] shl_ln93_5_fu_1432_p3;
wire   [16:0] add_ln93_10_fu_1440_p2;
wire   [16:0] shl_ln93_4_fu_1424_p3;
wire   [16:0] add_ln93_1_fu_1446_p2;
wire   [7:0] trunc_ln1003_4_fu_1484_p1;
wire   [7:0] ret_V_12_fu_1466_p4;
wire   [0:0] icmp_ln1003_3_fu_1488_p2;
wire   [7:0] ret_V_13_fu_1494_p2;
wire   [0:0] p_Result_5_fu_1476_p3;
wire   [7:0] select_ln1002_3_fu_1500_p3;
wire   [7:0] ret_V_14_fu_1508_p3;
wire  signed [8:0] sext_ln987_2_fu_1516_p1;
wire   [14:0] trunc_ln1003_5_fu_1526_p1;
wire   [0:0] p_Result_6_fu_1544_p3;
wire   [0:0] ret_V_15_fu_1536_p3;
wire   [0:0] and_ln1002_2_fu_1552_p2;
wire   [0:0] ret_V_16_fu_1557_p2;
wire   [8:0] select_ln840_2_fu_1563_p3;
wire  signed [31:0] sext_ln840_2_fu_1570_p1;
wire   [31:0] zext_ln65_2_fu_1584_p1;
wire   [15:0] trunc_ln65_2_fu_1580_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_3_fu_1599_p2;
wire   [12:0] trunc_ln93_3_fu_1604_p1;
wire   [16:0] shl_ln93_9_fu_1616_p3;
wire   [16:0] add_ln93_11_fu_1624_p2;
wire   [16:0] shl_ln93_8_fu_1608_p3;
wire   [16:0] add_ln93_2_fu_1630_p2;
wire   [7:0] trunc_ln1003_6_fu_1668_p1;
wire   [7:0] ret_V_17_fu_1650_p4;
wire   [0:0] icmp_ln1003_4_fu_1672_p2;
wire   [7:0] ret_V_18_fu_1678_p2;
wire   [0:0] p_Result_7_fu_1660_p3;
wire   [7:0] select_ln1002_4_fu_1684_p3;
wire   [7:0] ret_V_19_fu_1692_p3;
wire  signed [8:0] sext_ln987_3_fu_1700_p1;
wire   [14:0] trunc_ln1003_7_fu_1710_p1;
wire   [0:0] p_Result_8_fu_1728_p3;
wire   [0:0] ret_V_20_fu_1720_p3;
wire   [0:0] and_ln1002_3_fu_1736_p2;
wire   [0:0] ret_V_21_fu_1741_p2;
wire   [8:0] select_ln840_4_fu_1747_p3;
wire  signed [31:0] sext_ln840_3_fu_1754_p1;
wire   [31:0] zext_ln65_3_fu_1768_p1;
wire   [15:0] trunc_ln65_3_fu_1764_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_4_fu_1783_p2;
wire   [12:0] trunc_ln93_4_fu_1788_p1;
wire   [16:0] shl_ln93_7_fu_1800_p3;
wire   [16:0] add_ln93_12_fu_1808_p2;
wire   [16:0] shl_ln93_6_fu_1792_p3;
wire   [16:0] add_ln93_3_fu_1814_p2;
wire   [14:0] trunc_ln1003_9_fu_1834_p1;
wire   [7:0] trunc_ln1003_8_fu_1862_p1;
wire   [7:0] ret_V_22_fu_1844_p4;
wire   [0:0] icmp_ln1003_5_fu_1866_p2;
wire   [7:0] ret_V_23_fu_1872_p2;
wire   [0:0] p_Result_9_fu_1854_p3;
wire   [7:0] select_ln1002_5_fu_1878_p3;
wire   [7:0] ret_V_24_fu_1886_p3;
wire   [0:0] p_Result_10_fu_1906_p3;
wire   [0:0] ret_V_25_fu_1898_p3;
wire   [0:0] and_ln1002_4_fu_1914_p2;
wire  signed [8:0] sext_ln987_4_fu_1894_p1;
wire   [0:0] ret_V_26_fu_1919_p2;
wire   [8:0] sub_ln840_3_fu_1925_p2;
wire   [8:0] select_ln840_3_fu_1931_p3;
wire  signed [31:0] sext_ln840_4_fu_1939_p1;
wire   [31:0] zext_ln76_1_fu_1953_p1;
wire   [15:0] trunc_ln76_1_fu_1949_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_5_fu_1968_p2;
wire   [12:0] trunc_ln93_5_fu_1973_p1;
wire   [16:0] shl_ln93_10_fu_1985_p3;
wire   [16:0] add_ln93_13_fu_1993_p2;
wire   [16:0] shl_ln93_s_fu_1977_p3;
wire   [16:0] add_ln93_4_fu_1999_p2;
wire   [7:0] trunc_ln1003_10_fu_2041_p1;
wire   [7:0] ret_V_27_fu_2023_p4;
wire   [0:0] icmp_ln1003_6_fu_2045_p2;
wire   [7:0] ret_V_28_fu_2051_p2;
wire   [0:0] p_Result_11_fu_2033_p3;
wire   [7:0] select_ln1002_6_fu_2057_p3;
wire   [7:0] ret_V_29_fu_2065_p3;
wire  signed [8:0] sext_ln987_5_fu_2073_p1;
wire   [14:0] trunc_ln1003_11_fu_2083_p1;
wire   [0:0] p_Result_12_fu_2101_p3;
wire   [0:0] ret_V_30_fu_2093_p3;
wire   [0:0] and_ln1002_5_fu_2109_p2;
wire   [0:0] ret_V_31_fu_2114_p2;
wire   [8:0] select_ln840_5_fu_2120_p3;
wire  signed [31:0] sext_ln840_5_fu_2127_p1;
wire   [31:0] zext_ln65_4_fu_2141_p1;
wire   [15:0] trunc_ln65_4_fu_2137_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_6_fu_2156_p2;
wire   [12:0] trunc_ln93_6_fu_2161_p1;
wire   [16:0] shl_ln93_12_fu_2173_p3;
wire   [16:0] add_ln93_14_fu_2181_p2;
wire   [16:0] shl_ln93_11_fu_2165_p3;
wire   [16:0] add_ln93_5_fu_2187_p2;
wire   [7:0] trunc_ln1003_12_fu_2225_p1;
wire   [7:0] ret_V_32_fu_2207_p4;
wire   [0:0] icmp_ln1003_7_fu_2229_p2;
wire   [7:0] ret_V_33_fu_2235_p2;
wire   [0:0] p_Result_13_fu_2217_p3;
wire   [7:0] select_ln1002_7_fu_2241_p3;
wire   [7:0] ret_V_34_fu_2249_p3;
wire  signed [8:0] sext_ln987_6_fu_2257_p1;
wire   [14:0] trunc_ln1003_13_fu_2267_p1;
wire   [0:0] p_Result_14_fu_2285_p3;
wire   [0:0] ret_V_35_fu_2277_p3;
wire   [0:0] and_ln1002_6_fu_2293_p2;
wire   [0:0] ret_V_36_fu_2298_p2;
wire   [8:0] select_ln840_6_fu_2304_p3;
wire  signed [31:0] sext_ln840_6_fu_2311_p1;
wire   [31:0] zext_ln76_2_fu_2325_p1;
wire   [15:0] trunc_ln76_2_fu_2321_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_7_fu_2340_p2;
wire   [12:0] trunc_ln93_7_fu_2345_p1;
wire   [16:0] shl_ln93_14_fu_2357_p3;
wire   [16:0] add_ln93_15_fu_2365_p2;
wire   [16:0] shl_ln93_13_fu_2349_p3;
wire   [16:0] add_ln93_6_fu_2371_p2;
wire   [7:0] trunc_ln1003_14_fu_2413_p1;
wire   [7:0] ret_V_37_fu_2395_p4;
wire   [0:0] icmp_ln1003_8_fu_2417_p2;
wire   [7:0] ret_V_38_fu_2423_p2;
wire   [0:0] p_Result_15_fu_2405_p3;
wire   [7:0] select_ln1002_8_fu_2429_p3;
wire   [7:0] ret_V_39_fu_2437_p3;
wire  signed [8:0] sext_ln987_7_fu_2445_p1;
wire   [14:0] trunc_ln1003_15_fu_2455_p1;
wire   [0:0] p_Result_16_fu_2473_p3;
wire   [0:0] ret_V_40_fu_2465_p3;
wire   [0:0] and_ln1002_7_fu_2481_p2;
wire   [0:0] ret_V_41_fu_2486_p2;
wire   [8:0] select_ln840_7_fu_2492_p3;
wire  signed [31:0] sext_ln840_7_fu_2499_p1;
wire   [31:0] zext_ln76_3_fu_2513_p1;
wire   [15:0] trunc_ln76_3_fu_2509_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln90_8_fu_2528_p2;
wire   [12:0] trunc_ln93_8_fu_2533_p1;
wire   [16:0] shl_ln93_16_fu_2545_p3;
wire   [16:0] add_ln93_16_fu_2553_p2;
wire   [16:0] shl_ln93_15_fu_2537_p3;
wire   [16:0] add_ln93_7_fu_2559_p2;
wire   [7:0] tmp_s_fu_2581_p4;
wire   [0:0] icmp_ln1035_fu_2575_p2;
wire   [15:0] and_ln_fu_2591_p3;
wire   [63:0] add_ln56_3_fu_2608_p2;
wire   [7:0] trunc_ln1003_16_fu_2664_p1;
wire   [7:0] ret_V_42_fu_2646_p4;
wire   [0:0] icmp_ln1003_9_fu_2668_p2;
wire   [7:0] ret_V_43_fu_2674_p2;
wire   [0:0] p_Result_17_fu_2656_p3;
wire   [7:0] select_ln1002_9_fu_2680_p3;
wire   [7:0] ret_V_44_fu_2688_p3;
wire  signed [8:0] sext_ln987_8_fu_2696_p1;
wire   [14:0] trunc_ln1003_17_fu_2706_p1;
wire   [0:0] p_Result_18_fu_2724_p3;
wire   [0:0] ret_V_45_fu_2716_p3;
wire   [0:0] and_ln1002_8_fu_2732_p2;
wire   [0:0] ret_V_46_fu_2737_p2;
wire   [8:0] select_ln840_8_fu_2743_p3;
wire  signed [31:0] sext_ln840_8_fu_2750_p1;
wire  signed [15:0] grp_fu_2760_p0;
reg    grp_fu_2760_ce;
reg   [49:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    regslice_both_input_stream_U_apdone_blk;
wire   [15:0] input_stream_TDATA_int_regslice;
wire    input_stream_TVALID_int_regslice;
reg    input_stream_TREADY_int_regslice;
wire    regslice_both_input_stream_U_ack_in;
wire   [15:0] output_stream_TDATA_int_regslice;
reg    output_stream_TVALID_int_regslice;
wire    output_stream_TREADY_int_regslice;
wire    regslice_both_output_stream_U_vld_out;
wire   [63:0] grp_fu_658_p00;
wire   [63:0] grp_fu_658_p10;
wire   [95:0] grp_fu_670_p00;
wire   [95:0] grp_fu_670_p10;
reg    ap_condition_2359;
reg    ap_condition_2365;
reg    ap_condition_2371;
reg    ap_condition_2373;
reg    ap_condition_2417;
reg    ap_condition_2369;
reg    ap_condition_2361;
reg    ap_condition_2363;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'd1;
end

conv2d_layer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .height(height),
    .width(width),
    .in_channels(in_channels),
    .out_channels(out_channels),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

conv2d_layer_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_658_p0),
    .din1(grp_fu_658_p1),
    .ce(1'b1),
    .dout(grp_fu_658_p2)
);

conv2d_layer_mul_32ns_64ns_96_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_5_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_670_p0),
    .din1(grp_fu_670_p1),
    .ce(1'b1),
    .dout(grp_fu_670_p2)
);

conv2d_layer_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2760_p0),
    .din1(trunc_ln52_reg_2833),
    .ce(grp_fu_2760_ce),
    .dout(grp_fu_2760_p2)
);

conv2d_layer_regslice_both #(
    .DataWidth( 16 ))
regslice_both_input_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_stream_TDATA),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_U_ack_in),
    .data_out(input_stream_TDATA_int_regslice),
    .vld_out(input_stream_TVALID_int_regslice),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_U_apdone_blk)
);

conv2d_layer_regslice_both #(
    .DataWidth( 16 ))
regslice_both_output_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_stream_TDATA_int_regslice),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(output_stream_TREADY_int_regslice),
    .data_out(output_stream_TDATA),
    .vld_out(regslice_both_output_stream_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln76_fu_1017_p2 == 1'd0))) begin
        ic_1_reg_347 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        ic_1_reg_347 <= add_ln76_1_reg_3077;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd0))) begin
        ic_2_reg_380 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        ic_2_reg_380 <= add_ln76_2_reg_3129;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (icmp_ln76_2_fu_1404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        ic_3_reg_413 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ic_3_reg_413 <= add_ln76_3_reg_3167;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln76_3_fu_1588_p2 == 1'd0))) begin
        ic_4_reg_446 <= 31'd0;
    end else if (((input_stream_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        ic_4_reg_446 <= add_ln76_4_reg_3205;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_4_fu_1772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        ic_5_reg_468 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        ic_5_reg_468 <= add_ln76_5_reg_3233;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd0))) begin
        ic_6_reg_501 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        ic_6_reg_501 <= add_ln76_6_reg_3275;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state38) & (icmp_ln76_6_fu_2145_p2 == 1'd0))) begin
        ic_7_reg_534 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        ic_7_reg_534 <= add_ln76_7_reg_3313;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd0))) begin
        ic_8_reg_567 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        ic_8_reg_567 <= add_ln76_8_reg_3355;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ic_reg_315 <= add_ln76_reg_3039;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ic_reg_315 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten41_fu_164 <= 96'd0;
    end else if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
        indvar_flatten41_fu_164 <= add_ln52_reg_2918;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_156 <= 64'd0;
    end else if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
        indvar_flatten_fu_156 <= select_ln56_7_fu_2614_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2359)) begin
        if ((brmerge126_reg_3032 == 1'd1)) begin
            input_val_V_17_reg_336 <= 16'd0;
        end else if ((brmerge126_reg_3032 == 1'd0)) begin
            input_val_V_17_reg_336 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2365)) begin
        if ((cmp26_not_reg_3027 == 1'd1)) begin
            input_val_V_18_reg_435 <= 16'd0;
        end else if ((cmp26_not_reg_3027 == 1'd0)) begin
            input_val_V_18_reg_435 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2371)) begin
        if ((brmerge145_reg_3248 == 1'd1)) begin
            input_val_V_19_reg_523 <= 16'd0;
        end else if ((brmerge145_reg_3248 == 1'd0)) begin
            input_val_V_19_reg_523 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2373)) begin
        if ((select_ln56_4_reg_2988 == 1'd1)) begin
            input_val_V_20_reg_556 <= 16'd0;
        end else if ((select_ln56_4_reg_2988 == 1'd0)) begin
            input_val_V_20_reg_556 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2417)) begin
        if ((brmerge155_reg_3328 == 1'd1)) begin
            input_val_V_21_reg_589 <= 16'd0;
        end else if ((brmerge155_reg_3328 == 1'd0)) begin
            input_val_V_21_reg_589 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2369)) begin
        if ((rev138_reg_3097 == 1'd1)) begin
            input_val_V_23_reg_490 <= 16'd0;
        end else if ((rev138_reg_3097 == 1'd0)) begin
            input_val_V_23_reg_490 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2361)) begin
        if ((select_ln56_3_reg_2982 == 1'd1)) begin
            input_val_V_24_reg_369 <= 16'd0;
        end else if ((select_ln56_3_reg_2982 == 1'd0)) begin
            input_val_V_24_reg_369 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2363)) begin
        if ((brmerge136_reg_3102 == 1'd1)) begin
            input_val_V_25_reg_402 <= 16'd0;
        end else if ((brmerge136_reg_3102 == 1'd0)) begin
            input_val_V_25_reg_402 <= input_stream_TDATA_int_regslice;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        iw_1_fu_148 <= 31'd0;
    end else if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
        iw_1_fu_148 <= iw_reg_3092;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        oc_fu_160 <= 31'd0;
    end else if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
        oc_fu_160 <= select_ln52_2_reg_2934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        oh_fu_152 <= 31'd0;
    end else if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
        oh_fu_152 <= select_ln56_5_reg_2994;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_4_fu_1772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        sum_V_11_reg_479 <= sum_V_7_reg_457;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        sum_V_11_reg_479 <= sum_V_13_fu_2131_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd0))) begin
        sum_V_12_reg_512 <= sum_V_11_reg_479;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        sum_V_12_reg_512 <= sum_V_15_fu_2315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state38) & (icmp_ln76_6_fu_2145_p2 == 1'd0))) begin
        sum_V_14_reg_545 <= sum_V_12_reg_512;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sum_V_14_reg_545 <= sum_V_17_fu_2503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd0))) begin
        sum_V_16_reg_578 <= sum_V_14_reg_545;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        sum_V_16_reg_578 <= sum_V_18_fu_2754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sum_V_1_reg_326 <= sum_V_4_fu_1181_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sum_V_1_reg_326 <= sext_ln353_fu_996_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln76_fu_1017_p2 == 1'd0))) begin
        sum_V_2_reg_358 <= sum_V_1_reg_326;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sum_V_2_reg_358 <= sum_V_6_fu_1390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd0))) begin
        sum_V_3_reg_391 <= sum_V_2_reg_358;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sum_V_3_reg_391 <= sum_V_8_fu_1574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (icmp_ln76_2_fu_1404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        sum_V_5_reg_424 <= sum_V_3_reg_391;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        sum_V_5_reg_424 <= sum_V_9_fu_1758_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln76_3_fu_1588_p2 == 1'd0))) begin
        sum_V_7_reg_457 <= sum_V_5_reg_424;
    end else if (((input_stream_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        sum_V_7_reg_457 <= sum_V_10_fu_1943_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln52_reg_2918 <= add_ln52_fu_757_p2;
        cmp23_not_reg_2905 <= cmp23_not_fu_726_p2;
        p_Result_s_reg_2900 <= bias_Dout_A[32'd15];
        p_Val2_s_reg_2890 <= bias_Dout_A;
        ret_V_reg_2895 <= {{bias_Dout_A[15:8]}};
        rev134_reg_2910 <= rev134_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln76_1_reg_3077 <= add_ln76_1_fu_1200_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state22))) begin
        add_ln76_2_reg_3129 <= add_ln76_2_fu_1409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln76_3_reg_3167 <= add_ln76_3_fu_1593_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln76_4_reg_3205 <= add_ln76_4_fu_1777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        add_ln76_5_reg_3233 <= add_ln76_5_fu_1962_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state38))) begin
        add_ln76_6_reg_3275 <= add_ln76_6_fu_2150_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state42))) begin
        add_ln76_7_reg_3313 <= add_ln76_7_fu_2334_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46))) begin
        add_ln76_8_reg_3355 <= add_ln76_8_fu_2522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln76_reg_3039 <= add_ln76_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        brmerge126_reg_3032 <= brmerge126_fu_1004_p2;
        cmp26_not_reg_3027 <= cmp26_not_fu_999_p2;
        mul_ln52_reg_3009 <= grp_fu_2760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd0))) begin
        brmerge136_reg_3102 <= brmerge136_fu_1273_p2;
        iw_reg_3092 <= iw_fu_1253_p2;
        rev138_reg_3097 <= rev138_fu_1267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd0))) begin
        brmerge145_reg_3248 <= brmerge145_fu_2015_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd0))) begin
        brmerge155_reg_3328 <= brmerge155_fu_2387_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        exitcond21410_mid138_reg_2874 <= exitcond21410_mid138_fu_676_p2;
        mul_ln26_1_reg_2869 <= grp_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        height_read_reg_2826 <= height;
        icmp_reg_2838 <= icmp_fu_621_p2;
        in_channels_read_reg_2805 <= in_channels;
        out_channels_read_reg_2800 <= out_channels;
        trunc_ln52_reg_2833 <= trunc_ln52_fu_607_p1;
        width_read_reg_2818 <= width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        icmp_ln1002_1_reg_3116 <= icmp_ln1002_1_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        icmp_ln1002_2_reg_3154 <= icmp_ln1002_2_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        icmp_ln1002_3_reg_3192 <= icmp_ln1002_3_fu_1714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        icmp_ln1002_4_reg_3220 <= icmp_ln1002_4_fu_1838_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        icmp_ln1002_5_reg_3262 <= icmp_ln1002_5_fu_2087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        icmp_ln1002_6_reg_3300 <= icmp_ln1002_6_fu_2271_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        icmp_ln1002_7_reg_3342 <= icmp_ln1002_7_fu_2459_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        icmp_ln1002_8_reg_3385 <= icmp_ln1002_8_fu_2710_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln1002_reg_3064 <= icmp_ln1002_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln1003_reg_2999 <= icmp_ln1003_fu_973_p2;
        select_ln56_1_reg_2970 <= select_ln56_1_fu_896_p3;
        select_ln56_2_reg_2977 <= select_ln56_2_fu_903_p3;
        select_ln56_3_reg_2982 <= select_ln56_3_fu_916_p3;
        select_ln56_4_reg_2988 <= select_ln56_4_fu_934_p3;
        select_ln56_5_reg_2994 <= select_ln56_5_fu_941_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_752_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln56_reg_2923 <= icmp_ln56_fu_763_p2;
        select_ln52_2_reg_2934 <= select_ln52_2_fu_786_p3;
        select_ln52_6_reg_2949 <= select_ln52_6_fu_802_p3;
        select_ln56_reg_2964 <= select_ln56_fu_809_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd1))) begin
        lshr_ln93_1_reg_3087 <= {{add_ln93_fu_1237_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_2_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        lshr_ln93_2_reg_3139 <= {{add_ln93_1_fu_1446_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_4_fu_1772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        lshr_ln93_3_reg_3210 <= {{add_ln93_3_fu_1814_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln76_3_fu_1588_p2 == 1'd1))) begin
        lshr_ln93_4_reg_3177 <= {{add_ln93_2_fu_1630_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd1))) begin
        lshr_ln93_5_reg_3243 <= {{add_ln93_4_fu_1999_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln76_6_fu_2145_p2 == 1'd1))) begin
        lshr_ln93_6_reg_3285 <= {{add_ln93_5_fu_2187_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd1))) begin
        lshr_ln93_7_reg_3323 <= {{add_ln93_6_fu_2371_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd1))) begin
        lshr_ln93_8_reg_3365 <= {{add_ln93_7_fu_2559_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln76_fu_1017_p2 == 1'd1))) begin
        lshr_ln_reg_3049 <= {{add_ln93_8_fu_1053_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln26_reg_2853 <= grp_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_603 <= weights_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ret_V_47_reg_3004 <= ret_V_47_fu_990_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        sub_ln840_1_reg_3111 <= sub_ln840_1_fu_1336_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sub_ln840_2_reg_3149 <= sub_ln840_2_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sub_ln840_4_reg_3187 <= sub_ln840_4_fu_1704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        sub_ln840_5_reg_3257 <= sub_ln840_5_fu_2077_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        sub_ln840_6_reg_3295 <= sub_ln840_6_fu_2261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        sub_ln840_7_reg_3337 <= sub_ln840_7_fu_2449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sub_ln840_8_reg_3380 <= sub_ln840_8_fu_2700_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sub_ln840_reg_3059 <= sub_ln840_fu_1127_p2;
    end
end

always @ (*) begin
    if ((regslice_both_output_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((input_stream_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if (((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0)))) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((output_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_output_stream_U_apdone_blk == 1'b0) & (icmp_ln52_fu_752_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_output_stream_U_apdone_blk == 1'b0) & (icmp_ln52_fu_752_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bias_Addr_A_orig = zext_ln52_2_fu_793_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        bias_Addr_A_orig = zext_ln52_fu_684_p1;
    end else begin
        bias_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((regslice_both_output_stream_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10)))) begin
        bias_EN_A = 1'b1;
    end else begin
        bias_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_output_stream_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
        bias_EN_B = 1'b1;
    end else begin
        bias_EN_B = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((regslice_both_output_stream_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10)))) begin
        grp_fu_2760_ce = 1'b1;
    end else begin
        grp_fu_2760_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((brmerge136_reg_3102 == 1'd0) & (icmp_ln76_2_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_CS_fsm_state18) & (select_ln56_3_reg_2982 == 1'd0) & (icmp_ln76_1_fu_1195_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state34) & (rev138_reg_3097 == 1'd0) & (icmp_ln76_5_fu_1957_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state46) & (brmerge155_reg_3328 == 1'd0) & (icmp_ln76_8_fu_2517_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state42) & (select_ln56_4_reg_2988 == 1'd0) & (icmp_ln76_7_fu_2329_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state38) & (brmerge145_reg_3248 == 1'd0) & (icmp_ln76_6_fu_2145_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state26) & (cmp26_not_reg_3027 == 1'd0) & (icmp_ln76_3_fu_1588_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (brmerge126_reg_3032 == 1'd0) & (icmp_ln76_fu_1017_p2 == 1'd1)))) begin
        input_stream_TDATA_blk_n = input_stream_TVALID_int_regslice;
    end else begin
        input_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (ap_predicate_op538_read_state46 == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((input_stream_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | (~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op191_read_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | (~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op494_read_state42 == 1'b1) & (1'b1 == ap_CS_fsm_state42)) | (~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op451_read_state38 == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | (~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op407_read_state34 == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | (~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op324_read_state26 == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op281_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | (~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (ap_predicate_op233_read_state18 == 1'b1) & (1'b1 == ap_CS_fsm_state18)))) begin
        input_stream_TREADY_int_regslice = 1'b1;
    end else begin
        input_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | ((1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0)))) begin
        output_stream_TDATA_blk_n = output_stream_TREADY_int_regslice;
    end else begin
        output_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
        output_stream_TVALID_int_regslice = 1'b1;
    end else begin
        output_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        weights_Addr_A_orig = zext_ln93_8_fu_2642_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        weights_Addr_A_orig = zext_ln93_7_fu_2391_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        weights_Addr_A_orig = zext_ln93_6_fu_2203_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        weights_Addr_A_orig = zext_ln93_5_fu_2019_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        weights_Addr_A_orig = zext_ln93_4_fu_1830_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        weights_Addr_A_orig = zext_ln93_3_fu_1646_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        weights_Addr_A_orig = zext_ln93_2_fu_1462_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        weights_Addr_A_orig = zext_ln93_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        weights_Addr_A_orig = zext_ln93_fu_1069_p1;
    end else begin
        weights_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15))) begin
        weights_EN_A = 1'b1;
    end else begin
        weights_EN_A = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((regslice_both_output_stream_U_apdone_blk == 1'b0) & (icmp_ln52_fu_752_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((regslice_both_output_stream_U_apdone_blk == 1'b0) & (icmp_ln52_fu_752_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln76_fu_1017_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if ((~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln76_fu_1017_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state18 : begin
            if ((~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state22 : begin
            if ((~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (icmp_ln76_2_fu_1404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if ((~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (icmp_ln76_2_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state26 : begin
            if ((~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln76_3_fu_1588_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if ((~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln76_3_fu_1588_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln76_4_fu_1772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((input_stream_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if ((~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if ((~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state38 : begin
            if ((~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state38) & (icmp_ln76_6_fu_2145_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if ((~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state38) & (icmp_ln76_6_fu_2145_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state42 : begin
            if ((~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if ((~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state46 : begin
            if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else if ((~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state50 : begin
            if (((output_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln52_1_fu_776_p2 = (oc_fu_160 + 31'd1);

assign add_ln52_fu_757_p2 = (indvar_flatten41_fu_164 + 96'd1);

assign add_ln56_1_fu_886_p2 = (select_ln52_fu_817_p3 + 31'd2);

assign add_ln56_2_fu_979_p2 = (select_ln56_1_reg_2970 + 8'd1);

assign add_ln56_3_fu_2608_p2 = (indvar_flatten_fu_156 + 64'd1);

assign add_ln56_fu_862_p2 = (select_ln52_fu_817_p3 + 31'd1);

assign add_ln76_1_fu_1200_p2 = (ic_1_reg_347 + 31'd1);

assign add_ln76_2_fu_1409_p2 = (ic_2_reg_380 + 31'd1);

assign add_ln76_3_fu_1593_p2 = (ic_3_reg_413 + 31'd1);

assign add_ln76_4_fu_1777_p2 = (ic_4_reg_446 + 31'd1);

assign add_ln76_5_fu_1962_p2 = (ic_5_reg_468 + 31'd1);

assign add_ln76_6_fu_2150_p2 = (ic_6_reg_501 + 31'd1);

assign add_ln76_7_fu_2334_p2 = (ic_7_reg_534 + 31'd1);

assign add_ln76_8_fu_2522_p2 = (ic_8_reg_567 + 31'd1);

assign add_ln76_fu_1022_p2 = (ic_reg_315 + 31'd1);

assign add_ln90_1_fu_1206_p2 = ($signed(trunc_ln76_fu_1187_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_2_fu_1415_p2 = ($signed(trunc_ln65_1_fu_1396_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_3_fu_1599_p2 = ($signed(trunc_ln65_2_fu_1580_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_4_fu_1783_p2 = ($signed(trunc_ln65_3_fu_1764_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_5_fu_1968_p2 = ($signed(trunc_ln76_1_fu_1949_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_6_fu_2156_p2 = ($signed(trunc_ln65_4_fu_2137_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_7_fu_2340_p2 = ($signed(trunc_ln76_2_fu_2321_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_8_fu_2528_p2 = ($signed(trunc_ln76_3_fu_2509_p1) + $signed(mul_ln52_reg_3009));

assign add_ln90_fu_1028_p2 = ($signed(trunc_ln65_fu_1009_p1) + $signed(mul_ln52_reg_3009));

assign add_ln93_10_fu_1440_p2 = (shl_ln93_5_fu_1432_p3 + 17'd4);

assign add_ln93_11_fu_1624_p2 = (shl_ln93_9_fu_1616_p3 + 17'd6);

assign add_ln93_12_fu_1808_p2 = (shl_ln93_7_fu_1800_p3 + 17'd8);

assign add_ln93_13_fu_1993_p2 = (shl_ln93_10_fu_1985_p3 + 17'd10);

assign add_ln93_14_fu_2181_p2 = (shl_ln93_12_fu_2173_p3 + 17'd12);

assign add_ln93_15_fu_2365_p2 = (shl_ln93_14_fu_2357_p3 + 17'd14);

assign add_ln93_16_fu_2553_p2 = (shl_ln93_16_fu_2545_p3 + 17'd16);

assign add_ln93_1_fu_1446_p2 = (add_ln93_10_fu_1440_p2 + shl_ln93_4_fu_1424_p3);

assign add_ln93_2_fu_1630_p2 = (add_ln93_11_fu_1624_p2 + shl_ln93_8_fu_1608_p3);

assign add_ln93_3_fu_1814_p2 = (add_ln93_12_fu_1808_p2 + shl_ln93_6_fu_1792_p3);

assign add_ln93_4_fu_1999_p2 = (add_ln93_13_fu_1993_p2 + shl_ln93_s_fu_1977_p3);

assign add_ln93_5_fu_2187_p2 = (add_ln93_14_fu_2181_p2 + shl_ln93_11_fu_2165_p3);

assign add_ln93_6_fu_2371_p2 = (add_ln93_15_fu_2365_p2 + shl_ln93_13_fu_2349_p3);

assign add_ln93_7_fu_2559_p2 = (add_ln93_16_fu_2553_p2 + shl_ln93_15_fu_2537_p3);

assign add_ln93_8_fu_1053_p2 = (shl_ln_fu_1037_p3 + shl_ln93_1_fu_1045_p3);

assign add_ln93_9_fu_1231_p2 = (shl_ln93_3_fu_1223_p3 + 17'd2);

assign add_ln93_fu_1237_p2 = (add_ln93_9_fu_1231_p2 + shl_ln93_2_fu_1215_p3);

assign and_ln1002_1_fu_1368_p2 = (p_Result_4_fu_1360_p3 & icmp_ln1002_1_reg_3116);

assign and_ln1002_2_fu_1552_p2 = (p_Result_6_fu_1544_p3 & icmp_ln1002_2_reg_3154);

assign and_ln1002_3_fu_1736_p2 = (p_Result_8_fu_1728_p3 & icmp_ln1002_3_reg_3192);

assign and_ln1002_4_fu_1914_p2 = (p_Result_10_fu_1906_p3 & icmp_ln1002_4_reg_3220);

assign and_ln1002_5_fu_2109_p2 = (p_Result_12_fu_2101_p3 & icmp_ln1002_5_reg_3262);

assign and_ln1002_6_fu_2293_p2 = (p_Result_14_fu_2285_p3 & icmp_ln1002_6_reg_3300);

assign and_ln1002_7_fu_2481_p2 = (p_Result_16_fu_2473_p3 & icmp_ln1002_7_reg_3342);

assign and_ln1002_8_fu_2732_p2 = (p_Result_18_fu_2724_p3 & icmp_ln1002_8_reg_3385);

assign and_ln1002_fu_1159_p2 = (p_Result_2_fu_1151_p3 & icmp_ln1002_reg_3064);

assign and_ln_fu_2591_p3 = {{tmp_s_fu_2581_p4}, {8'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state14 = ((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state18 = ((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state22 = ((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state26 = ((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state34 = ((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state38 = ((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state42 = ((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state46 = (((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_state46_io = ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2359 = (~((ap_predicate_op191_read_state14 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln76_fu_1017_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2361 = (~((ap_predicate_op233_read_state18 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln76_1_fu_1195_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2363 = (~((ap_predicate_op281_read_state22 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (icmp_ln76_2_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22));
end

always @ (*) begin
    ap_condition_2365 = (~((ap_predicate_op324_read_state26 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln76_3_fu_1588_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2369 = (~((ap_predicate_op407_read_state34 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln76_5_fu_1957_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2371 = (~((ap_predicate_op451_read_state38 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state38) & (icmp_ln76_6_fu_2145_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2373 = (~((ap_predicate_op494_read_state42 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state42) & (icmp_ln76_7_fu_2329_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2417 = (~((1'b1 == ap_block_state46_io) | ((ap_predicate_op538_read_state46 == 1'b1) & (input_stream_TVALID_int_regslice == 1'b0)) | ((output_stream_TREADY_int_regslice == 1'b0) & (icmp_ln76_8_fu_2517_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state46) & (icmp_ln76_8_fu_2517_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op191_read_state14 = ((brmerge126_reg_3032 == 1'd0) & (icmp_ln76_fu_1017_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op233_read_state18 = ((select_ln56_3_reg_2982 == 1'd0) & (icmp_ln76_1_fu_1195_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op281_read_state22 = ((brmerge136_reg_3102 == 1'd0) & (icmp_ln76_2_fu_1404_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op324_read_state26 = ((cmp26_not_reg_3027 == 1'd0) & (icmp_ln76_3_fu_1588_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op407_read_state34 = ((rev138_reg_3097 == 1'd0) & (icmp_ln76_5_fu_1957_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op451_read_state38 = ((brmerge145_reg_3248 == 1'd0) & (icmp_ln76_6_fu_2145_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op494_read_state42 = ((select_ln56_4_reg_2988 == 1'd0) & (icmp_ln76_7_fu_2329_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op538_read_state46 = ((brmerge155_reg_3328 == 1'd0) & (icmp_ln76_8_fu_2517_p2 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bias_Addr_A = bias_Addr_A_orig << 32'd1;

assign bias_Addr_B = bias_Addr_B_orig << 32'd1;

assign bias_Addr_B_orig = zext_ln52_1_fu_781_p1;

assign bias_Clk_A = ap_clk;

assign bias_Clk_B = ap_clk;

assign bias_Din_A = 16'd0;

assign bias_Din_B = 16'd0;

assign bias_Rst_A = ap_rst_n_inv;

assign bias_Rst_B = ap_rst_n_inv;

assign bias_WEN_A = 2'd0;

assign bias_WEN_B = 2'd0;

assign brmerge126_fu_1004_p2 = (select_ln56_3_reg_2982 | cmp26_not_fu_999_p2);

assign brmerge136_fu_1273_p2 = (select_ln56_3_reg_2982 | rev138_fu_1267_p2);

assign brmerge145_fu_2015_p2 = (select_ln56_4_reg_2988 | cmp26_not_reg_3027);

assign brmerge155_fu_2387_p2 = (select_ln56_4_reg_2988 | rev138_reg_3097);

assign cmp23_not_fu_726_p2 = ((oh_fu_152 == 31'd0) ? 1'b1 : 1'b0);

assign cmp23_not_mid1_fu_910_p2 = ((add_ln56_fu_862_p2 == 31'd0) ? 1'b1 : 1'b0);

assign cmp26_not_fu_999_p2 = ((select_ln56_reg_2964 == 31'd0) ? 1'b1 : 1'b0);

assign exitcond21410_fu_747_p2 = (($signed(ow_1_cast_fu_743_p1) < $signed(width_read_reg_2818)) ? 1'b1 : 1'b0);

assign exitcond21410_mid138_fu_676_p2 = (($signed(width_read_reg_2818) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_2760_p0 = select_ln52_2_fu_786_p3[15:0];

assign grp_fu_658_p0 = grp_fu_658_p00;

assign grp_fu_658_p00 = height_read_reg_2826;

assign grp_fu_658_p1 = grp_fu_658_p10;

assign grp_fu_658_p10 = width_read_reg_2818;

assign grp_fu_670_p0 = grp_fu_670_p00;

assign grp_fu_670_p00 = out_channels_read_reg_2800;

assign grp_fu_670_p1 = grp_fu_670_p10;

assign grp_fu_670_p10 = mul_ln26_reg_2853;

assign icmp_fu_621_p2 = (($signed(tmp_fu_611_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1002_1_fu_1346_p2 = ((trunc_ln1003_3_fu_1342_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_2_fu_1530_p2 = ((trunc_ln1003_5_fu_1526_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_3_fu_1714_p2 = ((trunc_ln1003_7_fu_1710_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_4_fu_1838_p2 = ((trunc_ln1003_9_fu_1834_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_5_fu_2087_p2 = ((trunc_ln1003_11_fu_2083_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_6_fu_2271_p2 = ((trunc_ln1003_13_fu_2267_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_7_fu_2459_p2 = ((trunc_ln1003_15_fu_2455_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_8_fu_2710_p2 = ((trunc_ln1003_17_fu_2706_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_fu_1137_p2 = ((trunc_ln1003_1_fu_1133_p1 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_1_fu_1095_p2 = ((trunc_ln1003_fu_1091_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_2_fu_1304_p2 = ((trunc_ln1003_2_fu_1300_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_3_fu_1488_p2 = ((trunc_ln1003_4_fu_1484_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_4_fu_1672_p2 = ((trunc_ln1003_6_fu_1668_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_5_fu_1866_p2 = ((trunc_ln1003_8_fu_1862_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_6_fu_2045_p2 = ((trunc_ln1003_10_fu_2041_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_7_fu_2229_p2 = ((trunc_ln1003_12_fu_2225_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_8_fu_2417_p2 = ((trunc_ln1003_14_fu_2413_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_9_fu_2668_p2 = ((trunc_ln1003_16_fu_2664_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1003_fu_973_p2 = ((select_ln56_6_fu_966_p3 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_2575_p2 = (($signed(sum_V_16_reg_578) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_752_p2 = ((indvar_flatten41_fu_164 == mul_ln26_1_reg_2869) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_763_p2 = ((indvar_flatten_fu_156 == mul_ln26_reg_2853) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_1195_p2 = (($signed(zext_ln76_fu_1191_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_1404_p2 = (($signed(zext_ln65_1_fu_1400_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_1588_p2 = (($signed(zext_ln65_2_fu_1584_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_4_fu_1772_p2 = (($signed(zext_ln65_3_fu_1768_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_5_fu_1957_p2 = (($signed(zext_ln76_1_fu_1953_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_2145_p2 = (($signed(zext_ln65_4_fu_2141_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_2329_p2 = (($signed(zext_ln76_2_fu_2325_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_8_fu_2517_p2 = (($signed(zext_ln76_3_fu_2513_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1017_p2 = (($signed(zext_ln65_fu_1013_p1) < $signed(in_channels_read_reg_2805)) ? 1'b1 : 1'b0);

assign input_stream_TREADY = regslice_both_input_stream_U_ack_in;

assign iw_cast_fu_1258_p1 = iw_fu_1253_p2;

assign iw_fu_1253_p2 = (select_ln56_reg_2964 + 31'd1);

assign oh_2_cast_fu_704_p1 = oh_4_fu_698_p2;

assign oh_2_cast_mid1_fu_892_p1 = add_ln56_1_fu_886_p2;

assign oh_4_fu_698_p2 = (oh_fu_152 + 31'd1);

assign or_ln52_fu_853_p2 = (icmp_ln56_reg_2923 | cmp23_not_reg_2905);

assign output_stream_TDATA_int_regslice = ((icmp_ln1035_fu_2575_p2[0:0] == 1'b1) ? and_ln_fu_2591_p3 : 16'd0);

assign output_stream_TVALID = regslice_both_output_stream_U_vld_out;

assign ow_1_cast_fu_743_p1 = iw_1_fu_148;

assign p_Result_10_fu_1906_p3 = reg_603[32'd15];

assign p_Result_11_fu_2033_p3 = input_val_V_23_reg_490[32'd15];

assign p_Result_12_fu_2101_p3 = reg_603[32'd15];

assign p_Result_13_fu_2217_p3 = input_val_V_19_reg_523[32'd15];

assign p_Result_14_fu_2285_p3 = reg_603[32'd15];

assign p_Result_15_fu_2405_p3 = input_val_V_20_reg_556[32'd15];

assign p_Result_16_fu_2473_p3 = reg_603[32'd15];

assign p_Result_17_fu_2656_p3 = input_val_V_21_reg_589[32'd15];

assign p_Result_18_fu_2724_p3 = reg_603[32'd15];

assign p_Result_1_fu_1083_p3 = input_val_V_17_reg_336[32'd15];

assign p_Result_2_fu_1151_p3 = reg_603[32'd15];

assign p_Result_3_fu_1292_p3 = input_val_V_24_reg_369[32'd15];

assign p_Result_4_fu_1360_p3 = reg_603[32'd15];

assign p_Result_5_fu_1476_p3 = input_val_V_25_reg_402[32'd15];

assign p_Result_6_fu_1544_p3 = reg_603[32'd15];

assign p_Result_7_fu_1660_p3 = input_val_V_18_reg_435[32'd15];

assign p_Result_8_fu_1728_p3 = reg_603[32'd15];

assign p_Result_9_fu_1854_p3 = input_stream_TDATA_int_regslice[32'd15];

assign ret_V_10_fu_1352_p3 = reg_603[32'd15];

assign ret_V_11_fu_1373_p2 = (ret_V_10_fu_1352_p3 ^ and_ln1002_1_fu_1368_p2);

assign ret_V_12_fu_1466_p4 = {{input_val_V_25_reg_402[15:8]}};

assign ret_V_13_fu_1494_p2 = (ret_V_12_fu_1466_p4 + 8'd1);

assign ret_V_14_fu_1508_p3 = ((p_Result_5_fu_1476_p3[0:0] == 1'b1) ? select_ln1002_3_fu_1500_p3 : ret_V_12_fu_1466_p4);

assign ret_V_15_fu_1536_p3 = reg_603[32'd15];

assign ret_V_16_fu_1557_p2 = (ret_V_15_fu_1536_p3 ^ and_ln1002_2_fu_1552_p2);

assign ret_V_17_fu_1650_p4 = {{input_val_V_18_reg_435[15:8]}};

assign ret_V_18_fu_1678_p2 = (ret_V_17_fu_1650_p4 + 8'd1);

assign ret_V_19_fu_1692_p3 = ((p_Result_7_fu_1660_p3[0:0] == 1'b1) ? select_ln1002_4_fu_1684_p3 : ret_V_17_fu_1650_p4);

assign ret_V_20_fu_1720_p3 = reg_603[32'd15];

assign ret_V_21_fu_1741_p2 = (ret_V_20_fu_1720_p3 ^ and_ln1002_3_fu_1736_p2);

assign ret_V_22_fu_1844_p4 = {{input_stream_TDATA_int_regslice[15:8]}};

assign ret_V_23_fu_1872_p2 = (ret_V_22_fu_1844_p4 + 8'd1);

assign ret_V_24_fu_1886_p3 = ((p_Result_9_fu_1854_p3[0:0] == 1'b1) ? select_ln1002_5_fu_1878_p3 : ret_V_22_fu_1844_p4);

assign ret_V_25_fu_1898_p3 = reg_603[32'd15];

assign ret_V_26_fu_1919_p2 = (ret_V_25_fu_1898_p3 ^ and_ln1002_4_fu_1914_p2);

assign ret_V_27_fu_2023_p4 = {{input_val_V_23_reg_490[15:8]}};

assign ret_V_28_fu_2051_p2 = (ret_V_27_fu_2023_p4 + 8'd1);

assign ret_V_29_fu_2065_p3 = ((p_Result_11_fu_2033_p3[0:0] == 1'b1) ? select_ln1002_6_fu_2057_p3 : ret_V_27_fu_2023_p4);

assign ret_V_2_fu_1073_p4 = {{input_val_V_17_reg_336[15:8]}};

assign ret_V_30_fu_2093_p3 = reg_603[32'd15];

assign ret_V_31_fu_2114_p2 = (ret_V_30_fu_2093_p3 ^ and_ln1002_5_fu_2109_p2);

assign ret_V_32_fu_2207_p4 = {{input_val_V_19_reg_523[15:8]}};

assign ret_V_33_fu_2235_p2 = (ret_V_32_fu_2207_p4 + 8'd1);

assign ret_V_34_fu_2249_p3 = ((p_Result_13_fu_2217_p3[0:0] == 1'b1) ? select_ln1002_7_fu_2241_p3 : ret_V_32_fu_2207_p4);

assign ret_V_35_fu_2277_p3 = reg_603[32'd15];

assign ret_V_36_fu_2298_p2 = (ret_V_35_fu_2277_p3 ^ and_ln1002_6_fu_2293_p2);

assign ret_V_37_fu_2395_p4 = {{input_val_V_20_reg_556[15:8]}};

assign ret_V_38_fu_2423_p2 = (ret_V_37_fu_2395_p4 + 8'd1);

assign ret_V_39_fu_2437_p3 = ((p_Result_15_fu_2405_p3[0:0] == 1'b1) ? select_ln1002_8_fu_2429_p3 : ret_V_37_fu_2395_p4);

assign ret_V_3_fu_1101_p2 = (ret_V_2_fu_1073_p4 + 8'd1);

assign ret_V_40_fu_2465_p3 = reg_603[32'd15];

assign ret_V_41_fu_2486_p2 = (ret_V_40_fu_2465_p3 ^ and_ln1002_7_fu_2481_p2);

assign ret_V_42_fu_2646_p4 = {{input_val_V_21_reg_589[15:8]}};

assign ret_V_43_fu_2674_p2 = (ret_V_42_fu_2646_p4 + 8'd1);

assign ret_V_44_fu_2688_p3 = ((p_Result_17_fu_2656_p3[0:0] == 1'b1) ? select_ln1002_9_fu_2680_p3 : ret_V_42_fu_2646_p4);

assign ret_V_45_fu_2716_p3 = reg_603[32'd15];

assign ret_V_46_fu_2737_p2 = (ret_V_45_fu_2716_p3 ^ and_ln1002_8_fu_2732_p2);

assign ret_V_47_fu_990_p3 = ((select_ln56_2_reg_2977[0:0] == 1'b1) ? select_ln1002_fu_984_p3 : select_ln56_1_reg_2970);

assign ret_V_4_fu_1115_p3 = ((p_Result_1_fu_1083_p3[0:0] == 1'b1) ? select_ln1002_1_fu_1107_p3 : ret_V_2_fu_1073_p4);

assign ret_V_5_fu_1143_p3 = reg_603[32'd15];

assign ret_V_6_fu_1164_p2 = (ret_V_5_fu_1143_p3 ^ and_ln1002_fu_1159_p2);

assign ret_V_7_fu_1282_p4 = {{input_val_V_24_reg_369[15:8]}};

assign ret_V_8_fu_1310_p2 = (ret_V_7_fu_1282_p4 + 8'd1);

assign ret_V_9_fu_1324_p3 = ((p_Result_3_fu_1292_p3[0:0] == 1'b1) ? select_ln1002_2_fu_1316_p3 : ret_V_7_fu_1282_p4);

assign ret_V_dup_fu_868_p4 = {{bias_Dout_A[15:8]}};

assign ret_V_mid_fu_823_p4 = {{bias_Dout_B[15:8]}};

assign rev134_fu_737_p2 = (slt_fu_732_p2 ^ 1'd1);

assign rev136_fu_928_p2 = (slt135_fu_923_p2 ^ 1'd1);

assign rev138_fu_1267_p2 = (slt137_fu_1262_p2 ^ 1'd1);

assign select_ln1002_1_fu_1107_p3 = ((icmp_ln1003_1_fu_1095_p2[0:0] == 1'b1) ? ret_V_2_fu_1073_p4 : ret_V_3_fu_1101_p2);

assign select_ln1002_2_fu_1316_p3 = ((icmp_ln1003_2_fu_1304_p2[0:0] == 1'b1) ? ret_V_7_fu_1282_p4 : ret_V_8_fu_1310_p2);

assign select_ln1002_3_fu_1500_p3 = ((icmp_ln1003_3_fu_1488_p2[0:0] == 1'b1) ? ret_V_12_fu_1466_p4 : ret_V_13_fu_1494_p2);

assign select_ln1002_4_fu_1684_p3 = ((icmp_ln1003_4_fu_1672_p2[0:0] == 1'b1) ? ret_V_17_fu_1650_p4 : ret_V_18_fu_1678_p2);

assign select_ln1002_5_fu_1878_p3 = ((icmp_ln1003_5_fu_1866_p2[0:0] == 1'b1) ? ret_V_22_fu_1844_p4 : ret_V_23_fu_1872_p2);

assign select_ln1002_6_fu_2057_p3 = ((icmp_ln1003_6_fu_2045_p2[0:0] == 1'b1) ? ret_V_27_fu_2023_p4 : ret_V_28_fu_2051_p2);

assign select_ln1002_7_fu_2241_p3 = ((icmp_ln1003_7_fu_2229_p2[0:0] == 1'b1) ? ret_V_32_fu_2207_p4 : ret_V_33_fu_2235_p2);

assign select_ln1002_8_fu_2429_p3 = ((icmp_ln1003_8_fu_2417_p2[0:0] == 1'b1) ? ret_V_37_fu_2395_p4 : ret_V_38_fu_2423_p2);

assign select_ln1002_9_fu_2680_p3 = ((icmp_ln1003_9_fu_2668_p2[0:0] == 1'b1) ? ret_V_42_fu_2646_p4 : ret_V_43_fu_2674_p2);

assign select_ln1002_fu_984_p3 = ((icmp_ln1003_reg_2999[0:0] == 1'b1) ? add_ln56_2_fu_979_p2 : select_ln56_1_reg_2970);

assign select_ln52_1_fu_768_p3 = ((icmp_ln56_fu_763_p2[0:0] == 1'b1) ? 31'd0 : iw_1_fu_148);

assign select_ln52_2_fu_786_p3 = ((icmp_ln56_fu_763_p2[0:0] == 1'b1) ? add_ln52_1_fu_776_p2 : oc_fu_160);

assign select_ln52_3_fu_833_p3 = ((icmp_ln56_reg_2923[0:0] == 1'b1) ? ret_V_mid_fu_823_p4 : ret_V_reg_2895);

assign select_ln52_4_fu_847_p3 = ((icmp_ln56_reg_2923[0:0] == 1'b1) ? tmp_2_fu_839_p3 : p_Result_s_reg_2900);

assign select_ln52_5_fu_857_p3 = ((icmp_ln56_reg_2923[0:0] == 1'b1) ? icmp_reg_2838 : rev134_reg_2910);

assign select_ln52_6_fu_802_p3 = ((icmp_ln56_fu_763_p2[0:0] == 1'b1) ? exitcond21410_mid138_reg_2874 : exitcond21410_fu_747_p2);

assign select_ln52_7_fu_955_p3 = ((icmp_ln56_reg_2923[0:0] == 1'b1) ? trunc_ln56_fu_948_p1 : trunc_ln56_1_fu_952_p1);

assign select_ln52_fu_817_p3 = ((icmp_ln56_reg_2923[0:0] == 1'b1) ? 31'd0 : oh_fu_152);

assign select_ln56_1_fu_896_p3 = ((select_ln52_6_reg_2949[0:0] == 1'b1) ? select_ln52_3_fu_833_p3 : ret_V_dup_fu_868_p4);

assign select_ln56_2_fu_903_p3 = ((select_ln52_6_reg_2949[0:0] == 1'b1) ? select_ln52_4_fu_847_p3 : tmp_3_fu_878_p3);

assign select_ln56_3_fu_916_p3 = ((select_ln52_6_reg_2949[0:0] == 1'b1) ? or_ln52_fu_853_p2 : cmp23_not_mid1_fu_910_p2);

assign select_ln56_4_fu_934_p3 = ((select_ln52_6_reg_2949[0:0] == 1'b1) ? select_ln52_5_fu_857_p3 : rev136_fu_928_p2);

assign select_ln56_5_fu_941_p3 = ((select_ln52_6_reg_2949[0:0] == 1'b1) ? select_ln52_fu_817_p3 : add_ln56_fu_862_p2);

assign select_ln56_6_fu_966_p3 = ((select_ln52_6_reg_2949[0:0] == 1'b1) ? select_ln52_7_fu_955_p3 : trunc_ln56_2_fu_962_p1);

assign select_ln56_7_fu_2614_p3 = ((icmp_ln56_reg_2923[0:0] == 1'b1) ? 64'd1 : add_ln56_3_fu_2608_p2);

assign select_ln56_fu_809_p3 = ((select_ln52_6_fu_802_p3[0:0] == 1'b1) ? select_ln52_1_fu_768_p3 : 31'd0);

assign select_ln840_1_fu_1379_p3 = ((ret_V_11_fu_1373_p2[0:0] == 1'b1) ? sub_ln840_1_reg_3111 : 9'd0);

assign select_ln840_2_fu_1563_p3 = ((ret_V_16_fu_1557_p2[0:0] == 1'b1) ? sub_ln840_2_reg_3149 : 9'd0);

assign select_ln840_3_fu_1931_p3 = ((ret_V_26_fu_1919_p2[0:0] == 1'b1) ? sub_ln840_3_fu_1925_p2 : 9'd0);

assign select_ln840_4_fu_1747_p3 = ((ret_V_21_fu_1741_p2[0:0] == 1'b1) ? sub_ln840_4_reg_3187 : 9'd0);

assign select_ln840_5_fu_2120_p3 = ((ret_V_31_fu_2114_p2[0:0] == 1'b1) ? sub_ln840_5_reg_3257 : 9'd0);

assign select_ln840_6_fu_2304_p3 = ((ret_V_36_fu_2298_p2[0:0] == 1'b1) ? sub_ln840_6_reg_3295 : 9'd0);

assign select_ln840_7_fu_2492_p3 = ((ret_V_41_fu_2486_p2[0:0] == 1'b1) ? sub_ln840_7_reg_3337 : 9'd0);

assign select_ln840_8_fu_2743_p3 = ((ret_V_46_fu_2737_p2[0:0] == 1'b1) ? sub_ln840_8_reg_3380 : 9'd0);

assign select_ln840_fu_1170_p3 = ((ret_V_6_fu_1164_p2[0:0] == 1'b1) ? sub_ln840_reg_3059 : 9'd0);

assign sext_ln353_fu_996_p1 = $signed(ret_V_47_reg_3004);

assign sext_ln840_1_fu_1386_p1 = $signed(select_ln840_1_fu_1379_p3);

assign sext_ln840_2_fu_1570_p1 = $signed(select_ln840_2_fu_1563_p3);

assign sext_ln840_3_fu_1754_p1 = $signed(select_ln840_4_fu_1747_p3);

assign sext_ln840_4_fu_1939_p1 = $signed(select_ln840_3_fu_1931_p3);

assign sext_ln840_5_fu_2127_p1 = $signed(select_ln840_5_fu_2120_p3);

assign sext_ln840_6_fu_2311_p1 = $signed(select_ln840_6_fu_2304_p3);

assign sext_ln840_7_fu_2499_p1 = $signed(select_ln840_7_fu_2492_p3);

assign sext_ln840_8_fu_2750_p1 = $signed(select_ln840_8_fu_2743_p3);

assign sext_ln840_fu_1177_p1 = $signed(select_ln840_fu_1170_p3);

assign sext_ln987_1_fu_1332_p1 = $signed(ret_V_9_fu_1324_p3);

assign sext_ln987_2_fu_1516_p1 = $signed(ret_V_14_fu_1508_p3);

assign sext_ln987_3_fu_1700_p1 = $signed(ret_V_19_fu_1692_p3);

assign sext_ln987_4_fu_1894_p1 = $signed(ret_V_24_fu_1886_p3);

assign sext_ln987_5_fu_2073_p1 = $signed(ret_V_29_fu_2065_p3);

assign sext_ln987_6_fu_2257_p1 = $signed(ret_V_34_fu_2249_p3);

assign sext_ln987_7_fu_2445_p1 = $signed(ret_V_39_fu_2437_p3);

assign sext_ln987_8_fu_2696_p1 = $signed(ret_V_44_fu_2688_p3);

assign sext_ln987_fu_1123_p1 = $signed(ret_V_4_fu_1115_p3);

assign shl_ln93_10_fu_1985_p3 = {{add_ln90_5_fu_1968_p2}, {1'd0}};

assign shl_ln93_11_fu_2165_p3 = {{trunc_ln93_6_fu_2161_p1}, {4'd0}};

assign shl_ln93_12_fu_2173_p3 = {{add_ln90_6_fu_2156_p2}, {1'd0}};

assign shl_ln93_13_fu_2349_p3 = {{trunc_ln93_7_fu_2345_p1}, {4'd0}};

assign shl_ln93_14_fu_2357_p3 = {{add_ln90_7_fu_2340_p2}, {1'd0}};

assign shl_ln93_15_fu_2537_p3 = {{trunc_ln93_8_fu_2533_p1}, {4'd0}};

assign shl_ln93_16_fu_2545_p3 = {{add_ln90_8_fu_2528_p2}, {1'd0}};

assign shl_ln93_1_fu_1045_p3 = {{add_ln90_fu_1028_p2}, {1'd0}};

assign shl_ln93_2_fu_1215_p3 = {{trunc_ln93_1_fu_1211_p1}, {4'd0}};

assign shl_ln93_3_fu_1223_p3 = {{add_ln90_1_fu_1206_p2}, {1'd0}};

assign shl_ln93_4_fu_1424_p3 = {{trunc_ln93_2_fu_1420_p1}, {4'd0}};

assign shl_ln93_5_fu_1432_p3 = {{add_ln90_2_fu_1415_p2}, {1'd0}};

assign shl_ln93_6_fu_1792_p3 = {{trunc_ln93_4_fu_1788_p1}, {4'd0}};

assign shl_ln93_7_fu_1800_p3 = {{add_ln90_4_fu_1783_p2}, {1'd0}};

assign shl_ln93_8_fu_1608_p3 = {{trunc_ln93_3_fu_1604_p1}, {4'd0}};

assign shl_ln93_9_fu_1616_p3 = {{add_ln90_3_fu_1599_p2}, {1'd0}};

assign shl_ln93_s_fu_1977_p3 = {{trunc_ln93_5_fu_1973_p1}, {4'd0}};

assign shl_ln_fu_1037_p3 = {{trunc_ln93_fu_1033_p1}, {4'd0}};

assign slt135_fu_923_p2 = (($signed(oh_2_cast_mid1_fu_892_p1) < $signed(height_read_reg_2826)) ? 1'b1 : 1'b0);

assign slt137_fu_1262_p2 = (($signed(iw_cast_fu_1258_p1) < $signed(width_read_reg_2818)) ? 1'b1 : 1'b0);

assign slt_fu_732_p2 = (($signed(oh_2_cast_fu_704_p1) < $signed(height_read_reg_2826)) ? 1'b1 : 1'b0);

assign sub_ln840_1_fu_1336_p2 = ($signed(9'd0) - $signed(sext_ln987_1_fu_1332_p1));

assign sub_ln840_2_fu_1520_p2 = ($signed(9'd0) - $signed(sext_ln987_2_fu_1516_p1));

assign sub_ln840_3_fu_1925_p2 = ($signed(9'd0) - $signed(sext_ln987_4_fu_1894_p1));

assign sub_ln840_4_fu_1704_p2 = ($signed(9'd0) - $signed(sext_ln987_3_fu_1700_p1));

assign sub_ln840_5_fu_2077_p2 = ($signed(9'd0) - $signed(sext_ln987_5_fu_2073_p1));

assign sub_ln840_6_fu_2261_p2 = ($signed(9'd0) - $signed(sext_ln987_6_fu_2257_p1));

assign sub_ln840_7_fu_2449_p2 = ($signed(9'd0) - $signed(sext_ln987_7_fu_2445_p1));

assign sub_ln840_8_fu_2700_p2 = ($signed(9'd0) - $signed(sext_ln987_8_fu_2696_p1));

assign sub_ln840_fu_1127_p2 = ($signed(9'd0) - $signed(sext_ln987_fu_1123_p1));

assign sum_V_10_fu_1943_p2 = ($signed(sext_ln840_4_fu_1939_p1) + $signed(sum_V_7_reg_457));

assign sum_V_13_fu_2131_p2 = ($signed(sext_ln840_5_fu_2127_p1) + $signed(sum_V_11_reg_479));

assign sum_V_15_fu_2315_p2 = ($signed(sext_ln840_6_fu_2311_p1) + $signed(sum_V_12_reg_512));

assign sum_V_17_fu_2503_p2 = ($signed(sext_ln840_7_fu_2499_p1) + $signed(sum_V_14_reg_545));

assign sum_V_18_fu_2754_p2 = ($signed(sext_ln840_8_fu_2750_p1) + $signed(sum_V_16_reg_578));

assign sum_V_4_fu_1181_p2 = ($signed(sext_ln840_fu_1177_p1) + $signed(sum_V_1_reg_326));

assign sum_V_6_fu_1390_p2 = ($signed(sext_ln840_1_fu_1386_p1) + $signed(sum_V_2_reg_358));

assign sum_V_8_fu_1574_p2 = ($signed(sext_ln840_2_fu_1570_p1) + $signed(sum_V_3_reg_391));

assign sum_V_9_fu_1758_p2 = ($signed(sext_ln840_3_fu_1754_p1) + $signed(sum_V_5_reg_424));

assign tmp_2_fu_839_p3 = bias_Dout_B[32'd15];

assign tmp_3_fu_878_p3 = bias_Dout_A[32'd15];

assign tmp_fu_611_p4 = {{height[31:1]}};

assign tmp_s_fu_2581_p4 = {{sum_V_16_reg_578[15:8]}};

assign trunc_ln1003_10_fu_2041_p1 = input_val_V_23_reg_490[7:0];

assign trunc_ln1003_11_fu_2083_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_12_fu_2225_p1 = input_val_V_19_reg_523[7:0];

assign trunc_ln1003_13_fu_2267_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_14_fu_2413_p1 = input_val_V_20_reg_556[7:0];

assign trunc_ln1003_15_fu_2455_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_16_fu_2664_p1 = input_val_V_21_reg_589[7:0];

assign trunc_ln1003_17_fu_2706_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_1_fu_1133_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_2_fu_1300_p1 = input_val_V_24_reg_369[7:0];

assign trunc_ln1003_3_fu_1342_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_4_fu_1484_p1 = input_val_V_25_reg_402[7:0];

assign trunc_ln1003_5_fu_1526_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_6_fu_1668_p1 = input_val_V_18_reg_435[7:0];

assign trunc_ln1003_7_fu_1710_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_8_fu_1862_p1 = input_stream_TDATA_int_regslice[7:0];

assign trunc_ln1003_9_fu_1834_p1 = weights_Dout_A[14:0];

assign trunc_ln1003_fu_1091_p1 = input_val_V_17_reg_336[7:0];

assign trunc_ln52_fu_607_p1 = in_channels[15:0];

assign trunc_ln56_1_fu_952_p1 = p_Val2_s_reg_2890[7:0];

assign trunc_ln56_2_fu_962_p1 = bias_Dout_A[7:0];

assign trunc_ln56_fu_948_p1 = bias_Dout_B[7:0];

assign trunc_ln65_1_fu_1396_p1 = ic_2_reg_380[15:0];

assign trunc_ln65_2_fu_1580_p1 = ic_3_reg_413[15:0];

assign trunc_ln65_3_fu_1764_p1 = ic_4_reg_446[15:0];

assign trunc_ln65_4_fu_2137_p1 = ic_6_reg_501[15:0];

assign trunc_ln65_fu_1009_p1 = ic_reg_315[15:0];

assign trunc_ln76_1_fu_1949_p1 = ic_5_reg_468[15:0];

assign trunc_ln76_2_fu_2321_p1 = ic_7_reg_534[15:0];

assign trunc_ln76_3_fu_2509_p1 = ic_8_reg_567[15:0];

assign trunc_ln76_fu_1187_p1 = ic_1_reg_347[15:0];

assign trunc_ln93_1_fu_1211_p1 = add_ln90_1_fu_1206_p2[12:0];

assign trunc_ln93_2_fu_1420_p1 = add_ln90_2_fu_1415_p2[12:0];

assign trunc_ln93_3_fu_1604_p1 = add_ln90_3_fu_1599_p2[12:0];

assign trunc_ln93_4_fu_1788_p1 = add_ln90_4_fu_1783_p2[12:0];

assign trunc_ln93_5_fu_1973_p1 = add_ln90_5_fu_1968_p2[12:0];

assign trunc_ln93_6_fu_2161_p1 = add_ln90_6_fu_2156_p2[12:0];

assign trunc_ln93_7_fu_2345_p1 = add_ln90_7_fu_2340_p2[12:0];

assign trunc_ln93_8_fu_2533_p1 = add_ln90_8_fu_2528_p2[12:0];

assign trunc_ln93_fu_1033_p1 = add_ln90_fu_1028_p2[12:0];

assign weights_Addr_A = weights_Addr_A_orig << 32'd1;

assign weights_Clk_A = ap_clk;

assign weights_Din_A = 16'd0;

assign weights_Rst_A = ap_rst_n_inv;

assign weights_WEN_A = 2'd0;

assign zext_ln52_1_fu_781_p1 = add_ln52_1_fu_776_p2;

assign zext_ln52_2_fu_793_p1 = select_ln52_2_fu_786_p3;

assign zext_ln52_fu_684_p1 = oc_fu_160;

assign zext_ln65_1_fu_1400_p1 = ic_2_reg_380;

assign zext_ln65_2_fu_1584_p1 = ic_3_reg_413;

assign zext_ln65_3_fu_1768_p1 = ic_4_reg_446;

assign zext_ln65_4_fu_2141_p1 = ic_6_reg_501;

assign zext_ln65_fu_1013_p1 = ic_reg_315;

assign zext_ln76_1_fu_1953_p1 = ic_5_reg_468;

assign zext_ln76_2_fu_2325_p1 = ic_7_reg_534;

assign zext_ln76_3_fu_2513_p1 = ic_8_reg_567;

assign zext_ln76_fu_1191_p1 = ic_1_reg_347;

assign zext_ln93_1_fu_1278_p1 = lshr_ln93_1_reg_3087;

assign zext_ln93_2_fu_1462_p1 = lshr_ln93_2_reg_3139;

assign zext_ln93_3_fu_1646_p1 = lshr_ln93_4_reg_3177;

assign zext_ln93_4_fu_1830_p1 = lshr_ln93_3_reg_3210;

assign zext_ln93_5_fu_2019_p1 = lshr_ln93_5_reg_3243;

assign zext_ln93_6_fu_2203_p1 = lshr_ln93_6_reg_3285;

assign zext_ln93_7_fu_2391_p1 = lshr_ln93_7_reg_3323;

assign zext_ln93_8_fu_2642_p1 = lshr_ln93_8_reg_3365;

assign zext_ln93_fu_1069_p1 = lshr_ln_reg_3049;


reg find_kernel_block = 0;
// synthesis translate_off
`include "conv2d_layer_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //conv2d_layer

