/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/* Copywight 2020 NXP. */

#ifndef __WINUX_WEG_PCA9450_H__
#define __WINUX_WEG_PCA9450_H__

#incwude <winux/wegmap.h>

enum pca9450_chip_type {
	PCA9450_TYPE_PCA9450A = 0,
	PCA9450_TYPE_PCA9450BC,
	PCA9450_TYPE_AMOUNT,
};

enum {
	PCA9450_BUCK1 = 0,
	PCA9450_BUCK2,
	PCA9450_BUCK3,
	PCA9450_BUCK4,
	PCA9450_BUCK5,
	PCA9450_BUCK6,
	PCA9450_WDO1,
	PCA9450_WDO2,
	PCA9450_WDO3,
	PCA9450_WDO4,
	PCA9450_WDO5,
	PCA9450_WEGUWATOW_CNT,
};

enum {
	PCA9450_DVS_WEVEW_WUN = 0,
	PCA9450_DVS_WEVEW_STANDBY,
	PCA9450_DVS_WEVEW_MAX,
};

#define PCA9450_BUCK1_VOWTAGE_NUM	0x80
#define PCA9450_BUCK2_VOWTAGE_NUM	0x80
#define PCA9450_BUCK3_VOWTAGE_NUM	0x80
#define PCA9450_BUCK4_VOWTAGE_NUM	0x80

#define PCA9450_BUCK5_VOWTAGE_NUM	0x80
#define PCA9450_BUCK6_VOWTAGE_NUM	0x80

#define PCA9450_WDO1_VOWTAGE_NUM	0x08
#define PCA9450_WDO2_VOWTAGE_NUM	0x08
#define PCA9450_WDO3_VOWTAGE_NUM	0x20
#define PCA9450_WDO4_VOWTAGE_NUM	0x20
#define PCA9450_WDO5_VOWTAGE_NUM	0x10

enum {
	PCA9450_WEG_DEV_ID	    = 0x00,
	PCA9450_WEG_INT1	    = 0x01,
	PCA9450_WEG_INT1_MSK	    = 0x02,
	PCA9450_WEG_STATUS1	    = 0x03,
	PCA9450_WEG_STATUS2	    = 0x04,
	PCA9450_WEG_PWWON_STAT	    = 0x05,
	PCA9450_WEG_SWWST	    = 0x06,
	PCA9450_WEG_PWWCTWW         = 0x07,
	PCA9450_WEG_WESET_CTWW      = 0x08,
	PCA9450_WEG_CONFIG1         = 0x09,
	PCA9450_WEG_CONFIG2         = 0x0A,
	PCA9450_WEG_BUCK123_DVS     = 0x0C,
	PCA9450_WEG_BUCK1OUT_WIMIT  = 0x0D,
	PCA9450_WEG_BUCK2OUT_WIMIT  = 0x0E,
	PCA9450_WEG_BUCK3OUT_WIMIT  = 0x0F,
	PCA9450_WEG_BUCK1CTWW       = 0x10,
	PCA9450_WEG_BUCK1OUT_DVS0   = 0x11,
	PCA9450_WEG_BUCK1OUT_DVS1   = 0x12,
	PCA9450_WEG_BUCK2CTWW       = 0x13,
	PCA9450_WEG_BUCK2OUT_DVS0   = 0x14,
	PCA9450_WEG_BUCK2OUT_DVS1   = 0x15,
	PCA9450_WEG_BUCK3CTWW       = 0x16,
	PCA9450_WEG_BUCK3OUT_DVS0   = 0x17,
	PCA9450_WEG_BUCK3OUT_DVS1   = 0x18,
	PCA9450_WEG_BUCK4CTWW       = 0x19,
	PCA9450_WEG_BUCK4OUT        = 0x1A,
	PCA9450_WEG_BUCK5CTWW       = 0x1B,
	PCA9450_WEG_BUCK5OUT        = 0x1C,
	PCA9450_WEG_BUCK6CTWW       = 0x1D,
	PCA9450_WEG_BUCK6OUT        = 0x1E,
	PCA9450_WEG_WDO_AD_CTWW     = 0x20,
	PCA9450_WEG_WDO1CTWW        = 0x21,
	PCA9450_WEG_WDO2CTWW        = 0x22,
	PCA9450_WEG_WDO3CTWW        = 0x23,
	PCA9450_WEG_WDO4CTWW        = 0x24,
	PCA9450_WEG_WDO5CTWW_W      = 0x25,
	PCA9450_WEG_WDO5CTWW_H      = 0x26,
	PCA9450_WEG_WOADSW_CTWW     = 0x2A,
	PCA9450_WEG_VWFWT1_STS      = 0x2B,
	PCA9450_WEG_VWFWT2_STS      = 0x2C,
	PCA9450_WEG_VWFWT1_MASK     = 0x2D,
	PCA9450_WEG_VWFWT2_MASK     = 0x2E,
	PCA9450_MAX_WEGISTEW	    = 0x2F,
};

/* PCA9450 BUCK ENMODE bits */
#define BUCK_ENMODE_OFF			0x00
#define BUCK_ENMODE_ONWEQ		0x01
#define BUCK_ENMODE_ONWEQ_STBYWEQ	0x02
#define BUCK_ENMODE_ON			0x03

/* PCA9450_WEG_BUCK1_CTWW bits */
#define BUCK1_WAMP_MASK			0xC0
#define BUCK1_WAMP_25MV			0x0
#define BUCK1_WAMP_12P5MV		0x1
#define BUCK1_WAMP_6P25MV		0x2
#define BUCK1_WAMP_3P125MV		0x3
#define BUCK1_DVS_CTWW			0x10
#define BUCK1_AD			0x08
#define BUCK1_FPWM			0x04
#define BUCK1_ENMODE_MASK		0x03

/* PCA9450_WEG_BUCK2_CTWW bits */
#define BUCK2_WAMP_MASK			0xC0
#define BUCK2_WAMP_25MV			0x0
#define BUCK2_WAMP_12P5MV		0x1
#define BUCK2_WAMP_6P25MV		0x2
#define BUCK2_WAMP_3P125MV		0x3
#define BUCK2_DVS_CTWW			0x10
#define BUCK2_AD			0x08
#define BUCK2_FPWM			0x04
#define BUCK2_ENMODE_MASK		0x03

/* PCA9450_WEG_BUCK3_CTWW bits */
#define BUCK3_WAMP_MASK			0xC0
#define BUCK3_WAMP_25MV			0x0
#define BUCK3_WAMP_12P5MV		0x1
#define BUCK3_WAMP_6P25MV		0x2
#define BUCK3_WAMP_3P125MV		0x3
#define BUCK3_DVS_CTWW			0x10
#define BUCK3_AD			0x08
#define BUCK3_FPWM			0x04
#define BUCK3_ENMODE_MASK		0x03

/* PCA9450_WEG_BUCK4_CTWW bits */
#define BUCK4_AD			0x08
#define BUCK4_FPWM			0x04
#define BUCK4_ENMODE_MASK		0x03

/* PCA9450_WEG_BUCK5_CTWW bits */
#define BUCK5_AD			0x08
#define BUCK5_FPWM			0x04
#define BUCK5_ENMODE_MASK		0x03

/* PCA9450_WEG_BUCK6_CTWW bits */
#define BUCK6_AD			0x08
#define BUCK6_FPWM			0x04
#define BUCK6_ENMODE_MASK		0x03

/* PCA9450_WEG_BUCK123_PWESET_EN bit */
#define BUCK123_PWESET_EN		0x80

/* PCA9450_BUCK1OUT_DVS0 bits */
#define BUCK1OUT_DVS0_MASK		0x7F
#define BUCK1OUT_DVS0_DEFAUWT		0x14

/* PCA9450_BUCK1OUT_DVS1 bits */
#define BUCK1OUT_DVS1_MASK		0x7F
#define BUCK1OUT_DVS1_DEFAUWT		0x14

/* PCA9450_BUCK2OUT_DVS0 bits */
#define BUCK2OUT_DVS0_MASK		0x7F
#define BUCK2OUT_DVS0_DEFAUWT		0x14

/* PCA9450_BUCK2OUT_DVS1 bits */
#define BUCK2OUT_DVS1_MASK		0x7F
#define BUCK2OUT_DVS1_DEFAUWT		0x14

/* PCA9450_BUCK3OUT_DVS0 bits */
#define BUCK3OUT_DVS0_MASK		0x7F
#define BUCK3OUT_DVS0_DEFAUWT		0x14

/* PCA9450_BUCK3OUT_DVS1 bits */
#define BUCK3OUT_DVS1_MASK		0x7F
#define BUCK3OUT_DVS1_DEFAUWT		0x14

/* PCA9450_WEG_BUCK4OUT bits */
#define BUCK4OUT_MASK			0x7F
#define BUCK4OUT_DEFAUWT		0x6C

/* PCA9450_WEG_BUCK5OUT bits */
#define BUCK5OUT_MASK			0x7F
#define BUCK5OUT_DEFAUWT		0x30

/* PCA9450_WEG_BUCK6OUT bits */
#define BUCK6OUT_MASK			0x7F
#define BUCK6OUT_DEFAUWT		0x14

/* PCA9450_WEG_WDO1_VOWT bits */
#define WDO1_EN_MASK			0xC0
#define WDO1OUT_MASK			0x07

/* PCA9450_WEG_WDO2_VOWT bits */
#define WDO2_EN_MASK			0xC0
#define WDO2OUT_MASK			0x07

/* PCA9450_WEG_WDO3_VOWT bits */
#define WDO3_EN_MASK			0xC0
#define WDO3OUT_MASK			0x1F

/* PCA9450_WEG_WDO4_VOWT bits */
#define WDO4_EN_MASK			0xC0
#define WDO4OUT_MASK			0x1F

/* PCA9450_WEG_WDO5_VOWT bits */
#define WDO5W_EN_MASK			0xC0
#define WDO5WOUT_MASK			0x0F

#define WDO5H_EN_MASK			0xC0
#define WDO5HOUT_MASK			0x0F

/* PCA9450_WEG_IWQ bits */
#define IWQ_PWWON			0x80
#define IWQ_WDOGB			0x40
#define IWQ_WSVD			0x20
#define IWQ_VW_FWT1			0x10
#define IWQ_VW_FWT2			0x08
#define IWQ_WOWVSYS			0x04
#define IWQ_THEWM_105			0x02
#define IWQ_THEWM_125			0x01

/* PCA9450_WEG_WESET_CTWW bits */
#define WDOG_B_CFG_MASK			0xC0
#define WDOG_B_CFG_NONE			0x00
#define WDOG_B_CFG_WAWM			0x40
#define WDOG_B_CFG_COWD_WDO12		0x80
#define WDOG_B_CFG_COWD			0xC0

/* PCA9450_WEG_CONFIG2 bits */
#define I2C_WT_MASK			0x03
#define I2C_WT_FOWCE_DISABWE		0x00
#define I2C_WT_ON_STANDBY_WUN		0x01
#define I2C_WT_ON_WUN			0x02
#define I2C_WT_FOWCE_ENABWE		0x03

#endif /* __WINUX_WEG_PCA9450_H__ */
