#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Oct 13 06:09:26 2025
# Process ID         : 345375
# Current directory  : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSM/sim/mem_writer
# Command line       : xsim -mode tcl -source {xsim.dir/work.mem_writer_tb/xsim_script.tcl}
# Log file           : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSM/sim/mem_writer/xsim.log
# Journal file       : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSM/sim/mem_writer/xsim.jou
# Running On         : arthur-nathaniel
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i3-1315U
# CPU Frequency      : 1999.979 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 8
# Host memory        : 8038 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12333 MB
# Available Virtual  : 4871 MB
#-----------------------------------------------------------
source xsim.dir/work.mem_writer_tb/xsim_script.tcl
# xsim {work.mem_writer_tb} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
                   0 rst_n=0 start_writing=0 data_in=0 write_en=x write_address=x data_out=0 expected_data=x
                   5 rst_n=0 start_writing=0 data_in=0 write_en=0 write_address=0 data_out=0 expected_data=x
                  10 rst_n=1 start_writing=0 data_in=5 write_en=0 write_address=0 data_out=5 expected_data=x
                  20 rst_n=1 start_writing=1 data_in=5 write_en=0 write_address=0 data_out=5 expected_data=x
                  25 rst_n=1 start_writing=1 data_in=5 write_en=1 write_address=1 data_out=5 expected_data=x
                  30 rst_n=1 start_writing=0 data_in=5 write_en=1 write_address=1 data_out=5 expected_data=x
Time=35000 PASS: mem_writer passed addr=1 data=5
                  35 rst_n=1 start_writing=0 data_in=5 write_en=0 write_address=1 data_out=5 expected_data=5
                  40 rst_n=1 start_writing=0 data_in=15 write_en=0 write_address=1 data_out=15 expected_data=5
                  50 rst_n=1 start_writing=1 data_in=15 write_en=0 write_address=1 data_out=15 expected_data=5
                  55 rst_n=1 start_writing=1 data_in=15 write_en=1 write_address=2 data_out=15 expected_data=5
                  60 rst_n=1 start_writing=0 data_in=15 write_en=1 write_address=2 data_out=15 expected_data=5
Time=65000 PASS: mem_writer passed addr=2 data=15
                  65 rst_n=1 start_writing=0 data_in=15 write_en=0 write_address=2 data_out=15 expected_data=15
                  70 rst_n=1 start_writing=0 data_in=25 write_en=0 write_address=2 data_out=25 expected_data=15
                  80 rst_n=1 start_writing=1 data_in=25 write_en=0 write_address=2 data_out=25 expected_data=15
                  85 rst_n=1 start_writing=1 data_in=25 write_en=1 write_address=3 data_out=25 expected_data=15
                  90 rst_n=1 start_writing=0 data_in=25 write_en=1 write_address=3 data_out=25 expected_data=15
Time=95000 PASS: mem_writer passed addr=3 data=25
                  95 rst_n=1 start_writing=0 data_in=25 write_en=0 write_address=3 data_out=25 expected_data=25
                 100 rst_n=1 start_writing=0 data_in=35 write_en=0 write_address=3 data_out=35 expected_data=25
                 110 rst_n=1 start_writing=1 data_in=35 write_en=0 write_address=3 data_out=35 expected_data=25
                 115 rst_n=1 start_writing=1 data_in=35 write_en=1 write_address=4 data_out=35 expected_data=25
                 120 rst_n=1 start_writing=0 data_in=35 write_en=1 write_address=4 data_out=35 expected_data=25
Time=125000 PASS: mem_writer passed addr=4 data=35
                 125 rst_n=1 start_writing=0 data_in=35 write_en=0 write_address=4 data_out=35 expected_data=35

=== FINAL VERIFICATION ===
FINAL CHECK PASSED: addr=1 data=5
FINAL CHECK PASSED: addr=2 data=15
FINAL CHECK PASSED: addr=3 data=25
FINAL CHECK PASSED: addr=4 data=35
=== VERIFICATION COMPLETE ===

$finish called at time : 250 ns : File "/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSM/mem_writer_tb.v" Line 102
exit
INFO: [Common 17-206] Exiting xsim at Mon Oct 13 06:09:30 2025...
