[
    {
        "line": 4,
        "fullcodeline": "struct radeon_mode_info *mode_info = &rdev->mode_info;"
    },
    {
        "line": 8,
        "fullcodeline": "int data_index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);"
    },
    {
        "line": 12,
        "fullcodeline": "if (!atom_parse_data_header(mode_info->atom_context, data_index, NULL,"
    },
    {
        "line": 18,
        "fullcodeline": "tv_info = (ATOM_ANALOG_TV_INFO *)(mode_info->atom_context->bios + data_offset);"
    },
    {
        "line": 22,
        "fullcodeline": "mode->crtc_htotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Total);"
    },
    {
        "line": 23,
        "fullcodeline": "mode->crtc_hdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Disp);"
    },
    {
        "line": 24,
        "fullcodeline": "mode->crtc_hsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart);"
    },
    {
        "line": 25,
        "fullcodeline": "mode->crtc_hsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart) +"
    },
    {
        "line": 28,
        "fullcodeline": "mode->crtc_vtotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Total);"
    },
    {
        "line": 29,
        "fullcodeline": "mode->crtc_vdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Disp);"
    },
    {
        "line": 30,
        "fullcodeline": "mode->crtc_vsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart);"
    },
    {
        "line": 31,
        "fullcodeline": "mode->crtc_vsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart) +"
    },
    {
        "line": 34,
        "fullcodeline": "mode->flags = 0;"
    },
    {
        "line": 35,
        "fullcodeline": "misc = le16_to_cpu(tv_info->aModeTimings[index].susModeMiscInfo.usAccess);"
    },
    {
        "line": 47,
        "fullcodeline": "mode->clock = le16_to_cpu(tv_info->aModeTimings[index].usPixelClock) * 10;"
    },
    {
        "line": 56,
        "fullcodeline": "tv_info_v1_2 = (ATOM_ANALOG_TV_INFO_V1_2 *)(mode_info->atom_context->bios + data_offset);"
    },
    {
        "line": 61,
        "fullcodeline": "mode->crtc_htotal = le16_to_cpu(dtd_timings->usHActive) +"
    },
    {
        "line": 63,
        "fullcodeline": "mode->crtc_hdisplay = le16_to_cpu(dtd_timings->usHActive);"
    },
    {
        "line": 64,
        "fullcodeline": "mode->crtc_hsync_start = le16_to_cpu(dtd_timings->usHActive) +"
    },
    {
        "line": 66,
        "fullcodeline": "mode->crtc_hsync_end = mode->crtc_hsync_start +"
    },
    {
        "line": 69,
        "fullcodeline": "mode->crtc_vtotal = le16_to_cpu(dtd_timings->usVActive) +"
    },
    {
        "line": 71,
        "fullcodeline": "mode->crtc_vdisplay = le16_to_cpu(dtd_timings->usVActive);"
    },
    {
        "line": 72,
        "fullcodeline": "mode->crtc_vsync_start = le16_to_cpu(dtd_timings->usVActive) +"
    },
    {
        "line": 74,
        "fullcodeline": "mode->crtc_vsync_end = mode->crtc_vsync_start +"
    },
    {
        "line": 77,
        "fullcodeline": "mode->flags = 0;"
    },
    {
        "line": 78,
        "fullcodeline": "misc = le16_to_cpu(dtd_timings->susModeMiscInfo.usAccess);"
    },
    {
        "line": 90,
        "fullcodeline": "mode->clock = le16_to_cpu(dtd_timings->usPixClk) * 10;"
    },
    {
        "line": 19,
        "fullcodeline": "if (index >= MAX_SUPPORTED_TV_TIMING)"
    },
    {
        "line": 36,
        "fullcodeline": "if (misc & ATOM_VSYNC_POLARITY)"
    },
    {
        "line": 38,
        "fullcodeline": "if (misc & ATOM_HSYNC_POLARITY)"
    },
    {
        "line": 40,
        "fullcodeline": "if (misc & ATOM_COMPOSITESYNC)"
    },
    {
        "line": 42,
        "fullcodeline": "if (misc & ATOM_INTERLACE)"
    },
    {
        "line": 44,
        "fullcodeline": "if (misc & ATOM_DOUBLE_CLOCK_MODE)"
    },
    {
        "line": 49,
        "fullcodeline": "if (index == 1) {"
    },
    {
        "line": 57,
        "fullcodeline": "if (index >= MAX_SUPPORTED_TV_TIMING_V1_2)"
    },
    {
        "line": 79,
        "fullcodeline": "if (misc & ATOM_VSYNC_POLARITY)"
    },
    {
        "line": 81,
        "fullcodeline": "if (misc & ATOM_HSYNC_POLARITY)"
    },
    {
        "line": 83,
        "fullcodeline": "if (misc & ATOM_COMPOSITESYNC)"
    },
    {
        "line": 85,
        "fullcodeline": "if (misc & ATOM_INTERLACE)"
    },
    {
        "line": 87,
        "fullcodeline": "if (misc & ATOM_DOUBLE_CLOCK_MODE)"
    },
    {
        "line": 37,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_NVSYNC;"
    },
    {
        "line": 39,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_NHSYNC;"
    },
    {
        "line": 41,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_CSYNC;"
    },
    {
        "line": 43,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_INTERLACE;"
    },
    {
        "line": 45,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_DBLSCAN;"
    },
    {
        "line": 51,
        "fullcodeline": "mode->crtc_htotal -= 1;"
    },
    {
        "line": 52,
        "fullcodeline": "mode->crtc_vtotal -= 1;"
    },
    {
        "line": 62,
        "fullcodeline": "le16_to_cpu(dtd_timings->usHBlanking_Time);"
    },
    {
        "line": 65,
        "fullcodeline": "le16_to_cpu(dtd_timings->usHSyncOffset);"
    },
    {
        "line": 67,
        "fullcodeline": "le16_to_cpu(dtd_timings->usHSyncWidth);"
    },
    {
        "line": 70,
        "fullcodeline": "le16_to_cpu(dtd_timings->usVBlanking_Time);"
    },
    {
        "line": 73,
        "fullcodeline": "le16_to_cpu(dtd_timings->usVSyncOffset);"
    },
    {
        "line": 75,
        "fullcodeline": "le16_to_cpu(dtd_timings->usVSyncWidth);"
    },
    {
        "line": 80,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_NVSYNC;"
    },
    {
        "line": 82,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_NHSYNC;"
    },
    {
        "line": 84,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_CSYNC;"
    },
    {
        "line": 86,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_INTERLACE;"
    },
    {
        "line": 88,
        "fullcodeline": "mode->flags |= DRM_MODE_FLAG_DBLSCAN;"
    }
]