{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658814039278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658814039279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 11:10:39 2022 " "Processing started: Tue Jul 26 11:10:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658814039279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814039279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Freq_div_4096 -c Freq_div_4096 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Freq_div_4096 -c Freq_div_4096" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814039280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658814039756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658814039756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_3-df " "Found design unit 1: nand_3-df" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052755 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_3 " "Found entity 1: nand_3" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_2-df " "Found design unit 1: nand_2-df" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052764 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-struc " "Found design unit 1: D_latch-struc" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052768 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flipflop-struc " "Found design unit 1: D_flipflop-struc" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052772 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/jk_flipflop/jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/jk_flipflop/jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_flipflop-struc " "Found design unit 1: JK_flipflop-struc" {  } { { "../JK_flipflop/JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052775 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_flipflop " "Found entity 1: JK_flipflop" {  } { { "../JK_flipflop/JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div_4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div_4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_div_4096-struc " "Found design unit 1: Freq_div_4096-struc" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_div_4096 " "Found entity 1: Freq_div_4096" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Bench-tb " "Found design unit 1: Test_Bench-tb" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_Bench " "Found entity 1: Test_Bench" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Test_Bench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658814052783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814052783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Freq_div_4096 " "Elaborating entity \"Freq_div_4096\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658814052854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m1\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052856 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m2\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052856 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m3 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m3\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052856 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m4 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m4\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052856 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m5 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m5\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m6 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m6\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m7 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m7\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m8 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m8\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m9 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m9\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m10 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m10\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m11 Freq_div_4096.vhd(20) " "Verilog HDL or VHDL warning at Freq_div_4096.vhd(20): object \"m11\" assigned a value but never read" {  } { { "Freq_div_4096.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052857 "|Freq_div_4096"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flipflop JK_flipflop:CNTR1 " "Elaborating entity \"JK_flipflop\" for hierarchy \"JK_flipflop:CNTR1\"" {  } { { "Freq_div_4096.vhd" "CNTR1" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/frequncy_divider_4096/Freq_div_4096.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658814052858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop JK_flipflop:CNTR1\|D_flipflop:JK_flipflop " "Elaborating entity \"D_flipflop\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\"" {  } { { "../JK_flipflop/JK_flipflop.vhd" "JK_flipflop" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658814052859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 D_flipflop.vhd(12) " "Verilog HDL or VHDL warning at D_flipflop.vhd(12): object \"s1\" assigned a value but never read" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658814052862 "|Freq_div_4096|JK_flipflop:CNTR1|D_flipflop:JK_flipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0 " "Elaborating entity \"D_latch\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\"" {  } { { "../D_flipflop/D_flipflop.vhd" "D0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658814052864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_2 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_2:nand0 " "Elaborating entity \"nand_2\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_2:nand0\"" {  } { { "../D_LATCH/D_latch.vhd" "nand0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658814052864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_3 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_3:nand3 " "Elaborating entity \"nand_3\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_3:nand3\"" {  } { { "../D_LATCH/D_latch.vhd" "nand3" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658814052870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658814053866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658814054520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658814054520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658814054599 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658814054599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658814054599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658814054599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658814054637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 11:10:54 2022 " "Processing ended: Tue Jul 26 11:10:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658814054637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658814054637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658814054637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658814054637 ""}
