+incdir+$RTL_PATH/lib/includes
+incdir+$RTL_PATH/debugfpga/includes

$RTL_PATH/debugfpga/quartus_ip/pll_debug/pll_debug.v

$RTL_PATH/debugfpga/quartus_ip/max10_flash/debug_flash/simulation/submodules/altera_onchip_flash.v
$RTL_PATH/debugfpga/quartus_ip/max10_flash/debug_flash/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v
$RTL_PATH/debugfpga/quartus_ip/max10_flash/debug_flash/simulation/submodules/altera_onchip_flash_avmm_data_controller.v
$RTL_PATH/debugfpga/quartus_ip/max10_flash/debug_flash/simulation/submodules/altera_onchip_flash_util.v
$RTL_PATH/debugfpga/quartus_ip/max10_flash/debug_flash/simulation/debug_flash.v



$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altera_i2cslave_to_avlmm_bridge.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_avl_mst_intf_gen.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_clk_cnt.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_condt_det.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_databuffer.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_rxshifter.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_slvfsm.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_spksupp.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_txout.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/submodules/altr_i2c_txshifter.v
$RTL_PATH/debugfpga/quartus_ip/dbg_i2c_slave/dbg_i2c_slave/simulation/dbg_i2c_slave.v

$RTL_PATH/debugfpga/src/i2c_slave_bmc_wrapper/i2c_slave_bmc_wrapper.v

$RTL_PATH/debugfpga/src/debug_csr/debug_global_csr.v
$RTL_PATH/debugfpga/src/debug_csr/debug_pfr_csr.v

$RTL_PATH/debugfpga/src/platform_logic/avenue_city_debug_main/avenue_city_debug_main.v
$RTL_PATH/debugfpga/src/platform_logic/postcode_fub/postcode_fub.v
$RTL_PATH/debugfpga/src/platform_logic/led_control/led_control.v

$RTL_PATH/debugfpga/src/avmm_arbi/ARBI_AVMM_CSR.v
$RTL_PATH/debugfpga/src/avmm_arbi/ARBI_AVMM_DATA.v

$RTL_PATH/lib/plt_logic_common/InputsSyncWithDefault.v
$RTL_PATH/lib/plt_logic_common/SyncWithDefault.v

$RTL_PATH/debugfpga/src/remote_jumper/Flash_avmm_mux_2to1.v
$RTL_PATH/debugfpga/src/remote_jumper/RJC_CSR.sv
$RTL_PATH/debugfpga/src/remote_jumper/RJC_FlashCtrl.sv
$RTL_PATH/debugfpga/src/remote_jumper/RJC_TOP.sv


$RTL_PATH/debugfpga/src/top/debugfpga_top.v
