

HI-TECH Software PIC18 Macro Assembler V9.80 build 11162 
                                                                                                           Sun Aug 18 14:56:58 2013


     1                           
     2                           	; HI-TECH C Compiler for PIC18 MCUs V9.80
     3                           	; Copyright (C) 1984-2011 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --ERRFORMAT --WARNFORMAT --MSGFORMAT --CHIP=18F46K20 --IDE=mplab -Q \
    11                           	; -OejemploC18_1.hex -MejemploC18_1.map -GejemploC18_1.sym \
    12                           	; ejemploC18_1.obj
    13                           	;
    14                           
    15                           
    16                           	processor	18F46K20
    17                           
    18                           	GLOBAL	_main,start
    19                           	FNROOT	_main
    20                           
    21  0000                     	pic18cxx	equ	1
    22                           
    23                           	psect	config,class=CONFIG,delta=1
    24                           	psect	idloc,class=IDLOC,delta=1
    25                           	psect	const,class=CODE,delta=1,reloc=2
    26                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2
    27                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2
    28                           	psect	rbss,class=COMRAM,space=1
    29                           	psect	bss,class=RAM,space=1
    30                           	psect	rdata,class=COMRAM,space=1
    31                           	psect	irdata,class=CODE,space=0,reloc=2
    32                           	psect	bss,class=RAM,space=1
    33                           	psect	data,class=RAM,space=1
    34                           	psect	idata,class=CODE,space=0,reloc=2
    35                           	psect	nvrram,class=COMRAM,space=1
    36                           	psect	nvbit,class=COMRAM,bit,space=1
    37                           	psect	temp,ovrld,class=COMRAM,space=1
    38                           	psect	struct,ovrld,class=COMRAM,space=1
    39                           	psect	rbit,class=COMRAM,bit,space=1
    40                           	psect	bigbss,class=BIGRAM,space=1
    41                           	psect	bigdata,class=BIGRAM,space=1
    42                           	psect	ibigdata,class=CODE,space=0,reloc=2
    43                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1
    44                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1
    45                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1
    46                           
    47                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    48                           	psect	powerup,class=CODE,delta=1,reloc=2
    49                           	psect	intcode,class=CODE,delta=1,reloc=2
    50                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    51                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    52                           	psect	intret,class=CODE,delta=1,reloc=2
    53                           	psect	intentry,class=CODE,delta=1,reloc=2
    54                           
    55                           	psect	intsave_regs,class=BIGRAM,space=1
    56                           	psect	init,class=CODE,delta=1,reloc=2
    57                           	psect	text,class=CODE,delta=1,reloc=2
    58                           GLOBAL	intlevel0,intlevel1,intlevel2
    59  000000                     intlevel0:
    60  000000                     intlevel1:
    61  000000                     intlevel2:
    62                           GLOBAL	intlevel3
    63  000000                     intlevel3:
    64                           	psect	end_init,class=CODE,delta=1,reloc=2
    65                           	psect	clrtext,class=CODE,delta=1,reloc=2
    66                           
    67                           	psect	eeprom_data,class=EEDATA,delta=1
    68                           	psect	smallconst
    69                           	GLOBAL	__smallconst
    70  000000                     __smallconst:
    71                           	psect	mediumconst
    72                           	GLOBAL	__mediumconst
    73  000000                     __mediumconst:
    74  0000                     wreg	EQU	0FE8h
    75  0000                     fsr0l	EQU	0FE9h
    76  0000                     fsr0h	EQU	0FEAh
    77  0000                     fsr1l	EQU	0FE1h
    78  0000                     fsr1h	EQU	0FE2h
    79  0000                     fsr2l	EQU	0FD9h
    80  0000                     fsr2h	EQU	0FDAh
    81  0000                     postinc0	EQU	0FEEh
    82  0000                     postdec0	EQU	0FEDh
    83  0000                     postinc1	EQU	0FE6h
    84  0000                     postdec1	EQU	0FE5h
    85  0000                     postinc2	EQU	0FDEh
    86  0000                     postdec2	EQU	0FDDh
    87  0000                     tblptrl	EQU	0FF6h
    88  0000                     tblptrh	EQU	0FF7h
    89  0000                     tblptru	EQU	0FF8h
    90  0000                     tablat		EQU	0FF5h
    91                           
    92                           	PSECT	ramtop,class=RAM
    93                           	GLOBAL	__S1			; top of RAM usage
    94                           	GLOBAL	__ramtop
    95                           	GLOBAL	__LRAM,__HRAM
    96  001000                     __ramtop:
    97                           
    98                           	psect	reset_vec
    99  000000                     reset_vec:
   100                           	; No powerup routine
   101                           	; No interrupt routine
   102                           	GLOBAL __accesstop
   103  0000                     __accesstop EQU 96
   104                           
   105                           
   106                           	psect	init
   107  000000                     start:
   108                           	psect	end_init
   109                           	global start_initialization
   110  000000  EFF1  F07F         	goto start_initialization	;jump to C runtime clear & initialization
   111                           
   112                           ; Config register CONFIG1H @ 0x300001
   113                           ;	Internal/External Oscillator Switchover bit
   114                           ;	IESO = OFF, Oscillator Switchover mode disabled
   115                           ;	Oscillator Selection bits
   116                           ;	FOSC = HS, HS oscillator
   117                           ;	Fail-Safe Clock Monitor Enable bit
   118                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   119                           
   120                           	psect	config,class=CONFIG,delta=1
   121  300001                     		org 0x1
   122  300001  02                 		db 0x2
   123                           
   124                           ; Config register CONFIG2L @ 0x300002
   125                           ;	Brown-out Reset Enable bits
   126                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   127                           ;	Brown Out Reset Voltage bits
   128                           ;	BORV = 30, VBOR set to 3.0 V nominal
   129                           ;	Power-up Timer Enable bit
   130                           ;	PWRT = OFF, PWRT disabled
   131                           
   132                           	psect	config,class=CONFIG,delta=1
   133  300002                     		org 0x2
   134  300002  01                 		db 0x1
   135                           
   136                           ; Config register CONFIG2H @ 0x300003
   137                           ;	Watchdog Timer Postscale Select bits
   138                           ;	WDTPS = 32768, 1:32768
   139                           ;	Watchdog Timer Enable bit
   140                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   141                           
   142                           	psect	config,class=CONFIG,delta=1
   143  300003                     		org 0x3
   144  300003  1E                 		db 0x1E
   145                           
   146                           ; Config register CONFIG3H @ 0x300005
   147                           ;	CCP2 MUX bit
   148                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   149                           ;	PORTB A/D Enable bit
   150                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   151                           ;	Low-Power Timer1 Oscillator Enable bit
   152                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   153                           ;	MCLR Pin Enable bit
   154                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   155                           ;	HFINTOSC Fast Start-up
   156                           ;	HFOFST = 0x1, unprogrammed default
   157                           
   158                           	psect	config,class=CONFIG,delta=1
   159  300005                     		org 0x5
   160  300005  89                 		db 0x89
   161                           
   162                           ; Config register CONFIG4L @ 0x300006
   163                           ;	Background Debugger Enable bit
   164                           ;	DEBUG = 0x1, unprogrammed default
   165                           ;	Stack Full/Underflow Reset Enable bit
   166                           ;	STVREN = ON, Stack full/underflow will cause Reset
   167                           ;	Extended Instruction Set Enable bit
   168                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   169                           ;	Single-Supply ICSP Enable bit
   170                           ;	LVP = OFF, Single-Supply ICSP disabled
   171                           
   172                           	psect	config,class=CONFIG,delta=1
   173  300006                     		org 0x6
   174  300006  81                 		db 0x81
   175                           
   176                           ; Config register CONFIG5L @ 0x300008
   177                           ;	Code Protection Block 0
   178                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   179                           ;	Code Protection Block 1
   180                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   181                           ;	Code Protection Block 2
   182                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   183                           ;	Code Protection Block 3
   184                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   185                           
   186                           	psect	config,class=CONFIG,delta=1
   187  300008                     		org 0x8
   188  300008  0F                 		db 0xF
   189                           
   190                           ; Config register CONFIG5H @ 0x300009
   191                           ;	Data EEPROM Code Protection bit
   192                           ;	CPD = OFF, Data EEPROM not code-protected
   193                           ;	Boot Block Code Protection bit
   194                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   195                           
   196                           	psect	config,class=CONFIG,delta=1
   197  300009                     		org 0x9
   198  300009  C0                 		db 0xC0
   199                           
   200                           ; Config register CONFIG6L @ 0x30000A
   201                           ;	Write Protection Block 0
   202                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   203                           ;	Write Protection Block 1
   204                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   205                           ;	Write Protection Block 2
   206                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   207                           ;	Write Protection Block 3
   208                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   209                           
   210                           	psect	config,class=CONFIG,delta=1
   211  30000A                     		org 0xA
   212  30000A  0F                 		db 0xF
   213                           
   214                           ; Config register CONFIG6H @ 0x30000B
   215                           ;	Boot Block Write Protection bit
   216                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   217                           ;	Configuration Register Write Protection bit
   218                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   219                           ;	Data EEPROM Write Protection bit
   220                           ;	WRTD = OFF, Data EEPROM not write-protected
   221                           
   222                           	psect	config,class=CONFIG,delta=1
   223  30000B                     		org 0xB
   224  30000B  E0                 		db 0xE0
   225                           
   226                           ; Config register CONFIG7L @ 0x30000C
   227                           ;	Table Read Protection Block 0
   228                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   229                           ;	Table Read Protection Block 1
   230                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   231                           ;	Table Read Protection Block 2
   232                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   233                           ;	Table Read Protection Block 3
   234                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   235                           
   236                           	psect	config,class=CONFIG,delta=1
   237  30000C                     		org 0xC
   238  30000C  0F                 		db 0xF
   239                           
   240                           ; Config register CONFIG7H @ 0x30000D
   241                           ;	Boot Block Table Read Protection bit
   242                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   243                           
   244                           	psect	config,class=CONFIG,delta=1
   245  30000D                     		org 0xD
   246  30000D  40                 		db 0x40


HI-TECH Software PICC-18 Macro Assembler V9.80 build 11162 
Symbol Table                                                                                               Sun Aug 18 14:56:58 2013

                __S1 0000                 _main FFE8                 start 0000                __HRAM 0000  
              __LRAM 0001         __mediumconst 0000           __accesstop 000060              __ramtop 1000  
start_initialization FFE2          __smallconst 0000             intlevel0 0000             intlevel1 0000  
           intlevel2 0000             intlevel3 0000             reset_vec 0000  
