Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 16 09:50:53 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file AppCombi_top_timing_summary_routed.rpt -pb AppCombi_top_timing_summary_routed.pb -rpx AppCombi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AppCombi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (15)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: inst_synch/d_s5MHzInt_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.628        0.000                      0                   94        0.165        0.000                      0                   94        3.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.628        0.000                      0                   94        0.165        0.000                      0                   94        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s1HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.021ns (23.091%)  route 3.401ns (76.909%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           1.475     9.643    inst_synch/d_s1HzInt
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.767 r  inst_synch/d_s1HzInt_i_1/O
                         net (fo=1, routed)           0.000     9.767    inst_synch/d_s1HzInt_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  inst_synch/d_s1HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    12.962    inst_synch/sysclk
    SLICE_X38Y32         FDRE                                         r  inst_synch/d_s1HzInt_reg/C
                         clock pessimism              0.391    13.354    
                         clock uncertainty           -0.035    13.318    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.077    13.395    inst_synch/d_s1HzInt_reg
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.897ns (26.454%)  route 2.494ns (73.546%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.568     8.737    inst_synch/d_s1HzInt
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    12.893    inst_synch/sysclk
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[1]/C
                         clock pessimism              0.426    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X30Y41         FDRE (Setup_fdre_C_R)       -0.524    12.760    inst_synch/ValueCounter1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.897ns (26.454%)  route 2.494ns (73.546%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.568     8.737    inst_synch/d_s1HzInt
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    12.893    inst_synch/sysclk
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[3]/C
                         clock pessimism              0.426    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X30Y41         FDRE (Setup_fdre_C_R)       -0.524    12.760    inst_synch/ValueCounter1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.897ns (26.454%)  route 2.494ns (73.546%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.568     8.737    inst_synch/d_s1HzInt
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    12.893    inst_synch/sysclk
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[4]/C
                         clock pessimism              0.426    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X30Y41         FDRE (Setup_fdre_C_R)       -0.524    12.760    inst_synch/ValueCounter1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.897ns (26.454%)  route 2.494ns (73.546%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.568     8.737    inst_synch/d_s1HzInt
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    12.893    inst_synch/sysclk
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/C
                         clock pessimism              0.426    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X30Y41         FDRE (Setup_fdre_C_R)       -0.524    12.760    inst_synch/ValueCounter1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.897ns (26.613%)  route 2.474ns (73.387%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.547     8.716    inst_synch/d_s1HzInt
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.500    12.892    inst_synch/sysclk
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[0]/C
                         clock pessimism              0.426    13.319    
                         clock uncertainty           -0.035    13.283    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    12.759    inst_synch/ValueCounter1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.897ns (26.613%)  route 2.474ns (73.387%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.547     8.716    inst_synch/d_s1HzInt
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.500    12.892    inst_synch/sysclk
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[6]/C
                         clock pessimism              0.426    13.319    
                         clock uncertainty           -0.035    13.283    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    12.759    inst_synch/ValueCounter1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.897ns (26.613%)  route 2.474ns (73.387%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.677     5.346    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.478     5.824 r  inst_synch/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.920     6.744    inst_synch/ValueCounter5MHz_reg[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.295     7.039 r  inst_synch/ValueCounter5MHz[4]_i_1/O
                         net (fo=13, routed)          1.006     8.045    inst_synch/eqOp
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  inst_synch/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           0.547     8.716    inst_synch/d_s1HzInt
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.500    12.892    inst_synch/sysclk
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[7]/C
                         clock pessimism              0.426    13.319    
                         clock uncertainty           -0.035    13.283    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    12.759    inst_synch/ValueCounter1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.994ns (28.910%)  route 2.444ns (71.090%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.676     5.345    inst_synch/sysclk
    SLICE_X28Y41         FDRE                                         r  inst_synch/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  inst_synch/ValueCounter200kHz_reg[0]/Q
                         net (fo=8, routed)           1.300     7.163    inst_synch/ValueCounter200kHz_reg[0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I0_O)        0.148     7.311 r  inst_synch/ValueCounter100Hz[0]_i_7/O
                         net (fo=1, routed)           0.440     7.751    inst_synch/ValueCounter100Hz[0]_i_7_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I4_O)        0.328     8.079 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.704     8.783    inst_synch/ValueCounter100Hz
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    12.893    inst_synch/sysclk
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[10]/C
                         clock pessimism              0.429    13.323    
                         clock uncertainty           -0.035    13.287    
    SLICE_X29Y41         FDRE (Setup_fdre_C_R)       -0.429    12.858    inst_synch/ValueCounter100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 inst_synch/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.994ns (28.910%)  route 2.444ns (71.090%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.676     5.345    inst_synch/sysclk
    SLICE_X28Y41         FDRE                                         r  inst_synch/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.518     5.863 r  inst_synch/ValueCounter200kHz_reg[0]/Q
                         net (fo=8, routed)           1.300     7.163    inst_synch/ValueCounter200kHz_reg[0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I0_O)        0.148     7.311 r  inst_synch/ValueCounter100Hz[0]_i_7/O
                         net (fo=1, routed)           0.440     7.751    inst_synch/ValueCounter100Hz[0]_i_7_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I4_O)        0.328     8.079 r  inst_synch/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.704     8.783    inst_synch/ValueCounter100Hz
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    12.893    inst_synch/sysclk
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/C
                         clock pessimism              0.429    13.323    
                         clock uncertainty           -0.035    13.287    
    SLICE_X29Y41         FDRE (Setup_fdre_C_R)       -0.429    12.858    inst_synch/ValueCounter100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  4.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X31Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_synch/ValueCounter1Hz_reg[2]/Q
                         net (fo=6, routed)           0.120     1.738    inst_synch/ValueCounter1Hz_reg[2]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.048     1.786 r  inst_synch/ValueCounter1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    inst_synch/p_0_in__0[3]
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131     1.620    inst_synch/ValueCounter1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter1Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.390%)  route 0.137ns (39.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X30Y40         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  inst_synch/ValueCounter1Hz_reg[0]/Q
                         net (fo=8, routed)           0.137     1.777    inst_synch/ValueCounter1Hz_reg[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  inst_synch/ValueCounter1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    inst_synch/p_0_in__0[5]
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X30Y41         FDRE                                         r  inst_synch/ValueCounter1Hz_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     1.613    inst_synch/ValueCounter1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter5MHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s5MHzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.086%)  route 0.164ns (43.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.477    inst_synch/sysclk
    SLICE_X28Y43         FDRE                                         r  inst_synch/ValueCounter5MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  inst_synch/ValueCounter5MHz_reg[3]/Q
                         net (fo=4, routed)           0.164     1.805    inst_synch/ValueCounter5MHz_reg[3]
    SLICE_X27Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  inst_synch/d_s5MHzInt_i_1/O
                         net (fo=1, routed)           0.000     1.850    inst_synch/d_s5MHzInt_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  inst_synch/d_s5MHzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.992    inst_synch/sysclk
    SLICE_X27Y43         FDRE                                         r  inst_synch/d_s5MHzInt_reg/C
                         clock pessimism             -0.480     1.512    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.091     1.603    inst_synch/d_s5MHzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_synch/ValueCounter100Hz_reg[11]/Q
                         net (fo=2, routed)           0.119     1.736    inst_synch/ValueCounter100Hz_reg[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  inst_synch/ValueCounter100Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    inst_synch/ValueCounter100Hz_reg[8]_i_1_n_4
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_synch/ValueCounter100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X29Y40         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_synch/ValueCounter100Hz_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    inst_synch/ValueCounter100Hz_reg[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  inst_synch/ValueCounter100Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    inst_synch/ValueCounter100Hz_reg[4]_i_1_n_4
    SLICE_X29Y40         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X29Y40         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_synch/ValueCounter100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.475    inst_synch/sysclk
    SLICE_X29Y39         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_synch/ValueCounter100Hz_reg[3]/Q
                         net (fo=2, routed)           0.120     1.737    inst_synch/ValueCounter100Hz_reg[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  inst_synch/ValueCounter100Hz_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.845    inst_synch/ValueCounter100Hz_reg[0]_i_3_n_4
    SLICE_X29Y39         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.990    inst_synch/sysclk
    SLICE_X29Y39         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     1.580    inst_synch/ValueCounter100Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X29Y42         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_synch/ValueCounter100Hz_reg[15]/Q
                         net (fo=2, routed)           0.120     1.738    inst_synch/ValueCounter100Hz_reg[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  inst_synch/ValueCounter100Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    inst_synch/ValueCounter100Hz_reg[12]_i_1_n_4
    SLICE_X29Y42         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X29Y42         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_synch/ValueCounter100Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X29Y40         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_synch/ValueCounter100Hz_reg[4]/Q
                         net (fo=2, routed)           0.114     1.731    inst_synch/ValueCounter100Hz_reg[4]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  inst_synch/ValueCounter100Hz_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    inst_synch/ValueCounter100Hz_reg[4]_i_1_n_7
    SLICE_X29Y40         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X29Y40         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_synch/ValueCounter100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_synch/d_s1HzInt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/d_s1HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.498    inst_synch/sysclk
    SLICE_X38Y32         FDRE                                         r  inst_synch/d_s1HzInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  inst_synch/d_s1HzInt_reg/Q
                         net (fo=2, routed)           0.177     1.839    inst_synch/o_DEL3_OBUF
    SLICE_X38Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  inst_synch/d_s1HzInt_i_1/O
                         net (fo=1, routed)           0.000     1.884    inst_synch/d_s1HzInt_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  inst_synch/d_s1HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.853     2.012    inst_synch/sysclk
    SLICE_X38Y32         FDRE                                         r  inst_synch/d_s1HzInt_reg/C
                         clock pessimism             -0.514     1.498    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120     1.618    inst_synch/d_s1HzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_synch/ValueCounter100Hz_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_synch/ValueCounter100Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.476    inst_synch/sysclk
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_synch/ValueCounter100Hz_reg[8]/Q
                         net (fo=2, routed)           0.116     1.733    inst_synch/ValueCounter100Hz_reg[8]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  inst_synch/ValueCounter100Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    inst_synch/ValueCounter100Hz_reg[8]_i_1_n_7
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.991    inst_synch/sysclk
    SLICE_X29Y41         FDRE                                         r  inst_synch/ValueCounter100Hz_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105     1.581    inst_synch/ValueCounter100Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y41    inst_synch/ValueCounter100Hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y41    inst_synch/ValueCounter100Hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y41    inst_synch/ValueCounter100Hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y41    inst_synch/ValueCounter100Hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y41    inst_synch/ValueCounter100Hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y41    inst_synch/ValueCounter100Hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y42    inst_synch/ValueCounter100Hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y39    inst_synch/ValueCounter100Hz_reg[3]/C



