# Verilog
This is my verilog practice which i do when i learning verilog...
