Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fbff44604f1e43bb84c2f75a974360f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.ifidPipelineRegister
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regrtMultiplexer
Compiling module xil_defaultlib.fwda
Compiling module xil_defaultlib.fwdb
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.immediateExtender
Compiling module xil_defaultlib.idexePipelineRegister
Compiling module xil_defaultlib.aluMultMod
Compiling module xil_defaultlib.aLUMod
Compiling module xil_defaultlib.exememRegMod
Compiling module xil_defaultlib.dataMemMod
Compiling module xil_defaultlib.memwbReg
Compiling module xil_defaultlib.wbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
